#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LED */
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT5_PC0
#define LED__0__PORT 5u
#define LED__0__SHIFT 0
#define LED__1__MASK 0x02u
#define LED__1__PC CYREG_PRT5_PC1
#define LED__1__PORT 5u
#define LED__1__SHIFT 1
#define LED__2__MASK 0x04u
#define LED__2__PC CYREG_PRT5_PC2
#define LED__2__PORT 5u
#define LED__2__SHIFT 2
#define LED__3__MASK 0x08u
#define LED__3__PC CYREG_PRT5_PC3
#define LED__3__PORT 5u
#define LED__3__SHIFT 3
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SLW CYREG_PRT5_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x80u
#define Rx_1__0__PC CYREG_PRT1_PC7
#define Rx_1__0__PORT 1u
#define Rx_1__0__SHIFT 7
#define Rx_1__AG CYREG_PRT1_AG
#define Rx_1__AMUX CYREG_PRT1_AMUX
#define Rx_1__BIE CYREG_PRT1_BIE
#define Rx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_1__BYP CYREG_PRT1_BYP
#define Rx_1__CTL CYREG_PRT1_CTL
#define Rx_1__DM0 CYREG_PRT1_DM0
#define Rx_1__DM1 CYREG_PRT1_DM1
#define Rx_1__DM2 CYREG_PRT1_DM2
#define Rx_1__DR CYREG_PRT1_DR
#define Rx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_1__MASK 0x80u
#define Rx_1__PORT 1u
#define Rx_1__PRT CYREG_PRT1_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_1__PS CYREG_PRT1_PS
#define Rx_1__SHIFT 7
#define Rx_1__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT1_PC6
#define Tx_1__0__PORT 1u
#define Tx_1__0__SHIFT 6
#define Tx_1__AG CYREG_PRT1_AG
#define Tx_1__AMUX CYREG_PRT1_AMUX
#define Tx_1__BIE CYREG_PRT1_BIE
#define Tx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_1__BYP CYREG_PRT1_BYP
#define Tx_1__CTL CYREG_PRT1_CTL
#define Tx_1__DM0 CYREG_PRT1_DM0
#define Tx_1__DM1 CYREG_PRT1_DM1
#define Tx_1__DM2 CYREG_PRT1_DM2
#define Tx_1__DR CYREG_PRT1_DR
#define Tx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 1u
#define Tx_1__PRT CYREG_PRT1_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_1__PS CYREG_PRT1_PS
#define Tx_1__SHIFT 6
#define Tx_1__SLW CYREG_PRT1_SLW

/* DIPSW */
#define DIPSW__0__AG CYREG_PRT12_AG
#define DIPSW__0__BIE CYREG_PRT12_BIE
#define DIPSW__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIPSW__0__BYP CYREG_PRT12_BYP
#define DIPSW__0__DM0 CYREG_PRT12_DM0
#define DIPSW__0__DM1 CYREG_PRT12_DM1
#define DIPSW__0__DM2 CYREG_PRT12_DM2
#define DIPSW__0__DR CYREG_PRT12_DR
#define DIPSW__0__INP_DIS CYREG_PRT12_INP_DIS
#define DIPSW__0__MASK 0x40u
#define DIPSW__0__PC CYREG_PRT12_PC6
#define DIPSW__0__PORT 12u
#define DIPSW__0__PRT CYREG_PRT12_PRT
#define DIPSW__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIPSW__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIPSW__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIPSW__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIPSW__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIPSW__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIPSW__0__PS CYREG_PRT12_PS
#define DIPSW__0__SHIFT 6
#define DIPSW__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIPSW__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIPSW__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIPSW__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIPSW__0__SLW CYREG_PRT12_SLW
#define DIPSW__1__AG CYREG_PRT12_AG
#define DIPSW__1__BIE CYREG_PRT12_BIE
#define DIPSW__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIPSW__1__BYP CYREG_PRT12_BYP
#define DIPSW__1__DM0 CYREG_PRT12_DM0
#define DIPSW__1__DM1 CYREG_PRT12_DM1
#define DIPSW__1__DM2 CYREG_PRT12_DM2
#define DIPSW__1__DR CYREG_PRT12_DR
#define DIPSW__1__INP_DIS CYREG_PRT12_INP_DIS
#define DIPSW__1__MASK 0x80u
#define DIPSW__1__PC CYREG_PRT12_PC7
#define DIPSW__1__PORT 12u
#define DIPSW__1__PRT CYREG_PRT12_PRT
#define DIPSW__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIPSW__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIPSW__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIPSW__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIPSW__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIPSW__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIPSW__1__PS CYREG_PRT12_PS
#define DIPSW__1__SHIFT 7
#define DIPSW__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIPSW__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIPSW__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIPSW__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIPSW__1__SLW CYREG_PRT12_SLW
#define DIPSW__2__AG CYREG_PRT5_AG
#define DIPSW__2__AMUX CYREG_PRT5_AMUX
#define DIPSW__2__BIE CYREG_PRT5_BIE
#define DIPSW__2__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW__2__BYP CYREG_PRT5_BYP
#define DIPSW__2__CTL CYREG_PRT5_CTL
#define DIPSW__2__DM0 CYREG_PRT5_DM0
#define DIPSW__2__DM1 CYREG_PRT5_DM1
#define DIPSW__2__DM2 CYREG_PRT5_DM2
#define DIPSW__2__DR CYREG_PRT5_DR
#define DIPSW__2__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW__2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW__2__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW__2__MASK 0x10u
#define DIPSW__2__PC CYREG_PRT5_PC4
#define DIPSW__2__PORT 5u
#define DIPSW__2__PRT CYREG_PRT5_PRT
#define DIPSW__2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW__2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW__2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW__2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW__2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW__2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW__2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW__2__PS CYREG_PRT5_PS
#define DIPSW__2__SHIFT 4
#define DIPSW__2__SLW CYREG_PRT5_SLW
#define DIPSW__3__AG CYREG_PRT5_AG
#define DIPSW__3__AMUX CYREG_PRT5_AMUX
#define DIPSW__3__BIE CYREG_PRT5_BIE
#define DIPSW__3__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW__3__BYP CYREG_PRT5_BYP
#define DIPSW__3__CTL CYREG_PRT5_CTL
#define DIPSW__3__DM0 CYREG_PRT5_DM0
#define DIPSW__3__DM1 CYREG_PRT5_DM1
#define DIPSW__3__DM2 CYREG_PRT5_DM2
#define DIPSW__3__DR CYREG_PRT5_DR
#define DIPSW__3__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW__3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW__3__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW__3__MASK 0x20u
#define DIPSW__3__PC CYREG_PRT5_PC5
#define DIPSW__3__PORT 5u
#define DIPSW__3__PRT CYREG_PRT5_PRT
#define DIPSW__3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW__3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW__3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW__3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW__3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW__3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW__3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW__3__PS CYREG_PRT5_PS
#define DIPSW__3__SHIFT 5
#define DIPSW__3__SLW CYREG_PRT5_SLW

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_Dm */
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x01u
#define USBFS_ep_1__INTC_NUMBER 0u
#define USBFS_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x02u
#define USBFS_ep_2__INTC_NUMBER 1u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_sof_int__INTC_MASK 0x200000u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* BUSCLK */
#define BUSCLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define BUSCLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define BUSCLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define BUSCLK__CFG2_SRC_SEL_MASK 0x07u
#define BUSCLK__INDEX 0x01u
#define BUSCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BUSCLK__PM_ACT_MSK 0x02u
#define BUSCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BUSCLK__PM_STBY_MSK 0x02u

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB01_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* WAITCLK */
#define WAITCLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define WAITCLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define WAITCLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define WAITCLK__CFG2_SRC_SEL_MASK 0x07u
#define WAITCLK__INDEX 0x02u
#define WAITCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WAITCLK__PM_ACT_MSK 0x04u
#define WAITCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WAITCLK__PM_STBY_MSK 0x04u

/* CBUS_BHE */
#define CBUS_BHE__0__MASK 0x10u
#define CBUS_BHE__0__PC CYREG_PRT3_PC4
#define CBUS_BHE__0__PORT 3u
#define CBUS_BHE__0__SHIFT 4
#define CBUS_BHE__AG CYREG_PRT3_AG
#define CBUS_BHE__AMUX CYREG_PRT3_AMUX
#define CBUS_BHE__BIE CYREG_PRT3_BIE
#define CBUS_BHE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_BHE__BYP CYREG_PRT3_BYP
#define CBUS_BHE__CTL CYREG_PRT3_CTL
#define CBUS_BHE__DM0 CYREG_PRT3_DM0
#define CBUS_BHE__DM1 CYREG_PRT3_DM1
#define CBUS_BHE__DM2 CYREG_PRT3_DM2
#define CBUS_BHE__DR CYREG_PRT3_DR
#define CBUS_BHE__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_BHE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_BHE__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_BHE__MASK 0x10u
#define CBUS_BHE__PORT 3u
#define CBUS_BHE__PRT CYREG_PRT3_PRT
#define CBUS_BHE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_BHE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_BHE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_BHE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_BHE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_BHE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_BHE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_BHE__PS CYREG_PRT3_PS
#define CBUS_BHE__SHIFT 4
#define CBUS_BHE__SLW CYREG_PRT3_SLW

/* CBUS_IOR */
#define CBUS_IOR__0__MASK 0x02u
#define CBUS_IOR__0__PC CYREG_PRT12_PC1
#define CBUS_IOR__0__PORT 12u
#define CBUS_IOR__0__SHIFT 1
#define CBUS_IOR__AG CYREG_PRT12_AG
#define CBUS_IOR__BIE CYREG_PRT12_BIE
#define CBUS_IOR__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_IOR__BYP CYREG_PRT12_BYP
#define CBUS_IOR__DM0 CYREG_PRT12_DM0
#define CBUS_IOR__DM1 CYREG_PRT12_DM1
#define CBUS_IOR__DM2 CYREG_PRT12_DM2
#define CBUS_IOR__DR CYREG_PRT12_DR
#define CBUS_IOR__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_IOR__MASK 0x02u
#define CBUS_IOR__PORT 12u
#define CBUS_IOR__PRT CYREG_PRT12_PRT
#define CBUS_IOR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_IOR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_IOR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_IOR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_IOR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_IOR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_IOR__PS CYREG_PRT12_PS
#define CBUS_IOR__SHIFT 1
#define CBUS_IOR__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_IOR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_IOR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_IOR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_IOR__SLW CYREG_PRT12_SLW

/* CBUS_IOW */
#define CBUS_IOW__0__MASK 0x80u
#define CBUS_IOW__0__PC CYREG_PRT3_PC7
#define CBUS_IOW__0__PORT 3u
#define CBUS_IOW__0__SHIFT 7
#define CBUS_IOW__AG CYREG_PRT3_AG
#define CBUS_IOW__AMUX CYREG_PRT3_AMUX
#define CBUS_IOW__BIE CYREG_PRT3_BIE
#define CBUS_IOW__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_IOW__BYP CYREG_PRT3_BYP
#define CBUS_IOW__CTL CYREG_PRT3_CTL
#define CBUS_IOW__DM0 CYREG_PRT3_DM0
#define CBUS_IOW__DM1 CYREG_PRT3_DM1
#define CBUS_IOW__DM2 CYREG_PRT3_DM2
#define CBUS_IOW__DR CYREG_PRT3_DR
#define CBUS_IOW__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_IOW__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_IOW__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_IOW__MASK 0x80u
#define CBUS_IOW__PORT 3u
#define CBUS_IOW__PRT CYREG_PRT3_PRT
#define CBUS_IOW__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_IOW__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_IOW__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_IOW__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_IOW__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_IOW__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_IOW__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_IOW__PS CYREG_PRT3_PS
#define CBUS_IOW__SHIFT 7
#define CBUS_IOW__SLW CYREG_PRT3_SLW

/* CBUS_MRC */
#define CBUS_MRC__0__MASK 0x40u
#define CBUS_MRC__0__PC CYREG_PRT3_PC6
#define CBUS_MRC__0__PORT 3u
#define CBUS_MRC__0__SHIFT 6
#define CBUS_MRC__AG CYREG_PRT3_AG
#define CBUS_MRC__AMUX CYREG_PRT3_AMUX
#define CBUS_MRC__BIE CYREG_PRT3_BIE
#define CBUS_MRC__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MRC__BYP CYREG_PRT3_BYP
#define CBUS_MRC__CTL CYREG_PRT3_CTL
#define CBUS_MRC__DM0 CYREG_PRT3_DM0
#define CBUS_MRC__DM1 CYREG_PRT3_DM1
#define CBUS_MRC__DM2 CYREG_PRT3_DM2
#define CBUS_MRC__DR CYREG_PRT3_DR
#define CBUS_MRC__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MRC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MRC__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MRC__MASK 0x40u
#define CBUS_MRC__PORT 3u
#define CBUS_MRC__PRT CYREG_PRT3_PRT
#define CBUS_MRC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MRC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MRC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MRC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MRC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MRC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MRC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MRC__PS CYREG_PRT3_PS
#define CBUS_MRC__SHIFT 6
#define CBUS_MRC__SLW CYREG_PRT3_SLW

/* CBUS_MWC */
#define CBUS_MWC__0__MASK 0x20u
#define CBUS_MWC__0__PC CYREG_PRT3_PC5
#define CBUS_MWC__0__PORT 3u
#define CBUS_MWC__0__SHIFT 5
#define CBUS_MWC__AG CYREG_PRT3_AG
#define CBUS_MWC__AMUX CYREG_PRT3_AMUX
#define CBUS_MWC__BIE CYREG_PRT3_BIE
#define CBUS_MWC__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MWC__BYP CYREG_PRT3_BYP
#define CBUS_MWC__CTL CYREG_PRT3_CTL
#define CBUS_MWC__DM0 CYREG_PRT3_DM0
#define CBUS_MWC__DM1 CYREG_PRT3_DM1
#define CBUS_MWC__DM2 CYREG_PRT3_DM2
#define CBUS_MWC__DR CYREG_PRT3_DR
#define CBUS_MWC__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MWC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MWC__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MWC__MASK 0x20u
#define CBUS_MWC__PORT 3u
#define CBUS_MWC__PRT CYREG_PRT3_PRT
#define CBUS_MWC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MWC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MWC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MWC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MWC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MWC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MWC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MWC__PS CYREG_PRT3_PS
#define CBUS_MWC__SHIFT 5
#define CBUS_MWC__SLW CYREG_PRT3_SLW

/* CBUS_MWE */
#define CBUS_MWE__0__MASK 0x08u
#define CBUS_MWE__0__PC CYREG_PRT3_PC3
#define CBUS_MWE__0__PORT 3u
#define CBUS_MWE__0__SHIFT 3
#define CBUS_MWE__AG CYREG_PRT3_AG
#define CBUS_MWE__AMUX CYREG_PRT3_AMUX
#define CBUS_MWE__BIE CYREG_PRT3_BIE
#define CBUS_MWE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MWE__BYP CYREG_PRT3_BYP
#define CBUS_MWE__CTL CYREG_PRT3_CTL
#define CBUS_MWE__DM0 CYREG_PRT3_DM0
#define CBUS_MWE__DM1 CYREG_PRT3_DM1
#define CBUS_MWE__DM2 CYREG_PRT3_DM2
#define CBUS_MWE__DR CYREG_PRT3_DR
#define CBUS_MWE__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MWE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MWE__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MWE__MASK 0x08u
#define CBUS_MWE__PORT 3u
#define CBUS_MWE__PRT CYREG_PRT3_PRT
#define CBUS_MWE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MWE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MWE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MWE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MWE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MWE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MWE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MWE__PS CYREG_PRT3_PS
#define CBUS_MWE__SHIFT 3
#define CBUS_MWE__SLW CYREG_PRT3_SLW

/* CBUS_SCLK */
#define CBUS_SCLK__0__MASK 0x02u
#define CBUS_SCLK__0__PC CYREG_PRT3_PC1
#define CBUS_SCLK__0__PORT 3u
#define CBUS_SCLK__0__SHIFT 1
#define CBUS_SCLK__AG CYREG_PRT3_AG
#define CBUS_SCLK__AMUX CYREG_PRT3_AMUX
#define CBUS_SCLK__BIE CYREG_PRT3_BIE
#define CBUS_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_SCLK__BYP CYREG_PRT3_BYP
#define CBUS_SCLK__CTL CYREG_PRT3_CTL
#define CBUS_SCLK__DM0 CYREG_PRT3_DM0
#define CBUS_SCLK__DM1 CYREG_PRT3_DM1
#define CBUS_SCLK__DM2 CYREG_PRT3_DM2
#define CBUS_SCLK__DR CYREG_PRT3_DR
#define CBUS_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_SCLK__MASK 0x02u
#define CBUS_SCLK__PORT 3u
#define CBUS_SCLK__PRT CYREG_PRT3_PRT
#define CBUS_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_SCLK__PS CYREG_PRT3_PS
#define CBUS_SCLK__SHIFT 1
#define CBUS_SCLK__SLW CYREG_PRT3_SLW

/* SWReadClk */
#define SWReadClk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SWReadClk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SWReadClk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SWReadClk__CFG2_SRC_SEL_MASK 0x07u
#define SWReadClk__INDEX 0x04u
#define SWReadClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SWReadClk__PM_ACT_MSK 0x10u
#define SWReadClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SWReadClk__PM_STBY_MSK 0x10u

/* TickTimer_TimerHW */
#define TickTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define TickTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define TickTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define TickTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define TickTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define TickTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define TickTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define TickTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define TickTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define TickTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define TickTimer_TimerHW__PM_ACT_MSK 0x01u
#define TickTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define TickTimer_TimerHW__PM_STBY_MSK 0x01u
#define TickTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define TickTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define TickTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* CBUS_IORDY */
#define CBUS_IORDY__0__MASK 0x04u
#define CBUS_IORDY__0__PC CYREG_PRT3_PC2
#define CBUS_IORDY__0__PORT 3u
#define CBUS_IORDY__0__SHIFT 2
#define CBUS_IORDY__AG CYREG_PRT3_AG
#define CBUS_IORDY__AMUX CYREG_PRT3_AMUX
#define CBUS_IORDY__BIE CYREG_PRT3_BIE
#define CBUS_IORDY__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_IORDY__BYP CYREG_PRT3_BYP
#define CBUS_IORDY__CTL CYREG_PRT3_CTL
#define CBUS_IORDY__DM0 CYREG_PRT3_DM0
#define CBUS_IORDY__DM1 CYREG_PRT3_DM1
#define CBUS_IORDY__DM2 CYREG_PRT3_DM2
#define CBUS_IORDY__DR CYREG_PRT3_DR
#define CBUS_IORDY__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_IORDY__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_IORDY__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_IORDY__MASK 0x04u
#define CBUS_IORDY__PORT 3u
#define CBUS_IORDY__PRT CYREG_PRT3_PRT
#define CBUS_IORDY__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_IORDY__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_IORDY__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_IORDY__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_IORDY__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_IORDY__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_IORDY__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_IORDY__PS CYREG_PRT3_PS
#define CBUS_IORDY__SHIFT 2
#define CBUS_IORDY__SLW CYREG_PRT3_SLW

/* CBUS_RESET */
#define CBUS_RESET__0__MASK 0x01u
#define CBUS_RESET__0__PC CYREG_PRT12_PC0
#define CBUS_RESET__0__PORT 12u
#define CBUS_RESET__0__SHIFT 0
#define CBUS_RESET__AG CYREG_PRT12_AG
#define CBUS_RESET__BIE CYREG_PRT12_BIE
#define CBUS_RESET__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_RESET__BYP CYREG_PRT12_BYP
#define CBUS_RESET__DM0 CYREG_PRT12_DM0
#define CBUS_RESET__DM1 CYREG_PRT12_DM1
#define CBUS_RESET__DM2 CYREG_PRT12_DM2
#define CBUS_RESET__DR CYREG_PRT12_DR
#define CBUS_RESET__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_RESET__MASK 0x01u
#define CBUS_RESET__PORT 12u
#define CBUS_RESET__PRT CYREG_PRT12_PRT
#define CBUS_RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_RESET__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_RESET__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_RESET__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_RESET__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_RESET__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_RESET__PS CYREG_PRT12_PS
#define CBUS_RESET__SHIFT 0
#define CBUS_RESET__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_RESET__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_RESET__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_RESET__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_RESET__SLW CYREG_PRT12_SLW

/* LEDControl */
#define LEDControl_Sync_ctrl_reg__0__MASK 0x01u
#define LEDControl_Sync_ctrl_reg__0__POS 0
#define LEDControl_Sync_ctrl_reg__1__MASK 0x02u
#define LEDControl_Sync_ctrl_reg__1__POS 1
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define LEDControl_Sync_ctrl_reg__2__MASK 0x04u
#define LEDControl_Sync_ctrl_reg__2__POS 2
#define LEDControl_Sync_ctrl_reg__3__MASK 0x08u
#define LEDControl_Sync_ctrl_reg__3__POS 3
#define LEDControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define LEDControl_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define LEDControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define LEDControl_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define LEDControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define LEDControl_Sync_ctrl_reg__MASK 0x0Fu
#define LEDControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define LEDControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define LEDControl_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* CBUSControl */
#define CBUSControl_Lsb__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define CBUSControl_Lsb__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define CBUSControl_Lsb__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define CBUSControl_Lsb__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define CBUSControl_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CBUSControl_Lsb__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define CBUSControl_Lsb__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define CBUSControl_Lsb__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define CBUSControl_Lsb__A0_REG CYREG_B0_UDB12_A0
#define CBUSControl_Lsb__A1_REG CYREG_B0_UDB12_A1
#define CBUSControl_Lsb__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define CBUSControl_Lsb__D0_REG CYREG_B0_UDB12_D0
#define CBUSControl_Lsb__D1_REG CYREG_B0_UDB12_D1
#define CBUSControl_Lsb__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CBUSControl_Lsb__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define CBUSControl_Lsb__F0_REG CYREG_B0_UDB12_F0
#define CBUSControl_Lsb__F1_REG CYREG_B0_UDB12_F1
#define CBUSControl_Lsb__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_Lsb__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CBUSControl_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CBUSControl_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CBUSControl_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CBUSControl_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CBUSControl_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define CBUSControl_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CBUSControl_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define CBUSControl_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CBUSControl_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CBUSControl_Lsb_PO__CONTROL_REG CYREG_B0_UDB12_CTL
#define CBUSControl_Lsb_PO__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define CBUSControl_Lsb_PO__COUNT_REG CYREG_B0_UDB12_CTL
#define CBUSControl_Lsb_PO__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define CBUSControl_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_Lsb_PO__PERIOD_REG CYREG_B0_UDB12_MSK
#define CBUSControl_LsbReg__0__MASK 0x01u
#define CBUSControl_LsbReg__0__POS 0
#define CBUSControl_LsbReg__1__MASK 0x02u
#define CBUSControl_LsbReg__1__POS 1
#define CBUSControl_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CBUSControl_LsbReg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define CBUSControl_LsbReg__2__MASK 0x04u
#define CBUSControl_LsbReg__2__POS 2
#define CBUSControl_LsbReg__3__MASK 0x08u
#define CBUSControl_LsbReg__3__POS 3
#define CBUSControl_LsbReg__4__MASK 0x10u
#define CBUSControl_LsbReg__4__POS 4
#define CBUSControl_LsbReg__5__MASK 0x20u
#define CBUSControl_LsbReg__5__POS 5
#define CBUSControl_LsbReg__6__MASK 0x40u
#define CBUSControl_LsbReg__6__POS 6
#define CBUSControl_LsbReg__7__MASK 0x80u
#define CBUSControl_LsbReg__7__POS 7
#define CBUSControl_LsbReg__MASK 0xFFu
#define CBUSControl_LsbReg__MASK_REG CYREG_B0_UDB14_MSK
#define CBUSControl_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CBUSControl_LsbReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CBUSControl_LsbReg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CBUSControl_LsbReg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define CBUSControl_LsbReg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define CBUSControl_LsbReg__STATUS_REG CYREG_B0_UDB14_ST
#define CBUSControl_Msb__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define CBUSControl_Msb__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define CBUSControl_Msb__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define CBUSControl_Msb__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define CBUSControl_Msb__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CBUSControl_Msb__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define CBUSControl_Msb__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define CBUSControl_Msb__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define CBUSControl_Msb__A0_REG CYREG_B0_UDB13_A0
#define CBUSControl_Msb__A1_REG CYREG_B0_UDB13_A1
#define CBUSControl_Msb__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define CBUSControl_Msb__D0_REG CYREG_B0_UDB13_D0
#define CBUSControl_Msb__D1_REG CYREG_B0_UDB13_D1
#define CBUSControl_Msb__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CBUSControl_Msb__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define CBUSControl_Msb__F0_REG CYREG_B0_UDB13_F0
#define CBUSControl_Msb__F1_REG CYREG_B0_UDB13_F1
#define CBUSControl_Msb__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CBUSControl_Msb__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CBUSControl_Msb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CBUSControl_Msb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define CBUSControl_Msb_PO__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define CBUSControl_Msb_PO__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define CBUSControl_Msb_PO__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define CBUSControl_Msb_PO__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define CBUSControl_Msb_PO__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define CBUSControl_Msb_PO__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define CBUSControl_Msb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define CBUSControl_Msb_PO__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CBUSControl_Msb_PO__CONTROL_REG CYREG_B0_UDB13_CTL
#define CBUSControl_Msb_PO__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define CBUSControl_Msb_PO__COUNT_REG CYREG_B0_UDB13_CTL
#define CBUSControl_Msb_PO__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define CBUSControl_Msb_PO__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CBUSControl_Msb_PO__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CBUSControl_Msb_PO__PERIOD_REG CYREG_B0_UDB13_MSK
#define CBUSControl_MsbReg__0__MASK 0x01u
#define CBUSControl_MsbReg__0__POS 0
#define CBUSControl_MsbReg__1__MASK 0x02u
#define CBUSControl_MsbReg__1__POS 1
#define CBUSControl_MsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define CBUSControl_MsbReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define CBUSControl_MsbReg__2__MASK 0x04u
#define CBUSControl_MsbReg__2__POS 2
#define CBUSControl_MsbReg__3__MASK 0x08u
#define CBUSControl_MsbReg__3__POS 3
#define CBUSControl_MsbReg__4__MASK 0x10u
#define CBUSControl_MsbReg__4__POS 4
#define CBUSControl_MsbReg__5__MASK 0x20u
#define CBUSControl_MsbReg__5__POS 5
#define CBUSControl_MsbReg__6__MASK 0x40u
#define CBUSControl_MsbReg__6__POS 6
#define CBUSControl_MsbReg__7__MASK 0x80u
#define CBUSControl_MsbReg__7__POS 7
#define CBUSControl_MsbReg__MASK 0xFFu
#define CBUSControl_MsbReg__MASK_REG CYREG_B0_UDB02_MSK
#define CBUSControl_MsbReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define CBUSControl_MsbReg__STATUS_REG CYREG_B0_UDB02_ST
#define CBUSControl_StsReg__0__MASK 0x01u
#define CBUSControl_StsReg__0__POS 0
#define CBUSControl_StsReg__1__MASK 0x02u
#define CBUSControl_StsReg__1__POS 1
#define CBUSControl_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CBUSControl_StsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define CBUSControl_StsReg__MASK 0x03u
#define CBUSControl_StsReg__MASK_REG CYREG_B0_UDB12_MSK
#define CBUSControl_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CBUSControl_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CBUSControl_StsReg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define CBUSControl_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define CBUSControl_StsReg__STATUS_REG CYREG_B0_UDB12_ST

/* CBUS_ADDR_H */
#define CBUS_ADDR_H__0__AG CYREG_PRT6_AG
#define CBUS_ADDR_H__0__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_H__0__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_H__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_H__0__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_H__0__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_H__0__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_H__0__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_H__0__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_H__0__DR CYREG_PRT6_DR
#define CBUS_ADDR_H__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_H__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_H__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_H__0__MASK 0x04u
#define CBUS_ADDR_H__0__PC CYREG_PRT6_PC2
#define CBUS_ADDR_H__0__PORT 6u
#define CBUS_ADDR_H__0__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_H__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_H__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_H__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_H__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_H__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_H__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_H__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_H__0__PS CYREG_PRT6_PS
#define CBUS_ADDR_H__0__SHIFT 2
#define CBUS_ADDR_H__0__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_H__1__AG CYREG_PRT6_AG
#define CBUS_ADDR_H__1__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_H__1__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_H__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_H__1__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_H__1__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_H__1__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_H__1__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_H__1__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_H__1__DR CYREG_PRT6_DR
#define CBUS_ADDR_H__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_H__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_H__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_H__1__MASK 0x01u
#define CBUS_ADDR_H__1__PC CYREG_PRT6_PC0
#define CBUS_ADDR_H__1__PORT 6u
#define CBUS_ADDR_H__1__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_H__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_H__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_H__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_H__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_H__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_H__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_H__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_H__1__PS CYREG_PRT6_PS
#define CBUS_ADDR_H__1__SHIFT 0
#define CBUS_ADDR_H__1__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_H__2__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__2__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__2__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__2__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__2__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__2__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__2__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__2__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__2__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__2__MASK 0x40u
#define CBUS_ADDR_H__2__PC CYREG_PRT4_PC6
#define CBUS_ADDR_H__2__PORT 4u
#define CBUS_ADDR_H__2__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__2__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__2__SHIFT 6
#define CBUS_ADDR_H__2__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__3__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__3__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__3__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__3__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__3__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__3__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__3__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__3__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__3__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__3__MASK 0x10u
#define CBUS_ADDR_H__3__PC CYREG_PRT4_PC4
#define CBUS_ADDR_H__3__PORT 4u
#define CBUS_ADDR_H__3__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__3__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__3__SHIFT 4
#define CBUS_ADDR_H__3__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__4__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__4__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__4__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__4__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__4__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__4__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__4__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__4__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__4__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__4__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__4__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__4__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__4__MASK 0x04u
#define CBUS_ADDR_H__4__PC CYREG_PRT4_PC2
#define CBUS_ADDR_H__4__PORT 4u
#define CBUS_ADDR_H__4__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__4__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__4__SHIFT 2
#define CBUS_ADDR_H__4__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__5__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__5__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__5__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__5__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__5__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__5__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__5__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__5__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__5__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__5__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__5__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__5__MASK 0x40u
#define CBUS_ADDR_H__5__PC CYREG_PRT0_PC6
#define CBUS_ADDR_H__5__PORT 0u
#define CBUS_ADDR_H__5__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__5__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__5__SHIFT 6
#define CBUS_ADDR_H__5__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_H__6__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__6__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__6__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__6__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__6__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__6__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__6__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__6__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__6__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__6__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__6__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__6__MASK 0x10u
#define CBUS_ADDR_H__6__PC CYREG_PRT0_PC4
#define CBUS_ADDR_H__6__PORT 0u
#define CBUS_ADDR_H__6__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__6__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__6__SHIFT 4
#define CBUS_ADDR_H__6__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_H__7__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__7__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__7__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__7__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__7__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__7__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__7__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__7__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__7__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__7__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__7__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__7__MASK 0x04u
#define CBUS_ADDR_H__7__PC CYREG_PRT0_PC2
#define CBUS_ADDR_H__7__PORT 0u
#define CBUS_ADDR_H__7__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__7__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__7__SHIFT 2
#define CBUS_ADDR_H__7__SLW CYREG_PRT0_SLW

/* CBUS_ADDR_L */
#define CBUS_ADDR_L__0__AG CYREG_PRT6_AG
#define CBUS_ADDR_L__0__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_L__0__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_L__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_L__0__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_L__0__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_L__0__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_L__0__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_L__0__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_L__0__DR CYREG_PRT6_DR
#define CBUS_ADDR_L__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_L__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_L__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_L__0__MASK 0x40u
#define CBUS_ADDR_L__0__PC CYREG_PRT6_PC6
#define CBUS_ADDR_L__0__PORT 6u
#define CBUS_ADDR_L__0__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_L__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_L__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_L__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_L__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_L__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_L__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_L__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_L__0__PS CYREG_PRT6_PS
#define CBUS_ADDR_L__0__SHIFT 6
#define CBUS_ADDR_L__0__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_L__1__AG CYREG_PRT6_AG
#define CBUS_ADDR_L__1__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_L__1__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_L__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_L__1__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_L__1__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_L__1__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_L__1__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_L__1__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_L__1__DR CYREG_PRT6_DR
#define CBUS_ADDR_L__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_L__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_L__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_L__1__MASK 0x10u
#define CBUS_ADDR_L__1__PC CYREG_PRT6_PC4
#define CBUS_ADDR_L__1__PORT 6u
#define CBUS_ADDR_L__1__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_L__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_L__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_L__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_L__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_L__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_L__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_L__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_L__1__PS CYREG_PRT6_PS
#define CBUS_ADDR_L__1__SHIFT 4
#define CBUS_ADDR_L__1__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_L__2__AG CYREG_PRT12_AG
#define CBUS_ADDR_L__2__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_L__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_L__2__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_L__2__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_L__2__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_L__2__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_L__2__DR CYREG_PRT12_DR
#define CBUS_ADDR_L__2__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_L__2__MASK 0x10u
#define CBUS_ADDR_L__2__PC CYREG_PRT12_PC4
#define CBUS_ADDR_L__2__PORT 12u
#define CBUS_ADDR_L__2__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_L__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_L__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_L__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_L__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_L__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_L__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_L__2__PS CYREG_PRT12_PS
#define CBUS_ADDR_L__2__SHIFT 4
#define CBUS_ADDR_L__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_L__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_L__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_L__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_L__2__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_L__3__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__3__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__3__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__3__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__3__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__3__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__3__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__3__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__3__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__3__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__3__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__3__MASK 0x40u
#define CBUS_ADDR_L__3__PC CYREG_PRT2_PC6
#define CBUS_ADDR_L__3__PORT 2u
#define CBUS_ADDR_L__3__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__3__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__3__SHIFT 6
#define CBUS_ADDR_L__3__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__4__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__4__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__4__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__4__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__4__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__4__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__4__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__4__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__4__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__4__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__4__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__4__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__4__MASK 0x10u
#define CBUS_ADDR_L__4__PC CYREG_PRT2_PC4
#define CBUS_ADDR_L__4__PORT 2u
#define CBUS_ADDR_L__4__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__4__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__4__SHIFT 4
#define CBUS_ADDR_L__4__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__5__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__5__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__5__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__5__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__5__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__5__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__5__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__5__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__5__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__5__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__5__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__5__MASK 0x04u
#define CBUS_ADDR_L__5__PC CYREG_PRT2_PC2
#define CBUS_ADDR_L__5__PORT 2u
#define CBUS_ADDR_L__5__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__5__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__5__SHIFT 2
#define CBUS_ADDR_L__5__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__6__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__6__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__6__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__6__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__6__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__6__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__6__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__6__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__6__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__6__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__6__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__6__MASK 0x01u
#define CBUS_ADDR_L__6__PC CYREG_PRT2_PC0
#define CBUS_ADDR_L__6__PORT 2u
#define CBUS_ADDR_L__6__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__6__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__6__SHIFT 0
#define CBUS_ADDR_L__6__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__7__AG CYREG_PRT15_AG
#define CBUS_ADDR_L__7__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_L__7__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_L__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_L__7__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_L__7__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_L__7__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_L__7__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_L__7__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_L__7__DR CYREG_PRT15_DR
#define CBUS_ADDR_L__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_L__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_L__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_L__7__MASK 0x10u
#define CBUS_ADDR_L__7__PC CYREG_IO_PC_PRT15_PC4
#define CBUS_ADDR_L__7__PORT 15u
#define CBUS_ADDR_L__7__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_L__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_L__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_L__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_L__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_L__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_L__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_L__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_L__7__PS CYREG_PRT15_PS
#define CBUS_ADDR_L__7__SHIFT 4
#define CBUS_ADDR_L__7__SLW CYREG_PRT15_SLW

/* CBUS_ADDR_U */
#define CBUS_ADDR_U__0__AG CYREG_PRT0_AG
#define CBUS_ADDR_U__0__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_U__0__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_U__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_U__0__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_U__0__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_U__0__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_U__0__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_U__0__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_U__0__DR CYREG_PRT0_DR
#define CBUS_ADDR_U__0__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_U__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_U__0__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_U__0__MASK 0x02u
#define CBUS_ADDR_U__0__PC CYREG_PRT0_PC1
#define CBUS_ADDR_U__0__PORT 0u
#define CBUS_ADDR_U__0__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_U__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_U__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_U__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_U__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_U__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_U__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_U__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_U__0__PS CYREG_PRT0_PS
#define CBUS_ADDR_U__0__SHIFT 1
#define CBUS_ADDR_U__0__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_U__1__AG CYREG_PRT0_AG
#define CBUS_ADDR_U__1__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_U__1__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_U__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_U__1__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_U__1__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_U__1__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_U__1__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_U__1__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_U__1__DR CYREG_PRT0_DR
#define CBUS_ADDR_U__1__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_U__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_U__1__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_U__1__MASK 0x01u
#define CBUS_ADDR_U__1__PC CYREG_PRT0_PC0
#define CBUS_ADDR_U__1__PORT 0u
#define CBUS_ADDR_U__1__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_U__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_U__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_U__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_U__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_U__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_U__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_U__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_U__1__PS CYREG_PRT0_PS
#define CBUS_ADDR_U__1__SHIFT 0
#define CBUS_ADDR_U__1__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_U__2__AG CYREG_PRT4_AG
#define CBUS_ADDR_U__2__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_U__2__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_U__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_U__2__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_U__2__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_U__2__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_U__2__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_U__2__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_U__2__DR CYREG_PRT4_DR
#define CBUS_ADDR_U__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_U__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_U__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_U__2__MASK 0x02u
#define CBUS_ADDR_U__2__PC CYREG_PRT4_PC1
#define CBUS_ADDR_U__2__PORT 4u
#define CBUS_ADDR_U__2__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_U__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_U__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_U__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_U__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_U__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_U__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_U__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_U__2__PS CYREG_PRT4_PS
#define CBUS_ADDR_U__2__SHIFT 1
#define CBUS_ADDR_U__2__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_U__3__AG CYREG_PRT4_AG
#define CBUS_ADDR_U__3__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_U__3__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_U__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_U__3__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_U__3__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_U__3__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_U__3__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_U__3__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_U__3__DR CYREG_PRT4_DR
#define CBUS_ADDR_U__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_U__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_U__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_U__3__MASK 0x01u
#define CBUS_ADDR_U__3__PC CYREG_PRT4_PC0
#define CBUS_ADDR_U__3__PORT 4u
#define CBUS_ADDR_U__3__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_U__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_U__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_U__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_U__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_U__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_U__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_U__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_U__3__PS CYREG_PRT4_PS
#define CBUS_ADDR_U__3__SHIFT 0
#define CBUS_ADDR_U__3__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_U__4__AG CYREG_PRT12_AG
#define CBUS_ADDR_U__4__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_U__4__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_U__4__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_U__4__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_U__4__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_U__4__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_U__4__DR CYREG_PRT12_DR
#define CBUS_ADDR_U__4__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_U__4__MASK 0x08u
#define CBUS_ADDR_U__4__PC CYREG_PRT12_PC3
#define CBUS_ADDR_U__4__PORT 12u
#define CBUS_ADDR_U__4__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_U__4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_U__4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_U__4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_U__4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_U__4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_U__4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_U__4__PS CYREG_PRT12_PS
#define CBUS_ADDR_U__4__SHIFT 3
#define CBUS_ADDR_U__4__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_U__4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_U__4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_U__4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_U__4__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_U__5__AG CYREG_PRT12_AG
#define CBUS_ADDR_U__5__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_U__5__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_U__5__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_U__5__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_U__5__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_U__5__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_U__5__DR CYREG_PRT12_DR
#define CBUS_ADDR_U__5__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_U__5__MASK 0x04u
#define CBUS_ADDR_U__5__PC CYREG_PRT12_PC2
#define CBUS_ADDR_U__5__PORT 12u
#define CBUS_ADDR_U__5__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_U__5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_U__5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_U__5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_U__5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_U__5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_U__5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_U__5__PS CYREG_PRT12_PS
#define CBUS_ADDR_U__5__SHIFT 2
#define CBUS_ADDR_U__5__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_U__5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_U__5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_U__5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_U__5__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_U__6__AG CYREG_PRT15_AG
#define CBUS_ADDR_U__6__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_U__6__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_U__6__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_U__6__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_U__6__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_U__6__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_U__6__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_U__6__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_U__6__DR CYREG_PRT15_DR
#define CBUS_ADDR_U__6__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_U__6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_U__6__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_U__6__MASK 0x08u
#define CBUS_ADDR_U__6__PC CYREG_IO_PC_PRT15_PC3
#define CBUS_ADDR_U__6__PORT 15u
#define CBUS_ADDR_U__6__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_U__6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_U__6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_U__6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_U__6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_U__6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_U__6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_U__6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_U__6__PS CYREG_PRT15_PS
#define CBUS_ADDR_U__6__SHIFT 3
#define CBUS_ADDR_U__6__SLW CYREG_PRT15_SLW
#define CBUS_ADDR_U__7__AG CYREG_PRT15_AG
#define CBUS_ADDR_U__7__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_U__7__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_U__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_U__7__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_U__7__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_U__7__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_U__7__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_U__7__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_U__7__DR CYREG_PRT15_DR
#define CBUS_ADDR_U__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_U__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_U__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_U__7__MASK 0x04u
#define CBUS_ADDR_U__7__PC CYREG_IO_PC_PRT15_PC2
#define CBUS_ADDR_U__7__PORT 15u
#define CBUS_ADDR_U__7__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_U__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_U__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_U__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_U__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_U__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_U__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_U__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_U__7__PS CYREG_PRT15_PS
#define CBUS_ADDR_U__7__SHIFT 2
#define CBUS_ADDR_U__7__SLW CYREG_PRT15_SLW

/* CBUS_DATA_H */
#define CBUS_DATA_H__0__AG CYREG_PRT6_AG
#define CBUS_DATA_H__0__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_H__0__BIE CYREG_PRT6_BIE
#define CBUS_DATA_H__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_H__0__BYP CYREG_PRT6_BYP
#define CBUS_DATA_H__0__CTL CYREG_PRT6_CTL
#define CBUS_DATA_H__0__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_H__0__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_H__0__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_H__0__DR CYREG_PRT6_DR
#define CBUS_DATA_H__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_H__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_H__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_H__0__MASK 0x08u
#define CBUS_DATA_H__0__PC CYREG_PRT6_PC3
#define CBUS_DATA_H__0__PORT 6u
#define CBUS_DATA_H__0__PRT CYREG_PRT6_PRT
#define CBUS_DATA_H__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_H__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_H__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_H__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_H__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_H__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_H__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_H__0__PS CYREG_PRT6_PS
#define CBUS_DATA_H__0__SHIFT 3
#define CBUS_DATA_H__0__SLW CYREG_PRT6_SLW
#define CBUS_DATA_H__1__AG CYREG_PRT6_AG
#define CBUS_DATA_H__1__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_H__1__BIE CYREG_PRT6_BIE
#define CBUS_DATA_H__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_H__1__BYP CYREG_PRT6_BYP
#define CBUS_DATA_H__1__CTL CYREG_PRT6_CTL
#define CBUS_DATA_H__1__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_H__1__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_H__1__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_H__1__DR CYREG_PRT6_DR
#define CBUS_DATA_H__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_H__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_H__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_H__1__MASK 0x02u
#define CBUS_DATA_H__1__PC CYREG_PRT6_PC1
#define CBUS_DATA_H__1__PORT 6u
#define CBUS_DATA_H__1__PRT CYREG_PRT6_PRT
#define CBUS_DATA_H__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_H__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_H__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_H__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_H__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_H__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_H__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_H__1__PS CYREG_PRT6_PS
#define CBUS_DATA_H__1__SHIFT 1
#define CBUS_DATA_H__1__SLW CYREG_PRT6_SLW
#define CBUS_DATA_H__2__AG CYREG_PRT4_AG
#define CBUS_DATA_H__2__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__2__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__2__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__2__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__2__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__2__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__2__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__2__DR CYREG_PRT4_DR
#define CBUS_DATA_H__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__2__MASK 0x80u
#define CBUS_DATA_H__2__PC CYREG_PRT4_PC7
#define CBUS_DATA_H__2__PORT 4u
#define CBUS_DATA_H__2__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__2__PS CYREG_PRT4_PS
#define CBUS_DATA_H__2__SHIFT 7
#define CBUS_DATA_H__2__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__3__AG CYREG_PRT4_AG
#define CBUS_DATA_H__3__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__3__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__3__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__3__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__3__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__3__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__3__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__3__DR CYREG_PRT4_DR
#define CBUS_DATA_H__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__3__MASK 0x20u
#define CBUS_DATA_H__3__PC CYREG_PRT4_PC5
#define CBUS_DATA_H__3__PORT 4u
#define CBUS_DATA_H__3__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__3__PS CYREG_PRT4_PS
#define CBUS_DATA_H__3__SHIFT 5
#define CBUS_DATA_H__3__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__4__AG CYREG_PRT4_AG
#define CBUS_DATA_H__4__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__4__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__4__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__4__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__4__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__4__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__4__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__4__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__4__DR CYREG_PRT4_DR
#define CBUS_DATA_H__4__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__4__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__4__MASK 0x08u
#define CBUS_DATA_H__4__PC CYREG_PRT4_PC3
#define CBUS_DATA_H__4__PORT 4u
#define CBUS_DATA_H__4__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__4__PS CYREG_PRT4_PS
#define CBUS_DATA_H__4__SHIFT 3
#define CBUS_DATA_H__4__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__5__AG CYREG_PRT0_AG
#define CBUS_DATA_H__5__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__5__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__5__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__5__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__5__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__5__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__5__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__5__DR CYREG_PRT0_DR
#define CBUS_DATA_H__5__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__5__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__5__MASK 0x80u
#define CBUS_DATA_H__5__PC CYREG_PRT0_PC7
#define CBUS_DATA_H__5__PORT 0u
#define CBUS_DATA_H__5__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__5__PS CYREG_PRT0_PS
#define CBUS_DATA_H__5__SHIFT 7
#define CBUS_DATA_H__5__SLW CYREG_PRT0_SLW
#define CBUS_DATA_H__6__AG CYREG_PRT0_AG
#define CBUS_DATA_H__6__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__6__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__6__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__6__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__6__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__6__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__6__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__6__DR CYREG_PRT0_DR
#define CBUS_DATA_H__6__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__6__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__6__MASK 0x20u
#define CBUS_DATA_H__6__PC CYREG_PRT0_PC5
#define CBUS_DATA_H__6__PORT 0u
#define CBUS_DATA_H__6__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__6__PS CYREG_PRT0_PS
#define CBUS_DATA_H__6__SHIFT 5
#define CBUS_DATA_H__6__SLW CYREG_PRT0_SLW
#define CBUS_DATA_H__7__AG CYREG_PRT0_AG
#define CBUS_DATA_H__7__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__7__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__7__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__7__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__7__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__7__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__7__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__7__DR CYREG_PRT0_DR
#define CBUS_DATA_H__7__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__7__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__7__MASK 0x08u
#define CBUS_DATA_H__7__PC CYREG_PRT0_PC3
#define CBUS_DATA_H__7__PORT 0u
#define CBUS_DATA_H__7__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__7__PS CYREG_PRT0_PS
#define CBUS_DATA_H__7__SHIFT 3
#define CBUS_DATA_H__7__SLW CYREG_PRT0_SLW

/* CBUS_DATA_L */
#define CBUS_DATA_L__0__AG CYREG_PRT6_AG
#define CBUS_DATA_L__0__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_L__0__BIE CYREG_PRT6_BIE
#define CBUS_DATA_L__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_L__0__BYP CYREG_PRT6_BYP
#define CBUS_DATA_L__0__CTL CYREG_PRT6_CTL
#define CBUS_DATA_L__0__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_L__0__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_L__0__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_L__0__DR CYREG_PRT6_DR
#define CBUS_DATA_L__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_L__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_L__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_L__0__MASK 0x80u
#define CBUS_DATA_L__0__PC CYREG_PRT6_PC7
#define CBUS_DATA_L__0__PORT 6u
#define CBUS_DATA_L__0__PRT CYREG_PRT6_PRT
#define CBUS_DATA_L__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_L__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_L__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_L__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_L__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_L__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_L__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_L__0__PS CYREG_PRT6_PS
#define CBUS_DATA_L__0__SHIFT 7
#define CBUS_DATA_L__0__SLW CYREG_PRT6_SLW
#define CBUS_DATA_L__1__AG CYREG_PRT6_AG
#define CBUS_DATA_L__1__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_L__1__BIE CYREG_PRT6_BIE
#define CBUS_DATA_L__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_L__1__BYP CYREG_PRT6_BYP
#define CBUS_DATA_L__1__CTL CYREG_PRT6_CTL
#define CBUS_DATA_L__1__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_L__1__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_L__1__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_L__1__DR CYREG_PRT6_DR
#define CBUS_DATA_L__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_L__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_L__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_L__1__MASK 0x20u
#define CBUS_DATA_L__1__PC CYREG_PRT6_PC5
#define CBUS_DATA_L__1__PORT 6u
#define CBUS_DATA_L__1__PRT CYREG_PRT6_PRT
#define CBUS_DATA_L__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_L__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_L__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_L__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_L__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_L__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_L__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_L__1__PS CYREG_PRT6_PS
#define CBUS_DATA_L__1__SHIFT 5
#define CBUS_DATA_L__1__SLW CYREG_PRT6_SLW
#define CBUS_DATA_L__2__AG CYREG_PRT12_AG
#define CBUS_DATA_L__2__BIE CYREG_PRT12_BIE
#define CBUS_DATA_L__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_DATA_L__2__BYP CYREG_PRT12_BYP
#define CBUS_DATA_L__2__DM0 CYREG_PRT12_DM0
#define CBUS_DATA_L__2__DM1 CYREG_PRT12_DM1
#define CBUS_DATA_L__2__DM2 CYREG_PRT12_DM2
#define CBUS_DATA_L__2__DR CYREG_PRT12_DR
#define CBUS_DATA_L__2__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_DATA_L__2__MASK 0x20u
#define CBUS_DATA_L__2__PC CYREG_PRT12_PC5
#define CBUS_DATA_L__2__PORT 12u
#define CBUS_DATA_L__2__PRT CYREG_PRT12_PRT
#define CBUS_DATA_L__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_DATA_L__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_DATA_L__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_DATA_L__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_DATA_L__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_DATA_L__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_DATA_L__2__PS CYREG_PRT12_PS
#define CBUS_DATA_L__2__SHIFT 5
#define CBUS_DATA_L__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_DATA_L__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_DATA_L__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_DATA_L__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_DATA_L__2__SLW CYREG_PRT12_SLW
#define CBUS_DATA_L__3__AG CYREG_PRT2_AG
#define CBUS_DATA_L__3__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__3__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__3__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__3__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__3__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__3__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__3__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__3__DR CYREG_PRT2_DR
#define CBUS_DATA_L__3__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__3__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__3__MASK 0x80u
#define CBUS_DATA_L__3__PC CYREG_PRT2_PC7
#define CBUS_DATA_L__3__PORT 2u
#define CBUS_DATA_L__3__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__3__PS CYREG_PRT2_PS
#define CBUS_DATA_L__3__SHIFT 7
#define CBUS_DATA_L__3__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__4__AG CYREG_PRT2_AG
#define CBUS_DATA_L__4__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__4__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__4__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__4__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__4__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__4__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__4__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__4__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__4__DR CYREG_PRT2_DR
#define CBUS_DATA_L__4__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__4__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__4__MASK 0x20u
#define CBUS_DATA_L__4__PC CYREG_PRT2_PC5
#define CBUS_DATA_L__4__PORT 2u
#define CBUS_DATA_L__4__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__4__PS CYREG_PRT2_PS
#define CBUS_DATA_L__4__SHIFT 5
#define CBUS_DATA_L__4__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__5__AG CYREG_PRT2_AG
#define CBUS_DATA_L__5__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__5__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__5__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__5__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__5__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__5__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__5__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__5__DR CYREG_PRT2_DR
#define CBUS_DATA_L__5__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__5__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__5__MASK 0x08u
#define CBUS_DATA_L__5__PC CYREG_PRT2_PC3
#define CBUS_DATA_L__5__PORT 2u
#define CBUS_DATA_L__5__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__5__PS CYREG_PRT2_PS
#define CBUS_DATA_L__5__SHIFT 3
#define CBUS_DATA_L__5__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__6__AG CYREG_PRT2_AG
#define CBUS_DATA_L__6__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__6__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__6__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__6__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__6__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__6__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__6__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__6__DR CYREG_PRT2_DR
#define CBUS_DATA_L__6__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__6__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__6__MASK 0x02u
#define CBUS_DATA_L__6__PC CYREG_PRT2_PC1
#define CBUS_DATA_L__6__PORT 2u
#define CBUS_DATA_L__6__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__6__PS CYREG_PRT2_PS
#define CBUS_DATA_L__6__SHIFT 1
#define CBUS_DATA_L__6__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__7__AG CYREG_PRT15_AG
#define CBUS_DATA_L__7__AMUX CYREG_PRT15_AMUX
#define CBUS_DATA_L__7__BIE CYREG_PRT15_BIE
#define CBUS_DATA_L__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_DATA_L__7__BYP CYREG_PRT15_BYP
#define CBUS_DATA_L__7__CTL CYREG_PRT15_CTL
#define CBUS_DATA_L__7__DM0 CYREG_PRT15_DM0
#define CBUS_DATA_L__7__DM1 CYREG_PRT15_DM1
#define CBUS_DATA_L__7__DM2 CYREG_PRT15_DM2
#define CBUS_DATA_L__7__DR CYREG_PRT15_DR
#define CBUS_DATA_L__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_DATA_L__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_DATA_L__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_DATA_L__7__MASK 0x20u
#define CBUS_DATA_L__7__PC CYREG_IO_PC_PRT15_PC5
#define CBUS_DATA_L__7__PORT 15u
#define CBUS_DATA_L__7__PRT CYREG_PRT15_PRT
#define CBUS_DATA_L__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_DATA_L__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_DATA_L__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_DATA_L__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_DATA_L__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_DATA_L__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_DATA_L__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_DATA_L__7__PS CYREG_PRT15_PS
#define CBUS_DATA_L__7__SHIFT 5
#define CBUS_DATA_L__7__SLW CYREG_PRT15_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* CBusAddrRegH */
#define CBusAddrRegH_Sync_ctrl_reg__0__MASK 0x01u
#define CBusAddrRegH_Sync_ctrl_reg__0__POS 0
#define CBusAddrRegH_Sync_ctrl_reg__1__MASK 0x02u
#define CBusAddrRegH_Sync_ctrl_reg__1__POS 1
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CBusAddrRegH_Sync_ctrl_reg__2__MASK 0x04u
#define CBusAddrRegH_Sync_ctrl_reg__2__POS 2
#define CBusAddrRegH_Sync_ctrl_reg__3__MASK 0x08u
#define CBusAddrRegH_Sync_ctrl_reg__3__POS 3
#define CBusAddrRegH_Sync_ctrl_reg__4__MASK 0x10u
#define CBusAddrRegH_Sync_ctrl_reg__4__POS 4
#define CBusAddrRegH_Sync_ctrl_reg__5__MASK 0x20u
#define CBusAddrRegH_Sync_ctrl_reg__5__POS 5
#define CBusAddrRegH_Sync_ctrl_reg__6__MASK 0x40u
#define CBusAddrRegH_Sync_ctrl_reg__6__POS 6
#define CBusAddrRegH_Sync_ctrl_reg__7__MASK 0x80u
#define CBusAddrRegH_Sync_ctrl_reg__7__POS 7
#define CBusAddrRegH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CBusAddrRegH_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define CBusAddrRegH_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define CBusAddrRegH_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define CBusAddrRegH_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define CBusAddrRegH_Sync_ctrl_reg__MASK 0xFFu
#define CBusAddrRegH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CBusAddrRegH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CBusAddrRegH_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* CBusAddrRegL */
#define CBusAddrRegL_Sync_ctrl_reg__0__MASK 0x01u
#define CBusAddrRegL_Sync_ctrl_reg__0__POS 0
#define CBusAddrRegL_Sync_ctrl_reg__1__MASK 0x02u
#define CBusAddrRegL_Sync_ctrl_reg__1__POS 1
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CBusAddrRegL_Sync_ctrl_reg__2__MASK 0x04u
#define CBusAddrRegL_Sync_ctrl_reg__2__POS 2
#define CBusAddrRegL_Sync_ctrl_reg__3__MASK 0x08u
#define CBusAddrRegL_Sync_ctrl_reg__3__POS 3
#define CBusAddrRegL_Sync_ctrl_reg__4__MASK 0x10u
#define CBusAddrRegL_Sync_ctrl_reg__4__POS 4
#define CBusAddrRegL_Sync_ctrl_reg__5__MASK 0x20u
#define CBusAddrRegL_Sync_ctrl_reg__5__POS 5
#define CBusAddrRegL_Sync_ctrl_reg__6__MASK 0x40u
#define CBusAddrRegL_Sync_ctrl_reg__6__POS 6
#define CBusAddrRegL_Sync_ctrl_reg__7__MASK 0x80u
#define CBusAddrRegL_Sync_ctrl_reg__7__POS 7
#define CBusAddrRegL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CBusAddrRegL_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define CBusAddrRegL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define CBusAddrRegL_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define CBusAddrRegL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define CBusAddrRegL_Sync_ctrl_reg__MASK 0xFFu
#define CBusAddrRegL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CBusAddrRegL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CBusAddrRegL_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* CBusAddrRegU */
#define CBusAddrRegU_Sync_ctrl_reg__0__MASK 0x01u
#define CBusAddrRegU_Sync_ctrl_reg__0__POS 0
#define CBusAddrRegU_Sync_ctrl_reg__1__MASK 0x02u
#define CBusAddrRegU_Sync_ctrl_reg__1__POS 1
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CBusAddrRegU_Sync_ctrl_reg__2__MASK 0x04u
#define CBusAddrRegU_Sync_ctrl_reg__2__POS 2
#define CBusAddrRegU_Sync_ctrl_reg__3__MASK 0x08u
#define CBusAddrRegU_Sync_ctrl_reg__3__POS 3
#define CBusAddrRegU_Sync_ctrl_reg__4__MASK 0x10u
#define CBusAddrRegU_Sync_ctrl_reg__4__POS 4
#define CBusAddrRegU_Sync_ctrl_reg__5__MASK 0x20u
#define CBusAddrRegU_Sync_ctrl_reg__5__POS 5
#define CBusAddrRegU_Sync_ctrl_reg__6__MASK 0x40u
#define CBusAddrRegU_Sync_ctrl_reg__6__POS 6
#define CBusAddrRegU_Sync_ctrl_reg__7__MASK 0x80u
#define CBusAddrRegU_Sync_ctrl_reg__7__POS 7
#define CBusAddrRegU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define CBusAddrRegU_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define CBusAddrRegU_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define CBusAddrRegU_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define CBusAddrRegU_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define CBusAddrRegU_Sync_ctrl_reg__MASK 0xFFu
#define CBusAddrRegU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CBusAddrRegU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CBusAddrRegU_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* DigitalReset */
#define DigitalReset_Sync_ctrl_reg__0__MASK 0x01u
#define DigitalReset_Sync_ctrl_reg__0__POS 0
#define DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DigitalReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DigitalReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DigitalReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define DigitalReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DigitalReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DigitalReset_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define DigitalReset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define DigitalReset_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define DigitalReset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define DigitalReset_Sync_ctrl_reg__MASK 0x01u
#define DigitalReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DigitalReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DigitalReset_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* DipSwReadReg */
#define DipSwReadReg_sts_sts_reg__0__MASK 0x01u
#define DipSwReadReg_sts_sts_reg__0__POS 0
#define DipSwReadReg_sts_sts_reg__1__MASK 0x02u
#define DipSwReadReg_sts_sts_reg__1__POS 1
#define DipSwReadReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define DipSwReadReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define DipSwReadReg_sts_sts_reg__2__MASK 0x04u
#define DipSwReadReg_sts_sts_reg__2__POS 2
#define DipSwReadReg_sts_sts_reg__3__MASK 0x08u
#define DipSwReadReg_sts_sts_reg__3__POS 3
#define DipSwReadReg_sts_sts_reg__MASK 0x0Fu
#define DipSwReadReg_sts_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define DipSwReadReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define DipSwReadReg_sts_sts_reg__STATUS_REG CYREG_B1_UDB08_ST

/* TickTimerISR */
#define TickTimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TickTimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TickTimerISR__INTC_MASK 0x20000u
#define TickTimerISR__INTC_NUMBER 17u
#define TickTimerISR__INTC_PRIOR_NUM 7u
#define TickTimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define TickTimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TickTimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ChipWaitTimer0 */
#define ChipWaitTimer0_datapath_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define ChipWaitTimer0_datapath_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define ChipWaitTimer0_datapath_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define ChipWaitTimer0_datapath_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define ChipWaitTimer0_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ChipWaitTimer0_datapath_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define ChipWaitTimer0_datapath_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define ChipWaitTimer0_datapath_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define ChipWaitTimer0_datapath_u0__A0_REG CYREG_B0_UDB10_A0
#define ChipWaitTimer0_datapath_u0__A1_REG CYREG_B0_UDB10_A1
#define ChipWaitTimer0_datapath_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define ChipWaitTimer0_datapath_u0__D0_REG CYREG_B0_UDB10_D0
#define ChipWaitTimer0_datapath_u0__D1_REG CYREG_B0_UDB10_D1
#define ChipWaitTimer0_datapath_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ChipWaitTimer0_datapath_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define ChipWaitTimer0_datapath_u0__F0_REG CYREG_B0_UDB10_F0
#define ChipWaitTimer0_datapath_u0__F1_REG CYREG_B0_UDB10_F1
#define ChipWaitTimer0_datapath_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define ChipWaitTimer0_datapath_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define ChipWaitTimer0_datapath_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define ChipWaitTimer0_datapath_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define ChipWaitTimer0_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ChipWaitTimer0_datapath_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define ChipWaitTimer0_datapath_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define ChipWaitTimer0_datapath_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define ChipWaitTimer0_datapath_u1__A0_REG CYREG_B0_UDB11_A0
#define ChipWaitTimer0_datapath_u1__A1_REG CYREG_B0_UDB11_A1
#define ChipWaitTimer0_datapath_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define ChipWaitTimer0_datapath_u1__D0_REG CYREG_B0_UDB11_D0
#define ChipWaitTimer0_datapath_u1__D1_REG CYREG_B0_UDB11_D1
#define ChipWaitTimer0_datapath_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ChipWaitTimer0_datapath_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define ChipWaitTimer0_datapath_u1__F0_REG CYREG_B0_UDB11_F0
#define ChipWaitTimer0_datapath_u1__F1_REG CYREG_B0_UDB11_F1
#define ChipWaitTimer0_datapath_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ChipWaitTimer0_datapath_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ChipWaitTimer0_StsReg__0__MASK 0x01u
#define ChipWaitTimer0_StsReg__0__POS 0
#define ChipWaitTimer0_StsReg__1__MASK 0x02u
#define ChipWaitTimer0_StsReg__1__POS 1
#define ChipWaitTimer0_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ChipWaitTimer0_StsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ChipWaitTimer0_StsReg__MASK 0x03u
#define ChipWaitTimer0_StsReg__MASK_REG CYREG_B0_UDB11_MSK
#define ChipWaitTimer0_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ChipWaitTimer0_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ChipWaitTimer0_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ChipWaitTimer0_StsReg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define ChipWaitTimer0_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define ChipWaitTimer0_StsReg__STATUS_REG CYREG_B0_UDB11_ST

/* ChipWaitTimer1 */
#define ChipWaitTimer1_datapath_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define ChipWaitTimer1_datapath_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define ChipWaitTimer1_datapath_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define ChipWaitTimer1_datapath_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define ChipWaitTimer1_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ChipWaitTimer1_datapath_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define ChipWaitTimer1_datapath_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define ChipWaitTimer1_datapath_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define ChipWaitTimer1_datapath_u0__A0_REG CYREG_B0_UDB04_A0
#define ChipWaitTimer1_datapath_u0__A1_REG CYREG_B0_UDB04_A1
#define ChipWaitTimer1_datapath_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define ChipWaitTimer1_datapath_u0__D0_REG CYREG_B0_UDB04_D0
#define ChipWaitTimer1_datapath_u0__D1_REG CYREG_B0_UDB04_D1
#define ChipWaitTimer1_datapath_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ChipWaitTimer1_datapath_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define ChipWaitTimer1_datapath_u0__F0_REG CYREG_B0_UDB04_F0
#define ChipWaitTimer1_datapath_u0__F1_REG CYREG_B0_UDB04_F1
#define ChipWaitTimer1_datapath_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ChipWaitTimer1_datapath_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ChipWaitTimer1_datapath_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define ChipWaitTimer1_datapath_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define ChipWaitTimer1_datapath_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define ChipWaitTimer1_datapath_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define ChipWaitTimer1_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ChipWaitTimer1_datapath_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define ChipWaitTimer1_datapath_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define ChipWaitTimer1_datapath_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define ChipWaitTimer1_datapath_u1__A0_REG CYREG_B0_UDB05_A0
#define ChipWaitTimer1_datapath_u1__A1_REG CYREG_B0_UDB05_A1
#define ChipWaitTimer1_datapath_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define ChipWaitTimer1_datapath_u1__D0_REG CYREG_B0_UDB05_D0
#define ChipWaitTimer1_datapath_u1__D1_REG CYREG_B0_UDB05_D1
#define ChipWaitTimer1_datapath_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ChipWaitTimer1_datapath_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define ChipWaitTimer1_datapath_u1__F0_REG CYREG_B0_UDB05_F0
#define ChipWaitTimer1_datapath_u1__F1_REG CYREG_B0_UDB05_F1
#define ChipWaitTimer1_StsReg__0__MASK 0x01u
#define ChipWaitTimer1_StsReg__0__POS 0
#define ChipWaitTimer1_StsReg__1__MASK 0x02u
#define ChipWaitTimer1_StsReg__1__POS 1
#define ChipWaitTimer1_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ChipWaitTimer1_StsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ChipWaitTimer1_StsReg__MASK 0x03u
#define ChipWaitTimer1_StsReg__MASK_REG CYREG_B0_UDB06_MSK
#define ChipWaitTimer1_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ChipWaitTimer1_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ChipWaitTimer1_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ChipWaitTimer1_StsReg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ChipWaitTimer1_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ChipWaitTimer1_StsReg__STATUS_REG CYREG_B0_UDB06_ST

/* ChipWaitTimer2 */
#define ChipWaitTimer2_datapath_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define ChipWaitTimer2_datapath_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define ChipWaitTimer2_datapath_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define ChipWaitTimer2_datapath_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define ChipWaitTimer2_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ChipWaitTimer2_datapath_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define ChipWaitTimer2_datapath_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define ChipWaitTimer2_datapath_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define ChipWaitTimer2_datapath_u0__A0_REG CYREG_B0_UDB02_A0
#define ChipWaitTimer2_datapath_u0__A1_REG CYREG_B0_UDB02_A1
#define ChipWaitTimer2_datapath_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define ChipWaitTimer2_datapath_u0__D0_REG CYREG_B0_UDB02_D0
#define ChipWaitTimer2_datapath_u0__D1_REG CYREG_B0_UDB02_D1
#define ChipWaitTimer2_datapath_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ChipWaitTimer2_datapath_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define ChipWaitTimer2_datapath_u0__F0_REG CYREG_B0_UDB02_F0
#define ChipWaitTimer2_datapath_u0__F1_REG CYREG_B0_UDB02_F1
#define ChipWaitTimer2_datapath_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define ChipWaitTimer2_datapath_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define ChipWaitTimer2_datapath_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define ChipWaitTimer2_datapath_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define ChipWaitTimer2_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ChipWaitTimer2_datapath_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define ChipWaitTimer2_datapath_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define ChipWaitTimer2_datapath_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define ChipWaitTimer2_datapath_u1__A0_REG CYREG_B0_UDB03_A0
#define ChipWaitTimer2_datapath_u1__A1_REG CYREG_B0_UDB03_A1
#define ChipWaitTimer2_datapath_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define ChipWaitTimer2_datapath_u1__D0_REG CYREG_B0_UDB03_D0
#define ChipWaitTimer2_datapath_u1__D1_REG CYREG_B0_UDB03_D1
#define ChipWaitTimer2_datapath_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ChipWaitTimer2_datapath_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define ChipWaitTimer2_datapath_u1__F0_REG CYREG_B0_UDB03_F0
#define ChipWaitTimer2_datapath_u1__F1_REG CYREG_B0_UDB03_F1
#define ChipWaitTimer2_StsReg__0__MASK 0x01u
#define ChipWaitTimer2_StsReg__0__POS 0
#define ChipWaitTimer2_StsReg__1__MASK 0x02u
#define ChipWaitTimer2_StsReg__1__POS 1
#define ChipWaitTimer2_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ChipWaitTimer2_StsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define ChipWaitTimer2_StsReg__MASK 0x03u
#define ChipWaitTimer2_StsReg__MASK_REG CYREG_B0_UDB05_MSK
#define ChipWaitTimer2_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ChipWaitTimer2_StsReg__STATUS_REG CYREG_B0_UDB05_ST

/* ChipWaitTimer3 */
#define ChipWaitTimer3_datapath_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ChipWaitTimer3_datapath_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ChipWaitTimer3_datapath_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ChipWaitTimer3_datapath_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ChipWaitTimer3_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ChipWaitTimer3_datapath_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ChipWaitTimer3_datapath_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ChipWaitTimer3_datapath_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ChipWaitTimer3_datapath_u0__A0_REG CYREG_B0_UDB08_A0
#define ChipWaitTimer3_datapath_u0__A1_REG CYREG_B0_UDB08_A1
#define ChipWaitTimer3_datapath_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ChipWaitTimer3_datapath_u0__D0_REG CYREG_B0_UDB08_D0
#define ChipWaitTimer3_datapath_u0__D1_REG CYREG_B0_UDB08_D1
#define ChipWaitTimer3_datapath_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ChipWaitTimer3_datapath_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ChipWaitTimer3_datapath_u0__F0_REG CYREG_B0_UDB08_F0
#define ChipWaitTimer3_datapath_u0__F1_REG CYREG_B0_UDB08_F1
#define ChipWaitTimer3_datapath_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define ChipWaitTimer3_datapath_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define ChipWaitTimer3_datapath_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define ChipWaitTimer3_datapath_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define ChipWaitTimer3_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ChipWaitTimer3_datapath_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define ChipWaitTimer3_datapath_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define ChipWaitTimer3_datapath_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define ChipWaitTimer3_datapath_u1__A0_REG CYREG_B0_UDB09_A0
#define ChipWaitTimer3_datapath_u1__A1_REG CYREG_B0_UDB09_A1
#define ChipWaitTimer3_datapath_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define ChipWaitTimer3_datapath_u1__D0_REG CYREG_B0_UDB09_D0
#define ChipWaitTimer3_datapath_u1__D1_REG CYREG_B0_UDB09_D1
#define ChipWaitTimer3_datapath_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ChipWaitTimer3_datapath_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define ChipWaitTimer3_datapath_u1__F0_REG CYREG_B0_UDB09_F0
#define ChipWaitTimer3_datapath_u1__F1_REG CYREG_B0_UDB09_F1
#define ChipWaitTimer3_StsReg__0__MASK 0x01u
#define ChipWaitTimer3_StsReg__0__POS 0
#define ChipWaitTimer3_StsReg__1__MASK 0x02u
#define ChipWaitTimer3_StsReg__1__POS 1
#define ChipWaitTimer3_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ChipWaitTimer3_StsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define ChipWaitTimer3_StsReg__MASK 0x03u
#define ChipWaitTimer3_StsReg__MASK_REG CYREG_B1_UDB09_MSK
#define ChipWaitTimer3_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ChipWaitTimer3_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ChipWaitTimer3_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ChipWaitTimer3_StsReg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define ChipWaitTimer3_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define ChipWaitTimer3_StsReg__STATUS_REG CYREG_B1_UDB09_ST

/* ChipWaitTimer4 */
#define ChipWaitTimer4_datapath_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define ChipWaitTimer4_datapath_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define ChipWaitTimer4_datapath_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define ChipWaitTimer4_datapath_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define ChipWaitTimer4_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ChipWaitTimer4_datapath_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define ChipWaitTimer4_datapath_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define ChipWaitTimer4_datapath_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define ChipWaitTimer4_datapath_u0__A0_REG CYREG_B1_UDB06_A0
#define ChipWaitTimer4_datapath_u0__A1_REG CYREG_B1_UDB06_A1
#define ChipWaitTimer4_datapath_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define ChipWaitTimer4_datapath_u0__D0_REG CYREG_B1_UDB06_D0
#define ChipWaitTimer4_datapath_u0__D1_REG CYREG_B1_UDB06_D1
#define ChipWaitTimer4_datapath_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ChipWaitTimer4_datapath_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define ChipWaitTimer4_datapath_u0__F0_REG CYREG_B1_UDB06_F0
#define ChipWaitTimer4_datapath_u0__F1_REG CYREG_B1_UDB06_F1
#define ChipWaitTimer4_datapath_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ChipWaitTimer4_datapath_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ChipWaitTimer4_datapath_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ChipWaitTimer4_datapath_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ChipWaitTimer4_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ChipWaitTimer4_datapath_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ChipWaitTimer4_datapath_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ChipWaitTimer4_datapath_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ChipWaitTimer4_datapath_u1__A0_REG CYREG_B1_UDB07_A0
#define ChipWaitTimer4_datapath_u1__A1_REG CYREG_B1_UDB07_A1
#define ChipWaitTimer4_datapath_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ChipWaitTimer4_datapath_u1__D0_REG CYREG_B1_UDB07_D0
#define ChipWaitTimer4_datapath_u1__D1_REG CYREG_B1_UDB07_D1
#define ChipWaitTimer4_datapath_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ChipWaitTimer4_datapath_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ChipWaitTimer4_datapath_u1__F0_REG CYREG_B1_UDB07_F0
#define ChipWaitTimer4_datapath_u1__F1_REG CYREG_B1_UDB07_F1
#define ChipWaitTimer4_StsReg__0__MASK 0x01u
#define ChipWaitTimer4_StsReg__0__POS 0
#define ChipWaitTimer4_StsReg__1__MASK 0x02u
#define ChipWaitTimer4_StsReg__1__POS 1
#define ChipWaitTimer4_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ChipWaitTimer4_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define ChipWaitTimer4_StsReg__MASK 0x03u
#define ChipWaitTimer4_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define ChipWaitTimer4_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ChipWaitTimer4_StsReg__STATUS_REG CYREG_B1_UDB07_ST

/* ChipWaitTimer5 */
#define ChipWaitTimer5_datapath_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define ChipWaitTimer5_datapath_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define ChipWaitTimer5_datapath_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define ChipWaitTimer5_datapath_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define ChipWaitTimer5_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ChipWaitTimer5_datapath_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define ChipWaitTimer5_datapath_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define ChipWaitTimer5_datapath_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define ChipWaitTimer5_datapath_u0__A0_REG CYREG_B0_UDB06_A0
#define ChipWaitTimer5_datapath_u0__A1_REG CYREG_B0_UDB06_A1
#define ChipWaitTimer5_datapath_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define ChipWaitTimer5_datapath_u0__D0_REG CYREG_B0_UDB06_D0
#define ChipWaitTimer5_datapath_u0__D1_REG CYREG_B0_UDB06_D1
#define ChipWaitTimer5_datapath_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ChipWaitTimer5_datapath_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define ChipWaitTimer5_datapath_u0__F0_REG CYREG_B0_UDB06_F0
#define ChipWaitTimer5_datapath_u0__F1_REG CYREG_B0_UDB06_F1
#define ChipWaitTimer5_datapath_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ChipWaitTimer5_datapath_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ChipWaitTimer5_datapath_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define ChipWaitTimer5_datapath_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define ChipWaitTimer5_datapath_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define ChipWaitTimer5_datapath_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define ChipWaitTimer5_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ChipWaitTimer5_datapath_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define ChipWaitTimer5_datapath_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define ChipWaitTimer5_datapath_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define ChipWaitTimer5_datapath_u1__A0_REG CYREG_B0_UDB07_A0
#define ChipWaitTimer5_datapath_u1__A1_REG CYREG_B0_UDB07_A1
#define ChipWaitTimer5_datapath_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define ChipWaitTimer5_datapath_u1__D0_REG CYREG_B0_UDB07_D0
#define ChipWaitTimer5_datapath_u1__D1_REG CYREG_B0_UDB07_D1
#define ChipWaitTimer5_datapath_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ChipWaitTimer5_datapath_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define ChipWaitTimer5_datapath_u1__F0_REG CYREG_B0_UDB07_F0
#define ChipWaitTimer5_datapath_u1__F1_REG CYREG_B0_UDB07_F1
#define ChipWaitTimer5_StsReg__0__MASK 0x01u
#define ChipWaitTimer5_StsReg__0__POS 0
#define ChipWaitTimer5_StsReg__1__MASK 0x02u
#define ChipWaitTimer5_StsReg__1__POS 1
#define ChipWaitTimer5_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ChipWaitTimer5_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ChipWaitTimer5_StsReg__MASK 0x03u
#define ChipWaitTimer5_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define ChipWaitTimer5_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ChipWaitTimer5_StsReg__STATUS_REG CYREG_B0_UDB03_ST

/* ChipWaitTimer6 */
#define ChipWaitTimer6_datapath_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ChipWaitTimer6_datapath_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ChipWaitTimer6_datapath_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ChipWaitTimer6_datapath_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ChipWaitTimer6_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ChipWaitTimer6_datapath_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ChipWaitTimer6_datapath_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ChipWaitTimer6_datapath_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ChipWaitTimer6_datapath_u0__A0_REG CYREG_B1_UDB04_A0
#define ChipWaitTimer6_datapath_u0__A1_REG CYREG_B1_UDB04_A1
#define ChipWaitTimer6_datapath_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ChipWaitTimer6_datapath_u0__D0_REG CYREG_B1_UDB04_D0
#define ChipWaitTimer6_datapath_u0__D1_REG CYREG_B1_UDB04_D1
#define ChipWaitTimer6_datapath_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ChipWaitTimer6_datapath_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ChipWaitTimer6_datapath_u0__F0_REG CYREG_B1_UDB04_F0
#define ChipWaitTimer6_datapath_u0__F1_REG CYREG_B1_UDB04_F1
#define ChipWaitTimer6_datapath_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ChipWaitTimer6_datapath_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ChipWaitTimer6_datapath_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ChipWaitTimer6_datapath_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ChipWaitTimer6_datapath_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ChipWaitTimer6_datapath_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ChipWaitTimer6_datapath_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ChipWaitTimer6_datapath_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ChipWaitTimer6_datapath_u1__A0_REG CYREG_B1_UDB05_A0
#define ChipWaitTimer6_datapath_u1__A1_REG CYREG_B1_UDB05_A1
#define ChipWaitTimer6_datapath_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ChipWaitTimer6_datapath_u1__D0_REG CYREG_B1_UDB05_D0
#define ChipWaitTimer6_datapath_u1__D1_REG CYREG_B1_UDB05_D1
#define ChipWaitTimer6_datapath_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ChipWaitTimer6_datapath_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ChipWaitTimer6_datapath_u1__F0_REG CYREG_B1_UDB05_F0
#define ChipWaitTimer6_datapath_u1__F1_REG CYREG_B1_UDB05_F1
#define ChipWaitTimer6_StsReg__0__MASK 0x01u
#define ChipWaitTimer6_StsReg__0__POS 0
#define ChipWaitTimer6_StsReg__1__MASK 0x02u
#define ChipWaitTimer6_StsReg__1__POS 1
#define ChipWaitTimer6_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ChipWaitTimer6_StsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ChipWaitTimer6_StsReg__MASK 0x03u
#define ChipWaitTimer6_StsReg__MASK_REG CYREG_B0_UDB08_MSK
#define ChipWaitTimer6_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ChipWaitTimer6_StsReg__STATUS_REG CYREG_B0_UDB08_ST

/* ChipWaitTimer7 */
#define ChipWaitTimer7_datapath_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ChipWaitTimer7_datapath_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ChipWaitTimer7_datapath_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ChipWaitTimer7_datapath_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ChipWaitTimer7_datapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ChipWaitTimer7_datapath_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ChipWaitTimer7_datapath_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ChipWaitTimer7_datapath_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ChipWaitTimer7_datapath_u0__A0_REG CYREG_B1_UDB10_A0
#define ChipWaitTimer7_datapath_u0__A1_REG CYREG_B1_UDB10_A1
#define ChipWaitTimer7_datapath_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ChipWaitTimer7_datapath_u0__D0_REG CYREG_B1_UDB10_D0
#define ChipWaitTimer7_datapath_u0__D1_REG CYREG_B1_UDB10_D1
#define ChipWaitTimer7_datapath_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ChipWaitTimer7_datapath_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ChipWaitTimer7_datapath_u0__F0_REG CYREG_B1_UDB10_F0
#define ChipWaitTimer7_datapath_u0__F1_REG CYREG_B1_UDB10_F1
#define ChipWaitTimer7_datapath_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ChipWaitTimer7_datapath_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ChipWaitTimer7_datapath_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define ChipWaitTimer7_datapath_u1__A0_REG CYREG_B1_UDB11_A0
#define ChipWaitTimer7_datapath_u1__A1_REG CYREG_B1_UDB11_A1
#define ChipWaitTimer7_datapath_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define ChipWaitTimer7_datapath_u1__D0_REG CYREG_B1_UDB11_D0
#define ChipWaitTimer7_datapath_u1__D1_REG CYREG_B1_UDB11_D1
#define ChipWaitTimer7_datapath_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ChipWaitTimer7_datapath_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define ChipWaitTimer7_datapath_u1__F0_REG CYREG_B1_UDB11_F0
#define ChipWaitTimer7_datapath_u1__F1_REG CYREG_B1_UDB11_F1
#define ChipWaitTimer7_StsReg__0__MASK 0x01u
#define ChipWaitTimer7_StsReg__0__POS 0
#define ChipWaitTimer7_StsReg__1__MASK 0x02u
#define ChipWaitTimer7_StsReg__1__POS 1
#define ChipWaitTimer7_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ChipWaitTimer7_StsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define ChipWaitTimer7_StsReg__MASK 0x03u
#define ChipWaitTimer7_StsReg__MASK_REG CYREG_B1_UDB10_MSK
#define ChipWaitTimer7_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ChipWaitTimer7_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ChipWaitTimer7_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ChipWaitTimer7_StsReg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define ChipWaitTimer7_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define ChipWaitTimer7_StsReg__STATUS_REG CYREG_B1_UDB10_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
