

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'
================================================================
* Date:           Thu Dec 29 13:24:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_385_7  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       34|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       34|       92|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_6_fu_101_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln385_fu_95_p2  |      icmp|   0|  0|  20|          33|          33|
    |t_d0                 |    select|   0|  0|   4|           1|           4|
    |xor_ln386_fu_116_p2  |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          67|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5  |   9|          2|   32|         64|
    |i_fu_34               |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   65|        130|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_34      |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_385_7|  return value|
|sext_ln340_1  |   in|    9|     ap_none|                            sext_ln340_1|        scalar|
|phi_ln340_1   |   in|    1|     ap_none|                             phi_ln340_1|        scalar|
|p_read2_cast  |   in|    3|     ap_none|                            p_read2_cast|        scalar|
|p_read1       |   in|    4|     ap_none|                                 p_read1|        scalar|
|t_address0    |  out|    3|   ap_memory|                                       t|         array|
|t_ce0         |  out|    1|   ap_memory|                                       t|         array|
|t_we0         |  out|    1|   ap_memory|                                       t|         array|
|t_d0          |  out|    4|   ap_memory|                                       t|         array|
+--------------+-----+-----+------------+----------------------------------------+--------------+

