vendor_name = ModelSim
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/S1P1.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/DIVIDER.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/DISSEG.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/BTN_ARRAY.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/LIGHTARRAY.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/USER1.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/USER2.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/JUDGEMENT.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/SCANTRIGGER.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/GREENMEMORY.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/REDMEMORY.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/DEBOUNCING.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/COUNTER.vhd
source_file = 1, DIVIDER_SERIAL.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/DIVIDER_SERIAL.vwf
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tt/Desktop/DigLogicSrc/project/Rock-Paper-Scissor/src/db/S1P1.cbx.xml
design_name = DIVIDER
instance = comp, \CLK_IN~I\, CLK_IN, DIVIDER, 1
instance = comp, \F_512HZ~reg0\, F_512HZ~reg0, DIVIDER, 1
instance = comp, \F_256HZ~reg0\, F_256HZ~reg0, DIVIDER, 1
instance = comp, \F_128HZ~reg0\, F_128HZ~reg0, DIVIDER, 1
instance = comp, \F_64HZ~reg0\, F_64HZ~reg0, DIVIDER, 1
instance = comp, \F_32HZ~reg0\, F_32HZ~reg0, DIVIDER, 1
instance = comp, \F_16HZ~reg0\, F_16HZ~reg0, DIVIDER, 1
instance = comp, \F_8HZ~reg0\, F_8HZ~reg0, DIVIDER, 1
instance = comp, \F_4HZ~reg0\, F_4HZ~reg0, DIVIDER, 1
instance = comp, \F_2HZ~reg0\, F_2HZ~reg0, DIVIDER, 1
instance = comp, \F_1HZ~reg0\, F_1HZ~reg0, DIVIDER, 1
instance = comp, \F_1KHZ~I\, F_1KHZ, DIVIDER, 1
instance = comp, \F_512HZ~I\, F_512HZ, DIVIDER, 1
instance = comp, \F_256HZ~I\, F_256HZ, DIVIDER, 1
instance = comp, \F_128HZ~I\, F_128HZ, DIVIDER, 1
instance = comp, \F_64HZ~I\, F_64HZ, DIVIDER, 1
instance = comp, \F_32HZ~I\, F_32HZ, DIVIDER, 1
instance = comp, \F_16HZ~I\, F_16HZ, DIVIDER, 1
instance = comp, \F_8HZ~I\, F_8HZ, DIVIDER, 1
instance = comp, \F_4HZ~I\, F_4HZ, DIVIDER, 1
instance = comp, \F_2HZ~I\, F_2HZ, DIVIDER, 1
instance = comp, \F_1HZ~I\, F_1HZ, DIVIDER, 1
