
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7684
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 833.020 ; gain = 413.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/EE552_project/testbench.sv:222]
INFO: [Synth 8-6157] synthesizing module 'Channel' [C:/EE552_project/SystemVerilogCSP.sv:24]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter hsProtocol bound to: 1 - type: integer 
ERROR: [Synth 8-3892] undeclared type 'semaphore'  [C:/EE552_project/SystemVerilogCSP.sv:46]
ERROR: [Synth 8-6156] failed synthesizing module 'Channel' [C:/EE552_project/SystemVerilogCSP.sv:24]
ERROR: [Synth 8-6156] failed synthesizing module 'testbench' [C:/EE552_project/testbench.sv:222]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 934.305 ; gain = 514.430
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 21:44:35 2023...
