
Integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007250  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08007410  08007410  00008410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b60  08007b60  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  08007b60  08007b60  00008b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b68  08007b68  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b68  08007b68  00008b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b6c  08007b6c  00008b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08007b70  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000062c  20000060  08007bd0  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000068c  08007bd0  0000968c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a54  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f66  00000000  00000000  0001eae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00021a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e08  00000000  00000000  00022c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c317  00000000  00000000  00023a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181c6  00000000  00000000  0004fd8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104167  00000000  00000000  00067f55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016c0bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005000  00000000  00000000  0016c100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00171100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000060 	.word	0x20000060
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080073f8 	.word	0x080073f8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000064 	.word	0x20000064
 80001fc:	080073f8 	.word	0x080073f8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <addNewEntry>:


void pillsinit(){
	numPills = 0;
}
void addNewEntry(uint8_t dispenserNum, char * name, uint8_t dayofWeek, uint8_t hour, uint8_t min){
 8000590:	b590      	push	{r4, r7, lr}
 8000592:	b087      	sub	sp, #28
 8000594:	af00      	add	r7, sp, #0
 8000596:	6039      	str	r1, [r7, #0]
 8000598:	4611      	mov	r1, r2
 800059a:	461a      	mov	r2, r3
 800059c:	4603      	mov	r3, r0
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	460b      	mov	r3, r1
 80005a2:	71bb      	strb	r3, [r7, #6]
 80005a4:	4613      	mov	r3, r2
 80005a6:	717b      	strb	r3, [r7, #5]
	//uint8_t ID; uint8_t dispenserNum; char * name; uint8_t dayofWeek; uint8_t hour; uint8_t min; uint8_t taken;
	pillEntry wew = {numPills, dispenserNum, name, dayofWeek, hour, min, 1};
 80005a8:	4b15      	ldr	r3, [pc, #84]	@ (8000600 <addNewEntry+0x70>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	733b      	strb	r3, [r7, #12]
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	737b      	strb	r3, [r7, #13]
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	613b      	str	r3, [r7, #16]
 80005b6:	79bb      	ldrb	r3, [r7, #6]
 80005b8:	753b      	strb	r3, [r7, #20]
 80005ba:	797b      	ldrb	r3, [r7, #5]
 80005bc:	757b      	strb	r3, [r7, #21]
 80005be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80005c2:	75bb      	strb	r3, [r7, #22]
 80005c4:	2301      	movs	r3, #1
 80005c6:	75fb      	strb	r3, [r7, #23]
	pillList[numPills] = wew;
 80005c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000600 <addNewEntry+0x70>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000604 <addNewEntry+0x74>)
 80005d0:	460b      	mov	r3, r1
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	440b      	add	r3, r1
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	4413      	add	r3, r2
 80005da:	461c      	mov	r4, r3
 80005dc:	f107 030c 	add.w	r3, r7, #12
 80005e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	numPills++;
 80005e8:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <addNewEntry+0x70>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	3301      	adds	r3, #1
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <addNewEntry+0x70>)
 80005f2:	701a      	strb	r2, [r3, #0]
	sortEntries();
 80005f4:	f000 f808 	bl	8000608 <sortEntries>
	//update_next_pill_idx(DS1307_GetDayOfWeek, DS1307_GetHour, DS1307_GetMinute);
}
 80005f8:	bf00      	nop
 80005fa:	371c      	adds	r7, #28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd90      	pop	{r4, r7, pc}
 8000600:	2000007c 	.word	0x2000007c
 8000604:	20000080 	.word	0x20000080

08000608 <sortEntries>:

void sortEntries(){
 8000608:	b5b0      	push	{r4, r5, r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af02      	add	r7, sp, #8
	uint8_t i = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	73bb      	strb	r3, [r7, #14]
	uint8_t minimum_idx = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	737b      	strb	r3, [r7, #13]

	//WOOOO SELECTION SORT MY BELOVED!!!!
	for (i = 0; i < numPills; i++){
 800061a:	2300      	movs	r3, #0
 800061c:	73fb      	strb	r3, [r7, #15]
 800061e:	e060      	b.n	80006e2 <sortEntries+0xda>
		minimum_idx = i;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	737b      	strb	r3, [r7, #13]
		for (j = i + 1; j < numPills; j++){
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	3301      	adds	r3, #1
 8000628:	73bb      	strb	r3, [r7, #14]
 800062a:	e01f      	b.n	800066c <sortEntries+0x64>
			if (compPillEntry(pillList[j], pillList[minimum_idx])){
 800062c:	7bba      	ldrb	r2, [r7, #14]
 800062e:	7b79      	ldrb	r1, [r7, #13]
 8000630:	4831      	ldr	r0, [pc, #196]	@ (80006f8 <sortEntries+0xf0>)
 8000632:	460b      	mov	r3, r1
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	440b      	add	r3, r1
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	18c4      	adds	r4, r0, r3
 800063c:	492e      	ldr	r1, [pc, #184]	@ (80006f8 <sortEntries+0xf0>)
 800063e:	4613      	mov	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	4413      	add	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	18ca      	adds	r2, r1, r3
 8000648:	466d      	mov	r5, sp
 800064a:	1d23      	adds	r3, r4, #4
 800064c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000650:	e885 0003 	stmia.w	r5, {r0, r1}
 8000654:	6823      	ldr	r3, [r4, #0]
 8000656:	ca07      	ldmia	r2, {r0, r1, r2}
 8000658:	f000 f852 	bl	8000700 <compPillEntry>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <sortEntries+0x5e>
				minimum_idx = j;
 8000662:	7bbb      	ldrb	r3, [r7, #14]
 8000664:	737b      	strb	r3, [r7, #13]
		for (j = i + 1; j < numPills; j++){
 8000666:	7bbb      	ldrb	r3, [r7, #14]
 8000668:	3301      	adds	r3, #1
 800066a:	73bb      	strb	r3, [r7, #14]
 800066c:	4b23      	ldr	r3, [pc, #140]	@ (80006fc <sortEntries+0xf4>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	7bba      	ldrb	r2, [r7, #14]
 8000672:	429a      	cmp	r2, r3
 8000674:	d3da      	bcc.n	800062c <sortEntries+0x24>
			}
		}
		pillEntry temp = pillList[i];
 8000676:	7bfa      	ldrb	r2, [r7, #15]
 8000678:	491f      	ldr	r1, [pc, #124]	@ (80006f8 <sortEntries+0xf0>)
 800067a:	4613      	mov	r3, r2
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	4413      	add	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	18ca      	adds	r2, r1, r3
 8000684:	463b      	mov	r3, r7
 8000686:	ca07      	ldmia	r2, {r0, r1, r2}
 8000688:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		pillList[i] = pillList[minimum_idx];
 800068c:	7b7a      	ldrb	r2, [r7, #13]
 800068e:	7bf9      	ldrb	r1, [r7, #15]
 8000690:	4819      	ldr	r0, [pc, #100]	@ (80006f8 <sortEntries+0xf0>)
 8000692:	460b      	mov	r3, r1
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	440b      	add	r3, r1
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	4418      	add	r0, r3
 800069c:	4916      	ldr	r1, [pc, #88]	@ (80006f8 <sortEntries+0xf0>)
 800069e:	4613      	mov	r3, r2
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	4413      	add	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	18ca      	adds	r2, r1, r3
 80006a8:	4603      	mov	r3, r0
 80006aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80006ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		pillList[minimum_idx] = temp;
 80006b0:	7b7a      	ldrb	r2, [r7, #13]
 80006b2:	4911      	ldr	r1, [pc, #68]	@ (80006f8 <sortEntries+0xf0>)
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	440b      	add	r3, r1
 80006be:	461c      	mov	r4, r3
 80006c0:	463b      	mov	r3, r7
 80006c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80006c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		pillList[i].ID = i;
 80006ca:	7bfa      	ldrb	r2, [r7, #15]
 80006cc:	490a      	ldr	r1, [pc, #40]	@ (80006f8 <sortEntries+0xf0>)
 80006ce:	4613      	mov	r3, r2
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	4413      	add	r3, r2
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	440b      	add	r3, r1
 80006d8:	7bfa      	ldrb	r2, [r7, #15]
 80006da:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < numPills; i++){
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	3301      	adds	r3, #1
 80006e0:	73fb      	strb	r3, [r7, #15]
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <sortEntries+0xf4>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	7bfa      	ldrb	r2, [r7, #15]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d399      	bcc.n	8000620 <sortEntries+0x18>

	}
}
 80006ec:	bf00      	nop
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bdb0      	pop	{r4, r5, r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20000080 	.word	0x20000080
 80006fc:	2000007c 	.word	0x2000007c

08000700 <compPillEntry>:

//returns 1 if lhs is less than rhs
uint8_t compPillEntry(pillEntry lhs, pillEntry rhs){
 8000700:	b082      	sub	sp, #8
 8000702:	b490      	push	{r4, r7}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	1d3c      	adds	r4, r7, #4
 800070a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800070e:	61fb      	str	r3, [r7, #28]

	if (!(lhs.dayofWeek == rhs.dayofWeek)){
 8000710:	7b3a      	ldrb	r2, [r7, #12]
 8000712:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000716:	429a      	cmp	r2, r3
 8000718:	d008      	beq.n	800072c <compPillEntry+0x2c>
		return lhs.dayofWeek < rhs.dayofWeek;
 800071a:	7b3a      	ldrb	r2, [r7, #12]
 800071c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000720:	429a      	cmp	r2, r3
 8000722:	bf34      	ite	cc
 8000724:	2301      	movcc	r3, #1
 8000726:	2300      	movcs	r3, #0
 8000728:	b2db      	uxtb	r3, r3
 800072a:	e01c      	b.n	8000766 <compPillEntry+0x66>
	}

	if (!(lhs.hour == rhs.hour)){
 800072c:	7b7a      	ldrb	r2, [r7, #13]
 800072e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000732:	429a      	cmp	r2, r3
 8000734:	d008      	beq.n	8000748 <compPillEntry+0x48>
		return lhs.hour < rhs.hour;
 8000736:	7b7a      	ldrb	r2, [r7, #13]
 8000738:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800073c:	429a      	cmp	r2, r3
 800073e:	bf34      	ite	cc
 8000740:	2301      	movcc	r3, #1
 8000742:	2300      	movcs	r3, #0
 8000744:	b2db      	uxtb	r3, r3
 8000746:	e00e      	b.n	8000766 <compPillEntry+0x66>
	}

	if (!(lhs.min == rhs.min)){
 8000748:	7bba      	ldrb	r2, [r7, #14]
 800074a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800074e:	429a      	cmp	r2, r3
 8000750:	d008      	beq.n	8000764 <compPillEntry+0x64>
		return lhs.min < rhs.min;
 8000752:	7bba      	ldrb	r2, [r7, #14]
 8000754:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000758:	429a      	cmp	r2, r3
 800075a:	bf34      	ite	cc
 800075c:	2301      	movcc	r3, #1
 800075e:	2300      	movcs	r3, #0
 8000760:	b2db      	uxtb	r3, r3
 8000762:	e000      	b.n	8000766 <compPillEntry+0x66>
	}

	return 0;
 8000764:	2300      	movs	r3, #0
}
 8000766:	4618      	mov	r0, r3
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bc90      	pop	{r4, r7}
 800076e:	b002      	add	sp, #8
 8000770:	4770      	bx	lr
	...

08000774 <testTouch>:

	return;
}


void testTouch(){
 8000774:	b580      	push	{r7, lr}
 8000776:	b090      	sub	sp, #64	@ 0x40
 8000778:	af02      	add	r7, sp, #8
	fillScreen(ILI9488_WHITE);
 800077a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800077e:	f000 fb8f 	bl	8000ea0 <fillScreen>
	uint16_t touchX = 0, touchY = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000786:	2300      	movs	r3, #0
 8000788:	86bb      	strh	r3, [r7, #52]	@ 0x34
	touchX = getX();
 800078a:	f001 fe49 	bl	8002420 <getX>
 800078e:	4603      	mov	r3, r0
 8000790:	86fb      	strh	r3, [r7, #54]	@ 0x36
	touchY = getY();
 8000792:	f001 fe4f 	bl	8002434 <getY>
 8000796:	4603      	mov	r3, r0
 8000798:	86bb      	strh	r3, [r7, #52]	@ 0x34
	char weee[50];
	sprintf(weee, "X = %i, Y = %i", touchX, touchY);
 800079a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800079c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800079e:	4638      	mov	r0, r7
 80007a0:	4908      	ldr	r1, [pc, #32]	@ (80007c4 <testTouch+0x50>)
 80007a2:	f006 f989 	bl	8006ab8 <siprintf>
	ILI9488_printText(weee, 10,10,ILI9488_BLACK, ILI9488_WHITE, 1);
 80007a6:	4638      	mov	r0, r7
 80007a8:	2301      	movs	r3, #1
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2300      	movs	r3, #0
 80007b4:	220a      	movs	r2, #10
 80007b6:	210a      	movs	r1, #10
 80007b8:	f000 fe90 	bl	80014dc <ILI9488_printText>

}
 80007bc:	bf00      	nop
 80007be:	3738      	adds	r7, #56	@ 0x38
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	08007438 	.word	0x08007438

080007c8 <DS1307_Init>:
	
/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 80007d0:	4a04      	ldr	r2, [pc, #16]	@ (80007e4 <DS1307_Init+0x1c>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 80007d6:	2000      	movs	r0, #0
 80007d8:	f000 f806 	bl	80007e8 <DS1307_SetClockHalt>
}
 80007dc:	bf00      	nop
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	200002d8 	.word	0x200002d8

080007e8 <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <DS1307_SetClockHalt+0x14>
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	e000      	b.n	80007fe <DS1307_SetClockHalt+0x16>
 80007fc:	2300      	movs	r3, #0
 80007fe:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 8000800:	2000      	movs	r0, #0
 8000802:	f000 f83d 	bl	8000880 <DS1307_GetRegByte>
 8000806:	4603      	mov	r3, r0
 8000808:	b25b      	sxtb	r3, r3
 800080a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800080e:	b25a      	sxtb	r2, r3
 8000810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000814:	4313      	orrs	r3, r2
 8000816:	b25b      	sxtb	r3, r3
 8000818:	b2db      	uxtb	r3, r3
 800081a:	4619      	mov	r1, r3
 800081c:	2000      	movs	r0, #0
 800081e:	f000 f811 	bl	8000844 <DS1307_SetRegByte>
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <DS1307_GetClockHalt>:

/**
 * @brief Gets clock halt bit.
 * @return Clock halt bit, 0 or 1.
 */
uint8_t DS1307_GetClockHalt(void) {
 800082a:	b580      	push	{r7, lr}
 800082c:	af00      	add	r7, sp, #0
	return (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x80) >> 7;
 800082e:	2000      	movs	r0, #0
 8000830:	f000 f826 	bl	8000880 <DS1307_GetRegByte>
 8000834:	4603      	mov	r3, r0
 8000836:	11db      	asrs	r3, r3, #7
 8000838:	b2db      	uxtb	r3, r3
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
}
 8000840:	4618      	mov	r0, r3
 8000842:	bd80      	pop	{r7, pc}

08000844 <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b086      	sub	sp, #24
 8000848:	af02      	add	r7, sp, #8
 800084a:	4603      	mov	r3, r0
 800084c:	460a      	mov	r2, r1
 800084e:	71fb      	strb	r3, [r7, #7]
 8000850:	4613      	mov	r3, r2
 8000852:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	733b      	strb	r3, [r7, #12]
 8000858:	79bb      	ldrb	r3, [r7, #6]
 800085a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <DS1307_SetRegByte+0x38>)
 800085e:	6818      	ldr	r0, [r3, #0]
 8000860:	f107 020c 	add.w	r2, r7, #12
 8000864:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	2302      	movs	r3, #2
 800086c:	21d0      	movs	r1, #208	@ 0xd0
 800086e:	f002 f9d9 	bl	8002c24 <HAL_I2C_Master_Transmit>
}
 8000872:	bf00      	nop
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200002d8 	.word	0x200002d8

08000880 <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af02      	add	r7, sp, #8
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 800088a:	4b0d      	ldr	r3, [pc, #52]	@ (80008c0 <DS1307_GetRegByte+0x40>)
 800088c:	6818      	ldr	r0, [r3, #0]
 800088e:	1dfa      	adds	r2, r7, #7
 8000890:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	2301      	movs	r3, #1
 8000898:	21d0      	movs	r1, #208	@ 0xd0
 800089a:	f002 f9c3 	bl	8002c24 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <DS1307_GetRegByte+0x40>)
 80008a0:	6818      	ldr	r0, [r3, #0]
 80008a2:	f107 020f 	add.w	r2, r7, #15
 80008a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	2301      	movs	r3, #1
 80008ae:	21d0      	movs	r1, #208	@ 0xd0
 80008b0:	f002 fad0 	bl	8002e54 <HAL_I2C_Master_Receive>
	return val;
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200002d8 	.word	0x200002d8

080008c4 <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 80008c8:	2002      	movs	r0, #2
 80008ca:	f7ff ffd9 	bl	8000880 <DS1307_GetRegByte>
 80008ce:	4603      	mov	r3, r0
 80008d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f8a4 	bl	8000a24 <DS1307_DecodeBCD>
 80008dc:	4603      	mov	r3, r0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <DS1307_SetDayOfWeek>:

/**
 * @brief Sets the current day of week.
 * @param dayOfWeek Days since last Sunday, 0 to 6.
 */
void DS1307_SetDayOfWeek(uint8_t dayOfWeek) {
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	4603      	mov	r3, r0
 80008ea:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_DOW, DS1307_EncodeBCD(dayOfWeek));
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f8b2 	bl	8000a58 <DS1307_EncodeBCD>
 80008f4:	4603      	mov	r3, r0
 80008f6:	4619      	mov	r1, r3
 80008f8:	2003      	movs	r0, #3
 80008fa:	f7ff ffa3 	bl	8000844 <DS1307_SetRegByte>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <DS1307_SetDate>:

/**
 * @brief Sets the current day of month.
 * @param date Day of month, 1 to 31.
 */
void DS1307_SetDate(uint8_t date) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	4603      	mov	r3, r0
 800090e:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_DATE, DS1307_EncodeBCD(date));
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 f8a0 	bl	8000a58 <DS1307_EncodeBCD>
 8000918:	4603      	mov	r3, r0
 800091a:	4619      	mov	r1, r3
 800091c:	2004      	movs	r0, #4
 800091e:	f7ff ff91 	bl	8000844 <DS1307_SetRegByte>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <DS1307_SetMonth>:

/**
 * @brief Sets the current month.
 * @param month Month, 1 to 12.
 */
void DS1307_SetMonth(uint8_t month) {
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	4603      	mov	r3, r0
 8000932:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MONTH, DS1307_EncodeBCD(month));
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	4618      	mov	r0, r3
 8000938:	f000 f88e 	bl	8000a58 <DS1307_EncodeBCD>
 800093c:	4603      	mov	r3, r0
 800093e:	4619      	mov	r1, r3
 8000940:	2005      	movs	r0, #5
 8000942:	f7ff ff7f 	bl	8000844 <DS1307_SetRegByte>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <DS1307_SetYear>:

/**
 * @brief Sets the current year.
 * @param year Year, 2000 to 2099.
 */
void DS1307_SetYear(uint16_t year) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
	DS1307_SetRegByte(DS1307_REG_CENT, year / 100);
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	4a10      	ldr	r2, [pc, #64]	@ (80009a0 <DS1307_SetYear+0x50>)
 800095e:	fba2 2303 	umull	r2, r3, r2, r3
 8000962:	095b      	lsrs	r3, r3, #5
 8000964:	b29b      	uxth	r3, r3
 8000966:	b2db      	uxtb	r3, r3
 8000968:	4619      	mov	r1, r3
 800096a:	2010      	movs	r0, #16
 800096c:	f7ff ff6a 	bl	8000844 <DS1307_SetRegByte>
	DS1307_SetRegByte(DS1307_REG_YEAR, DS1307_EncodeBCD(year % 100));
 8000970:	88fb      	ldrh	r3, [r7, #6]
 8000972:	4a0b      	ldr	r2, [pc, #44]	@ (80009a0 <DS1307_SetYear+0x50>)
 8000974:	fba2 1203 	umull	r1, r2, r2, r3
 8000978:	0952      	lsrs	r2, r2, #5
 800097a:	2164      	movs	r1, #100	@ 0x64
 800097c:	fb01 f202 	mul.w	r2, r1, r2
 8000980:	1a9b      	subs	r3, r3, r2
 8000982:	b29b      	uxth	r3, r3
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f000 f866 	bl	8000a58 <DS1307_EncodeBCD>
 800098c:	4603      	mov	r3, r0
 800098e:	4619      	mov	r1, r3
 8000990:	2006      	movs	r0, #6
 8000992:	f7ff ff57 	bl	8000844 <DS1307_SetRegByte>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	51eb851f 	.word	0x51eb851f

080009a4 <DS1307_SetHour>:

/**
 * @brief Sets the current hour, in 24h format.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 */
void DS1307_SetHour(uint8_t hour_24mode) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_HOUR, DS1307_EncodeBCD(hour_24mode & 0x3f));
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 f84e 	bl	8000a58 <DS1307_EncodeBCD>
 80009bc:	4603      	mov	r3, r0
 80009be:	4619      	mov	r1, r3
 80009c0:	2002      	movs	r0, #2
 80009c2:	f7ff ff3f 	bl	8000844 <DS1307_SetRegByte>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}

080009ce <DS1307_SetMinute>:

/**
 * @brief Sets the current minute.
 * @param minute Minute, 0 to 59.
 */
void DS1307_SetMinute(uint8_t minute) {
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b082      	sub	sp, #8
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	4603      	mov	r3, r0
 80009d6:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MINUTE, DS1307_EncodeBCD(minute));
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	4618      	mov	r0, r3
 80009dc:	f000 f83c 	bl	8000a58 <DS1307_EncodeBCD>
 80009e0:	4603      	mov	r3, r0
 80009e2:	4619      	mov	r1, r3
 80009e4:	2001      	movs	r0, #1
 80009e6:	f7ff ff2d 	bl	8000844 <DS1307_SetRegByte>
}
 80009ea:	bf00      	nop
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <DS1307_SetSecond>:

/**
 * @brief Sets the current second.
 * @param second Second, 0 to 59.
 */
void DS1307_SetSecond(uint8_t second) {
 80009f2:	b580      	push	{r7, lr}
 80009f4:	b084      	sub	sp, #16
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	4603      	mov	r3, r0
 80009fa:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = DS1307_GetClockHalt();
 80009fc:	f7ff ff15 	bl	800082a <DS1307_GetClockHalt>
 8000a00:	4603      	mov	r3, r0
 8000a02:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, DS1307_EncodeBCD(second | ch));
 8000a04:	79fa      	ldrb	r2, [r7, #7]
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 f823 	bl	8000a58 <DS1307_EncodeBCD>
 8000a12:	4603      	mov	r3, r0
 8000a14:	4619      	mov	r1, r3
 8000a16:	2000      	movs	r0, #0
 8000a18:	f7ff ff14 	bl	8000844 <DS1307_SetRegByte>
}
 8000a1c:	bf00      	nop
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	091b      	lsrs	r3, r3, #4
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	0092      	lsls	r2, r2, #2
 8000a38:	4413      	add	r3, r2
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f003 030f 	and.w	r3, r3, #15
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4413      	add	r3, r2
 8000a48:	b2db      	uxtb	r3, r3
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <DS1307_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS1307_EncodeBCD(uint8_t dec) {
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
	return (dec % 10 + ((dec / 10) << 4));
 8000a62:	79fa      	ldrb	r2, [r7, #7]
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <DS1307_EncodeBCD+0x40>)
 8000a66:	fba3 1302 	umull	r1, r3, r3, r2
 8000a6a:	08d9      	lsrs	r1, r3, #3
 8000a6c:	460b      	mov	r3, r1
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	440b      	add	r3, r1
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	4907      	ldr	r1, [pc, #28]	@ (8000a98 <DS1307_EncodeBCD+0x40>)
 8000a7c:	fba1 1303 	umull	r1, r3, r1, r3
 8000a80:	08db      	lsrs	r3, r3, #3
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	011b      	lsls	r3, r3, #4
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	4413      	add	r3, r2
 8000a8a:	b2db      	uxtb	r3, r3
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	cccccccd 	.word	0xcccccccd

08000a9c <ILI9488_SendCommand>:
  //while((SPI1->SR & SPI_SR_TXE) == RESET);
  SPI1->DR = data;
}
//1. Write Command to LCD
void ILI9488_SendCommand(uint8_t com)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
	DC_COMMAND();
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2140      	movs	r1, #64	@ 0x40
 8000aae:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <ILI9488_SendCommand+0x44>)
 8000ab0:	f002 f804 	bl	8002abc <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <ILI9488_SendCommand+0x44>)
 8000aba:	f001 ffff 	bl	8002abc <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi2, &tmpCmd, 1, 1);
 8000abe:	f107 010f 	add.w	r1, r7, #15
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4807      	ldr	r0, [pc, #28]	@ (8000ae4 <ILI9488_SendCommand+0x48>)
 8000ac8:	f004 fb3b 	bl	8005142 <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 8000acc:	2201      	movs	r2, #1
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4803      	ldr	r0, [pc, #12]	@ (8000ae0 <ILI9488_SendCommand+0x44>)
 8000ad2:	f001 fff3 	bl	8002abc <HAL_GPIO_WritePin>
	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	48000c00 	.word	0x48000c00
 8000ae4:	20000348 	.word	0x20000348

08000ae8 <ILI9488_SendData>:

//2. Write data to LCD
void ILI9488_SendData(uint8_t data)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4603      	mov	r3, r0
 8000af0:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	//HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
	DC_DATA();
 8000af6:	2201      	movs	r2, #1
 8000af8:	2140      	movs	r1, #64	@ 0x40
 8000afa:	480c      	ldr	r0, [pc, #48]	@ (8000b2c <ILI9488_SendData+0x44>)
 8000afc:	f001 ffde 	bl	8002abc <HAL_GPIO_WritePin>
	//Put CS LOW
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
	CS_A();
 8000b00:	2200      	movs	r2, #0
 8000b02:	2101      	movs	r1, #1
 8000b04:	4809      	ldr	r0, [pc, #36]	@ (8000b2c <ILI9488_SendData+0x44>)
 8000b06:	f001 ffd9 	bl	8002abc <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&hspi2, &tmpCmd, 1, 1);
 8000b0a:	f107 010f 	add.w	r1, r7, #15
 8000b0e:	2301      	movs	r3, #1
 8000b10:	2201      	movs	r2, #1
 8000b12:	4807      	ldr	r0, [pc, #28]	@ (8000b30 <ILI9488_SendData+0x48>)
 8000b14:	f004 fb15 	bl	8005142 <HAL_SPI_Transmit>
	//SendByte(tmpCmd);
	//WaitLastData();
	CS_D();
 8000b18:	2201      	movs	r2, #1
 8000b1a:	2101      	movs	r1, #1
 8000b1c:	4803      	ldr	r0, [pc, #12]	@ (8000b2c <ILI9488_SendData+0x44>)
 8000b1e:	f001 ffcd 	bl	8002abc <HAL_GPIO_WritePin>

	//Bring CS HIGH
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	48000c00 	.word	0x48000c00
 8000b30:	20000348 	.word	0x20000348

08000b34 <ILI9488_SendData_Multi>:
//2.2 Write multiple/DMA
void ILI9488_SendData_Multi(uint8_t *buff, size_t buff_size){
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
	DC_DATA();
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2140      	movs	r1, #64	@ 0x40
 8000b42:	4815      	ldr	r0, [pc, #84]	@ (8000b98 <ILI9488_SendData_Multi+0x64>)
 8000b44:	f001 ffba 	bl	8002abc <HAL_GPIO_WritePin>
	    buff++;
	  }

	  WaitLastData();
	  CS_D();*/
	CS_A();
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	4812      	ldr	r0, [pc, #72]	@ (8000b98 <ILI9488_SendData_Multi+0x64>)
 8000b4e:	f001 ffb5 	bl	8002abc <HAL_GPIO_WritePin>
	while (buff_size > 0){
 8000b52:	e015      	b.n	8000b80 <ILI9488_SendData_Multi+0x4c>
		uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b5a:	bf28      	it	cs
 8000b5c:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000b60:	81fb      	strh	r3, [r7, #14]
		HAL_SPI_Transmit(&hspi2, buff, chunk_size, HAL_MAX_DELAY);
 8000b62:	89fa      	ldrh	r2, [r7, #14]
 8000b64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b68:	6879      	ldr	r1, [r7, #4]
 8000b6a:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <ILI9488_SendData_Multi+0x68>)
 8000b6c:	f004 fae9 	bl	8005142 <HAL_SPI_Transmit>
		buff += chunk_size;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	4413      	add	r3, r2
 8000b76:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8000b78:	89fb      	ldrh	r3, [r7, #14]
 8000b7a:	683a      	ldr	r2, [r7, #0]
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	603b      	str	r3, [r7, #0]
	while (buff_size > 0){
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d1e6      	bne.n	8000b54 <ILI9488_SendData_Multi+0x20>
	}
	CS_D();
 8000b86:	2201      	movs	r2, #1
 8000b88:	2101      	movs	r1, #1
 8000b8a:	4803      	ldr	r0, [pc, #12]	@ (8000b98 <ILI9488_SendData_Multi+0x64>)
 8000b8c:	f001 ff96 	bl	8002abc <HAL_GPIO_WritePin>
}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	48000c00 	.word	0x48000c00
 8000b9c:	20000348 	.word	0x20000348

08000ba0 <ILI9488_Init>:
	//HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}*/

//void ILI9488_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT, uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN, GPIO_TypeDef *resetPORT, uint16_t resetPIN)
void ILI9488_Init()
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	 RST_A();
	 HAL_Delay(10);
	 RST_D();
	 //HAL_GPIO_WritePin(tftRESET_GPIO, tftRESET_PIN, GPIO_PIN_SET);  //Turn LCD ON*/
	//SPI1->CR1 |= SPI_CR1_SPE;
	CS_D();
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	486c      	ldr	r0, [pc, #432]	@ (8000d5c <ILI9488_Init+0x1bc>)
 8000baa:	f001 ff87 	bl	8002abc <HAL_GPIO_WritePin>
	RST_A();
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2180      	movs	r1, #128	@ 0x80
 8000bb2:	486a      	ldr	r0, [pc, #424]	@ (8000d5c <ILI9488_Init+0x1bc>)
 8000bb4:	f001 ff82 	bl	8002abc <HAL_GPIO_WritePin>
		 HAL_Delay(10);
 8000bb8:	200a      	movs	r0, #10
 8000bba:	f001 fce3 	bl	8002584 <HAL_Delay>
		 RST_D();
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2180      	movs	r1, #128	@ 0x80
 8000bc2:	4866      	ldr	r0, [pc, #408]	@ (8000d5c <ILI9488_Init+0x1bc>)
 8000bc4:	f001 ff7a 	bl	8002abc <HAL_GPIO_WritePin>
	 width=ILI9488_TFTWIDTH;
 8000bc8:	4b65      	ldr	r3, [pc, #404]	@ (8000d60 <ILI9488_Init+0x1c0>)
 8000bca:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000bce:	801a      	strh	r2, [r3, #0]
	 height=ILI9488_TFTHEIGHT;
 8000bd0:	4b64      	ldr	r3, [pc, #400]	@ (8000d64 <ILI9488_Init+0x1c4>)
 8000bd2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000bd6:	801a      	strh	r2, [r3, #0]
	 //CS_A();
	 ILI9488_SendCommand(0xE0);
 8000bd8:	20e0      	movs	r0, #224	@ 0xe0
 8000bda:	f7ff ff5f 	bl	8000a9c <ILI9488_SendCommand>
	 ILI9488_SendData(0x00);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f7ff ff82 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x03);
 8000be4:	2003      	movs	r0, #3
 8000be6:	f7ff ff7f 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000bea:	2009      	movs	r0, #9
 8000bec:	f7ff ff7c 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 8000bf0:	2008      	movs	r0, #8
 8000bf2:	f7ff ff79 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000bf6:	2016      	movs	r0, #22
 8000bf8:	f7ff ff76 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 8000bfc:	200a      	movs	r0, #10
 8000bfe:	f7ff ff73 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x3F);
 8000c02:	203f      	movs	r0, #63	@ 0x3f
 8000c04:	f7ff ff70 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x78);
 8000c08:	2078      	movs	r0, #120	@ 0x78
 8000c0a:	f7ff ff6d 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x4C);
 8000c0e:	204c      	movs	r0, #76	@ 0x4c
 8000c10:	f7ff ff6a 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x09);
 8000c14:	2009      	movs	r0, #9
 8000c16:	f7ff ff67 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x0A);
 8000c1a:	200a      	movs	r0, #10
 8000c1c:	f7ff ff64 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x08);
 8000c20:	2008      	movs	r0, #8
 8000c22:	f7ff ff61 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x16);
 8000c26:	2016      	movs	r0, #22
 8000c28:	f7ff ff5e 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x1A);
 8000c2c:	201a      	movs	r0, #26
 8000c2e:	f7ff ff5b 	bl	8000ae8 <ILI9488_SendData>
	 ILI9488_SendData(0x0F);
 8000c32:	200f      	movs	r0, #15
 8000c34:	f7ff ff58 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE1);
 8000c38:	20e1      	movs	r0, #225	@ 0xe1
 8000c3a:	f7ff ff2f 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f7ff ff52 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x16);
 8000c44:	2016      	movs	r0, #22
 8000c46:	f7ff ff4f 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x19);
 8000c4a:	2019      	movs	r0, #25
 8000c4c:	f7ff ff4c 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x03);
 8000c50:	2003      	movs	r0, #3
 8000c52:	f7ff ff49 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 8000c56:	200f      	movs	r0, #15
 8000c58:	f7ff ff46 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x05);
 8000c5c:	2005      	movs	r0, #5
 8000c5e:	f7ff ff43 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x32);
 8000c62:	2032      	movs	r0, #50	@ 0x32
 8000c64:	f7ff ff40 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x45);
 8000c68:	2045      	movs	r0, #69	@ 0x45
 8000c6a:	f7ff ff3d 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x46);
 8000c6e:	2046      	movs	r0, #70	@ 0x46
 8000c70:	f7ff ff3a 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x04);
 8000c74:	2004      	movs	r0, #4
 8000c76:	f7ff ff37 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x0E);
 8000c7a:	200e      	movs	r0, #14
 8000c7c:	f7ff ff34 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x0D);
 8000c80:	200d      	movs	r0, #13
 8000c82:	f7ff ff31 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x35);
 8000c86:	2035      	movs	r0, #53	@ 0x35
 8000c88:	f7ff ff2e 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x37);
 8000c8c:	2037      	movs	r0, #55	@ 0x37
 8000c8e:	f7ff ff2b 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x0F);
 8000c92:	200f      	movs	r0, #15
 8000c94:	f7ff ff28 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XC0);      //Power Control 1
 8000c98:	20c0      	movs	r0, #192	@ 0xc0
 8000c9a:	f7ff feff 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x17);    //Vreg1out
 8000c9e:	2017      	movs	r0, #23
 8000ca0:	f7ff ff22 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x15);    //Verg2out
 8000ca4:	2015      	movs	r0, #21
 8000ca6:	f7ff ff1f 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC1);      //Power Control 2
 8000caa:	20c1      	movs	r0, #193	@ 0xc1
 8000cac:	f7ff fef6 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x41);    //VGH,VGL
 8000cb0:	2041      	movs	r0, #65	@ 0x41
 8000cb2:	f7ff ff19 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xC5);      //Power Control 3
 8000cb6:	20c5      	movs	r0, #197	@ 0xc5
 8000cb8:	f7ff fef0 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f7ff ff13 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x12);    //Vcom
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f7ff ff10 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x80);
 8000cc8:	2080      	movs	r0, #128	@ 0x80
 8000cca:	f7ff ff0d 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x36);      //Memory Access
 8000cce:	2036      	movs	r0, #54	@ 0x36
 8000cd0:	f7ff fee4 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x48);
 8000cd4:	2048      	movs	r0, #72	@ 0x48
 8000cd6:	f7ff ff07 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0x3A);      // Interface Pixel Format
 8000cda:	203a      	movs	r0, #58	@ 0x3a
 8000cdc:	f7ff fede 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x66); 	  //18 bit
 8000ce0:	2066      	movs	r0, #102	@ 0x66
 8000ce2:	f7ff ff01 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB0);      // Interface Mode Control
 8000ce6:	20b0      	movs	r0, #176	@ 0xb0
 8000ce8:	f7ff fed8 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x80);     			 //SDO NOT USE
 8000cec:	2080      	movs	r0, #128	@ 0x80
 8000cee:	f7ff fefb 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB1);      //Frame rate
 8000cf2:	20b1      	movs	r0, #177	@ 0xb1
 8000cf4:	f7ff fed2 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA0);    //60Hz
 8000cf8:	20a0      	movs	r0, #160	@ 0xa0
 8000cfa:	f7ff fef5 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xB4);      //Display Inversion Control
 8000cfe:	20b4      	movs	r0, #180	@ 0xb4
 8000d00:	f7ff fecc 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x02);    //2-dot
 8000d04:	2002      	movs	r0, #2
 8000d06:	f7ff feef 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XB6); //Display Function Control  RGB/MCU Interface Control
 8000d0a:	20b6      	movs	r0, #182	@ 0xb6
 8000d0c:	f7ff fec6 	bl	8000a9c <ILI9488_SendCommand>

	 	ILI9488_SendData(0x02);    //MCU
 8000d10:	2002      	movs	r0, #2
 8000d12:	f7ff fee9 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x02);    //Source,Gate scan dieection
 8000d16:	2002      	movs	r0, #2
 8000d18:	f7ff fee6 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0XE9);      // Set Image Functio
 8000d1c:	20e9      	movs	r0, #233	@ 0xe9
 8000d1e:	f7ff febd 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0x00);    // Disable 24 bit data
 8000d22:	2000      	movs	r0, #0
 8000d24:	f7ff fee0 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(0xF7);      // Adjust Control
 8000d28:	20f7      	movs	r0, #247	@ 0xf7
 8000d2a:	f7ff feb7 	bl	8000a9c <ILI9488_SendCommand>
	 	ILI9488_SendData(0xA9);
 8000d2e:	20a9      	movs	r0, #169	@ 0xa9
 8000d30:	f7ff feda 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x51);
 8000d34:	2051      	movs	r0, #81	@ 0x51
 8000d36:	f7ff fed7 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x2C);
 8000d3a:	202c      	movs	r0, #44	@ 0x2c
 8000d3c:	f7ff fed4 	bl	8000ae8 <ILI9488_SendData>
	 	ILI9488_SendData(0x82);    // D7 stream, loose
 8000d40:	2082      	movs	r0, #130	@ 0x82
 8000d42:	f7ff fed1 	bl	8000ae8 <ILI9488_SendData>

	 	ILI9488_SendCommand(ILI9488_SLPOUT);    //Exit Sleep
 8000d46:	2011      	movs	r0, #17
 8000d48:	f7ff fea8 	bl	8000a9c <ILI9488_SendCommand>

	 	HAL_Delay(120);
 8000d4c:	2078      	movs	r0, #120	@ 0x78
 8000d4e:	f001 fc19 	bl	8002584 <HAL_Delay>

	 	ILI9488_SendCommand(ILI9488_DISPON);    //Display on
 8000d52:	2029      	movs	r0, #41	@ 0x29
 8000d54:	f7ff fea2 	bl	8000a9c <ILI9488_SendCommand>

}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	48000c00 	.word	0x48000c00
 8000d60:	200002ee 	.word	0x200002ee
 8000d64:	200002f0 	.word	0x200002f0

08000d68 <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4604      	mov	r4, r0
 8000d70:	4608      	mov	r0, r1
 8000d72:	4611      	mov	r1, r2
 8000d74:	461a      	mov	r2, r3
 8000d76:	4623      	mov	r3, r4
 8000d78:	80fb      	strh	r3, [r7, #6]
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	80bb      	strh	r3, [r7, #4]
 8000d7e:	460b      	mov	r3, r1
 8000d80:	807b      	strh	r3, [r7, #2]
 8000d82:	4613      	mov	r3, r2
 8000d84:	803b      	strh	r3, [r7, #0]
	ILI9488_SendData(y0 >> 8);
	ILI9488_SendData(y0 & 0xff);     // YSTART
	ILI9488_SendData(y1 >> 8);
	ILI9488_SendData(y1 & 0xff);     // YEND
	ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
	ILI9488_SendCommand(ILI9488_CASET); // Column addr set
 8000d86:	202a      	movs	r0, #42	@ 0x2a
 8000d88:	f7ff fe88 	bl	8000a9c <ILI9488_SendCommand>
		{
		uint8_t data[] = {(x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF};
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	0a1b      	lsrs	r3, r3, #8
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	733b      	strb	r3, [r7, #12]
 8000d96:	88fb      	ldrh	r3, [r7, #6]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	737b      	strb	r3, [r7, #13]
 8000d9c:	887b      	ldrh	r3, [r7, #2]
 8000d9e:	0a1b      	lsrs	r3, r3, #8
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	73bb      	strb	r3, [r7, #14]
 8000da6:	887b      	ldrh	r3, [r7, #2]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	73fb      	strb	r3, [r7, #15]
		ILI9488_SendData_Multi(data, sizeof(data));
 8000dac:	f107 030c 	add.w	r3, r7, #12
 8000db0:	2104      	movs	r1, #4
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff febe 	bl	8000b34 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_PASET);
 8000db8:	202b      	movs	r0, #43	@ 0x2b
 8000dba:	f7ff fe6f 	bl	8000a9c <ILI9488_SendCommand>
		{
		uint8_t data[] = {(y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF};
 8000dbe:	88bb      	ldrh	r3, [r7, #4]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	723b      	strb	r3, [r7, #8]
 8000dc8:	88bb      	ldrh	r3, [r7, #4]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	727b      	strb	r3, [r7, #9]
 8000dce:	883b      	ldrh	r3, [r7, #0]
 8000dd0:	0a1b      	lsrs	r3, r3, #8
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	72bb      	strb	r3, [r7, #10]
 8000dd8:	883b      	ldrh	r3, [r7, #0]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	72fb      	strb	r3, [r7, #11]
		ILI9488_SendData_Multi(data, sizeof(data));
 8000dde:	f107 0308 	add.w	r3, r7, #8
 8000de2:	2104      	movs	r1, #4
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fea5 	bl	8000b34 <ILI9488_SendData_Multi>
		}
		ILI9488_SendCommand(ILI9488_RAMWR); // write to RAM*/
 8000dea:	202c      	movs	r0, #44	@ 0x2c
 8000dec:	f7ff fe56 	bl	8000a9c <ILI9488_SendCommand>
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd90      	pop	{r4, r7, pc}

08000df8 <drawPixel>:
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}


void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	80fb      	strh	r3, [r7, #6]
 8000e02:	460b      	mov	r3, r1
 8000e04:	80bb      	strh	r3, [r7, #4]
 8000e06:	4613      	mov	r3, r2
 8000e08:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= width) || (y < 0) || (y >= height))
 8000e0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	db36      	blt.n	8000e80 <drawPixel+0x88>
 8000e12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e16:	4a1c      	ldr	r2, [pc, #112]	@ (8000e88 <drawPixel+0x90>)
 8000e18:	8812      	ldrh	r2, [r2, #0]
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	da30      	bge.n	8000e80 <drawPixel+0x88>
 8000e1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	db2c      	blt.n	8000e80 <drawPixel+0x88>
 8000e26:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e2a:	4a18      	ldr	r2, [pc, #96]	@ (8000e8c <drawPixel+0x94>)
 8000e2c:	8812      	ldrh	r2, [r2, #0]
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	da26      	bge.n	8000e80 <drawPixel+0x88>
		return;

	setAddrWindow(x, y, x + 1, y + 1);
 8000e32:	88f8      	ldrh	r0, [r7, #6]
 8000e34:	88b9      	ldrh	r1, [r7, #4]
 8000e36:	88fb      	ldrh	r3, [r7, #6]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	88bb      	ldrh	r3, [r7, #4]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	f7ff ff91 	bl	8000d68 <setAddrWindow>
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 8000e46:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <drawPixel+0x98>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <drawPixel+0x9c>)
 8000e4c:	8811      	ldrh	r1, [r2, #0]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	4618      	mov	r0, r3
 8000e52:	f001 fe33 	bl	8002abc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 8000e56:	4b10      	ldr	r3, [pc, #64]	@ (8000e98 <drawPixel+0xa0>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <drawPixel+0xa4>)
 8000e5c:	8811      	ldrh	r1, [r2, #0]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f001 fe2b 	bl	8002abc <HAL_GPIO_WritePin>

	write16BitColor(color);
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 fb79 	bl	8001560 <write16BitColor>
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <drawPixel+0xa0>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <drawPixel+0xa4>)
 8000e74:	8811      	ldrh	r1, [r2, #0]
 8000e76:	2201      	movs	r2, #1
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f001 fe1f 	bl	8002abc <HAL_GPIO_WritePin>
 8000e7e:	e000      	b.n	8000e82 <drawPixel+0x8a>
		return;
 8000e80:	bf00      	nop

}
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200002ee 	.word	0x200002ee
 8000e8c:	200002f0 	.word	0x200002f0
 8000e90:	200002e8 	.word	0x200002e8
 8000e94:	200002ec 	.word	0x200002ec
 8000e98:	200002e0 	.word	0x200002e0
 8000e9c:	200002e4 	.word	0x200002e4

08000ea0 <fillScreen>:
  }
}
//6. Fill the entire screen with a background color

void fillScreen(uint16_t color)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
	fillRect(0, 0,  width, height, color);
 8000eaa:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <fillScreen+0x2c>)
 8000eac:	881b      	ldrh	r3, [r3, #0]
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <fillScreen+0x30>)
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	b219      	sxth	r1, r3
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f000 f808 	bl	8000ed4 <fillRect>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200002ee 	.word	0x200002ee
 8000ed0:	200002f0 	.word	0x200002f0

08000ed4 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ed8:	b08a      	sub	sp, #40	@ 0x28
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4606      	mov	r6, r0
 8000ede:	4608      	mov	r0, r1
 8000ee0:	4611      	mov	r1, r2
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4633      	mov	r3, r6
 8000ee6:	80fb      	strh	r3, [r7, #6]
 8000ee8:	4603      	mov	r3, r0
 8000eea:	80bb      	strh	r3, [r7, #4]
 8000eec:	460b      	mov	r3, r1
 8000eee:	807b      	strh	r3, [r7, #2]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	803b      	strh	r3, [r7, #0]
 8000ef4:	466b      	mov	r3, sp
 8000ef6:	469a      	mov	sl, r3

	uint32_t i, n, cnt, buf_size;
	if ((x >= width) || (y >= height))
 8000ef8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000efc:	4a8f      	ldr	r2, [pc, #572]	@ (800113c <fillRect+0x268>)
 8000efe:	8812      	ldrh	r2, [r2, #0]
 8000f00:	4293      	cmp	r3, r2
 8000f02:	da05      	bge.n	8000f10 <fillRect+0x3c>
 8000f04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f08:	4a8d      	ldr	r2, [pc, #564]	@ (8001140 <fillRect+0x26c>)
 8000f0a:	8812      	ldrh	r2, [r2, #0]
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	db01      	blt.n	8000f14 <fillRect+0x40>
		return;
 8000f10:	46d5      	mov	sp, sl
 8000f12:	e10f      	b.n	8001134 <fillRect+0x260>
	if ((x + w - 1) >= width)
 8000f14:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4a87      	ldr	r2, [pc, #540]	@ (800113c <fillRect+0x268>)
 8000f20:	8812      	ldrh	r2, [r2, #0]
 8000f22:	4293      	cmp	r3, r2
 8000f24:	dd05      	ble.n	8000f32 <fillRect+0x5e>
		w = width - x;
 8000f26:	4b85      	ldr	r3, [pc, #532]	@ (800113c <fillRect+0x268>)
 8000f28:	881a      	ldrh	r2, [r3, #0]
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= height)
 8000f32:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f36:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a80      	ldr	r2, [pc, #512]	@ (8001140 <fillRect+0x26c>)
 8000f3e:	8812      	ldrh	r2, [r2, #0]
 8000f40:	4293      	cmp	r3, r2
 8000f42:	dd05      	ble.n	8000f50 <fillRect+0x7c>
		h = height - y;
 8000f44:	4b7e      	ldr	r3, [pc, #504]	@ (8001140 <fillRect+0x26c>)
 8000f46:	881a      	ldrh	r2, [r3, #0]
 8000f48:	88bb      	ldrh	r3, [r7, #4]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	803b      	strh	r3, [r7, #0]
	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8000f50:	88f8      	ldrh	r0, [r7, #6]
 8000f52:	88b9      	ldrh	r1, [r7, #4]
 8000f54:	88fa      	ldrh	r2, [r7, #6]
 8000f56:	887b      	ldrh	r3, [r7, #2]
 8000f58:	4413      	add	r3, r2
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	b29e      	uxth	r6, r3
 8000f60:	88ba      	ldrh	r2, [r7, #4]
 8000f62:	883b      	ldrh	r3, [r7, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	3b01      	subs	r3, #1
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4632      	mov	r2, r6
 8000f6e:	f7ff fefb 	bl	8000d68 <setAddrWindow>
	uint8_t r = (color & 0xF800) >> 11;
 8000f72:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000f76:	0adb      	lsrs	r3, r3, #11
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	76fb      	strb	r3, [r7, #27]
	uint8_t g = (color & 0x07E0) >> 5;
 8000f7c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000f80:	115b      	asrs	r3, r3, #5
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000f88:	76bb      	strb	r3, [r7, #26]
	uint8_t b = color & 0x001F;
 8000f8a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	f003 031f 	and.w	r3, r3, #31
 8000f94:	767b      	strb	r3, [r7, #25]

	r = (r * 255) / 31;
 8000f96:	7efa      	ldrb	r2, [r7, #27]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	021b      	lsls	r3, r3, #8
 8000f9c:	1a9b      	subs	r3, r3, r2
 8000f9e:	4a69      	ldr	r2, [pc, #420]	@ (8001144 <fillRect+0x270>)
 8000fa0:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa4:	441a      	add	r2, r3
 8000fa6:	1112      	asrs	r2, r2, #4
 8000fa8:	17db      	asrs	r3, r3, #31
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	76fb      	strb	r3, [r7, #27]
	g = (g * 255) / 63;
 8000fae:	7eba      	ldrb	r2, [r7, #26]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	021b      	lsls	r3, r3, #8
 8000fb4:	1a9b      	subs	r3, r3, r2
 8000fb6:	4a64      	ldr	r2, [pc, #400]	@ (8001148 <fillRect+0x274>)
 8000fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fbc:	441a      	add	r2, r3
 8000fbe:	1152      	asrs	r2, r2, #5
 8000fc0:	17db      	asrs	r3, r3, #31
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	76bb      	strb	r3, [r7, #26]
	b = (b * 255) / 31;
 8000fc6:	7e7a      	ldrb	r2, [r7, #25]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	1a9b      	subs	r3, r3, r2
 8000fce:	4a5d      	ldr	r2, [pc, #372]	@ (8001144 <fillRect+0x270>)
 8000fd0:	fb82 1203 	smull	r1, r2, r2, r3
 8000fd4:	441a      	add	r2, r3
 8000fd6:	1112      	asrs	r2, r2, #4
 8000fd8:	17db      	asrs	r3, r3, #31
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	767b      	strb	r3, [r7, #25]

	n = w*h*3;
 8000fde:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fe2:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000fe6:	fb03 f202 	mul.w	r2, r3, r2
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	617b      	str	r3, [r7, #20]
	if (n <= 65535){
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ff8:	d204      	bcs.n	8001004 <fillRect+0x130>
		cnt = 1;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	623b      	str	r3, [r7, #32]
		buf_size = n;
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	61fb      	str	r3, [r7, #28]
 8001002:	e02f      	b.n	8001064 <fillRect+0x190>
	}
	else {
		cnt = n/3;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	4a51      	ldr	r2, [pc, #324]	@ (800114c <fillRect+0x278>)
 8001008:	fba2 2303 	umull	r2, r3, r2, r3
 800100c:	085b      	lsrs	r3, r3, #1
 800100e:	623b      	str	r3, [r7, #32]
		buf_size = 3;
 8001010:	2303      	movs	r3, #3
 8001012:	61fb      	str	r3, [r7, #28]
		uint8_t min_cnt = n/65535+1;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	4a4e      	ldr	r2, [pc, #312]	@ (8001150 <fillRect+0x27c>)
 8001018:	fba2 2303 	umull	r2, r3, r2, r3
 800101c:	0bdb      	lsrs	r3, r3, #15
 800101e:	b2db      	uxtb	r3, r3
 8001020:	3301      	adds	r3, #1
 8001022:	74fb      	strb	r3, [r7, #19]
		for (i=min_cnt; i < n/3; i++){
 8001024:	7cfb      	ldrb	r3, [r7, #19]
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
 8001028:	e014      	b.n	8001054 <fillRect+0x180>
			if(n%i == 0){
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800102e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001032:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001034:	fb01 f202 	mul.w	r2, r1, r2
 8001038:	1a9b      	subs	r3, r3, r2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d107      	bne.n	800104e <fillRect+0x17a>
				cnt = i;
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	623b      	str	r3, [r7, #32]
				buf_size = n/i;
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001046:	fbb2 f3f3 	udiv	r3, r2, r3
 800104a:	61fb      	str	r3, [r7, #28]
				break;
 800104c:	e00a      	b.n	8001064 <fillRect+0x190>
		for (i=min_cnt; i < n/3; i++){
 800104e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001050:	3301      	adds	r3, #1
 8001052:	627b      	str	r3, [r7, #36]	@ 0x24
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	4a3d      	ldr	r2, [pc, #244]	@ (800114c <fillRect+0x278>)
 8001058:	fba2 2303 	umull	r2, r3, r2, r3
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001060:	429a      	cmp	r2, r3
 8001062:	d3e2      	bcc.n	800102a <fillRect+0x156>
			}
		}
	}
	uint8_t frm_buf[buf_size];
 8001064:	69f9      	ldr	r1, [r7, #28]
 8001066:	460b      	mov	r3, r1
 8001068:	3b01      	subs	r3, #1
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	2300      	movs	r3, #0
 800106e:	4688      	mov	r8, r1
 8001070:	4699      	mov	r9, r3
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800107e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001082:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001086:	2300      	movs	r3, #0
 8001088:	460c      	mov	r4, r1
 800108a:	461d      	mov	r5, r3
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	00eb      	lsls	r3, r5, #3
 8001096:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800109a:	00e2      	lsls	r2, r4, #3
 800109c:	1dcb      	adds	r3, r1, #7
 800109e:	08db      	lsrs	r3, r3, #3
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	ebad 0d03 	sub.w	sp, sp, r3
 80010a6:	466b      	mov	r3, sp
 80010a8:	3300      	adds	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
	for (i=0; i < buf_size/3; i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80010b0:	e019      	b.n	80010e6 <fillRect+0x212>
	{
		frm_buf[i*3] = r;
 80010b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010b4:	4613      	mov	r3, r2
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	4413      	add	r3, r2
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	7ef9      	ldrb	r1, [r7, #27]
 80010be:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+1] = g;
 80010c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010c2:	4613      	mov	r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	4413      	add	r3, r2
 80010c8:	3301      	adds	r3, #1
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	7eb9      	ldrb	r1, [r7, #26]
 80010ce:	54d1      	strb	r1, [r2, r3]
		frm_buf[i*3+2] = b;
 80010d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010d2:	4613      	mov	r3, r2
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	4413      	add	r3, r2
 80010d8:	3302      	adds	r3, #2
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	7e79      	ldrb	r1, [r7, #25]
 80010de:	54d1      	strb	r1, [r2, r3]
	for (i=0; i < buf_size/3; i++)
 80010e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e2:	3301      	adds	r3, #1
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	4a18      	ldr	r2, [pc, #96]	@ (800114c <fillRect+0x278>)
 80010ea:	fba2 2303 	umull	r2, r3, r2, r3
 80010ee:	085b      	lsrs	r3, r3, #1
 80010f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3dd      	bcc.n	80010b2 <fillRect+0x1de>
	}
	DC_DATA();
 80010f6:	2201      	movs	r2, #1
 80010f8:	2140      	movs	r1, #64	@ 0x40
 80010fa:	4816      	ldr	r0, [pc, #88]	@ (8001154 <fillRect+0x280>)
 80010fc:	f001 fcde 	bl	8002abc <HAL_GPIO_WritePin>
	CS_A();
 8001100:	2200      	movs	r2, #0
 8001102:	2101      	movs	r1, #1
 8001104:	4813      	ldr	r0, [pc, #76]	@ (8001154 <fillRect+0x280>)
 8001106:	f001 fcd9 	bl	8002abc <HAL_GPIO_WritePin>
		while(cnt>0)
 800110a:	e00a      	b.n	8001122 <fillRect+0x24e>
		{
			HAL_SPI_Transmit(&hspi2, frm_buf, buf_size, HAL_MAX_DELAY);
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	b29a      	uxth	r2, r3
 8001110:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001114:	68b9      	ldr	r1, [r7, #8]
 8001116:	4810      	ldr	r0, [pc, #64]	@ (8001158 <fillRect+0x284>)
 8001118:	f004 f813 	bl	8005142 <HAL_SPI_Transmit>

			cnt -= 1;
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	3b01      	subs	r3, #1
 8001120:	623b      	str	r3, [r7, #32]
		while(cnt>0)
 8001122:	6a3b      	ldr	r3, [r7, #32]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d1f1      	bne.n	800110c <fillRect+0x238>
		}
		CS_D();
 8001128:	2201      	movs	r2, #1
 800112a:	2101      	movs	r1, #1
 800112c:	4809      	ldr	r0, [pc, #36]	@ (8001154 <fillRect+0x280>)
 800112e:	f001 fcc5 	bl	8002abc <HAL_GPIO_WritePin>
 8001132:	46d5      	mov	sp, sl

}
 8001134:	3728      	adds	r7, #40	@ 0x28
 8001136:	46bd      	mov	sp, r7
 8001138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113c:	200002ee 	.word	0x200002ee
 8001140:	200002f0 	.word	0x200002f0
 8001144:	84210843 	.word	0x84210843
 8001148:	82082083 	.word	0x82082083
 800114c:	aaaaaaab 	.word	0xaaaaaaab
 8001150:	80008001 	.word	0x80008001
 8001154:	48000c00 	.word	0x48000c00
 8001158:	20000348 	.word	0x20000348

0800115c <setRotation>:


void setRotation(uint8_t r)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]

	ILI9488_SendCommand(ILI9488_MADCTL);
 8001166:	2036      	movs	r0, #54	@ 0x36
 8001168:	f7ff fc98 	bl	8000a9c <ILI9488_SendCommand>
	uint8_t rotation = r % 4; // can't be higher than 3
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0303 	and.w	r3, r3, #3
 8001172:	73fb      	strb	r3, [r7, #15]
	switch (rotation) {
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d83a      	bhi.n	80011f0 <setRotation+0x94>
 800117a:	a201      	add	r2, pc, #4	@ (adr r2, 8001180 <setRotation+0x24>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	08001191 	.word	0x08001191
 8001184:	080011a9 	.word	0x080011a9
 8001188:	080011c1 	.word	0x080011c1
 800118c:	080011d9 	.word	0x080011d9
	case 0:
		ILI9488_SendData(MADCTL_MX | MADCTL_BGR);
 8001190:	2048      	movs	r0, #72	@ 0x48
 8001192:	f7ff fca9 	bl	8000ae8 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 8001196:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <setRotation+0x9c>)
 8001198:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800119c:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 800119e:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <setRotation+0xa0>)
 80011a0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80011a4:	801a      	strh	r2, [r3, #0]
		break;
 80011a6:	e023      	b.n	80011f0 <setRotation+0x94>
	case 1:
		ILI9488_SendData(MADCTL_MV | MADCTL_BGR);
 80011a8:	2028      	movs	r0, #40	@ 0x28
 80011aa:	f7ff fc9d 	bl	8000ae8 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <setRotation+0x9c>)
 80011b0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80011b4:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 80011b6:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <setRotation+0xa0>)
 80011b8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80011bc:	801a      	strh	r2, [r3, #0]
		break;
 80011be:	e017      	b.n	80011f0 <setRotation+0x94>
	case 2:
		ILI9488_SendData(MADCTL_MY | MADCTL_BGR);
 80011c0:	2088      	movs	r0, #136	@ 0x88
 80011c2:	f7ff fc91 	bl	8000ae8 <ILI9488_SendData>
		width = ILI9488_TFTWIDTH;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <setRotation+0x9c>)
 80011c8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80011cc:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTHEIGHT;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	@ (80011fc <setRotation+0xa0>)
 80011d0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80011d4:	801a      	strh	r2, [r3, #0]
		break;
 80011d6:	e00b      	b.n	80011f0 <setRotation+0x94>
	case 3:
		ILI9488_SendData(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 80011d8:	20e8      	movs	r0, #232	@ 0xe8
 80011da:	f7ff fc85 	bl	8000ae8 <ILI9488_SendData>
		width = ILI9488_TFTHEIGHT;
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <setRotation+0x9c>)
 80011e0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80011e4:	801a      	strh	r2, [r3, #0]
		height = ILI9488_TFTWIDTH;
 80011e6:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <setRotation+0xa0>)
 80011e8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80011ec:	801a      	strh	r2, [r3, #0]
		break;
 80011ee:	bf00      	nop
	}

}
 80011f0:	bf00      	nop
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200002ee 	.word	0x200002ee
 80011fc:	200002f0 	.word	0x200002f0

08001200 <drawChar>:
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | (b >> 3);
}

//11. Text printing functions
void drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8001200:	b5b0      	push	{r4, r5, r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af02      	add	r7, sp, #8
 8001206:	4604      	mov	r4, r0
 8001208:	4608      	mov	r0, r1
 800120a:	4611      	mov	r1, r2
 800120c:	461a      	mov	r2, r3
 800120e:	4623      	mov	r3, r4
 8001210:	80fb      	strh	r3, [r7, #6]
 8001212:	4603      	mov	r3, r0
 8001214:	80bb      	strh	r3, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	70fb      	strb	r3, [r7, #3]
 800121a:	4613      	mov	r3, r2
 800121c:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 800121e:	4bac      	ldr	r3, [pc, #688]	@ (80014d0 <drawChar+0x2d0>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d003      	beq.n	800122e <drawChar+0x2e>
 8001226:	4baa      	ldr	r3, [pc, #680]	@ (80014d0 <drawChar+0x2d0>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b03      	cmp	r3, #3
 800122c:	d120      	bne.n	8001270 <drawChar+0x70>
	{
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 800122e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001232:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001236:	f280 8144 	bge.w	80014c2 <drawChar+0x2c2>
 800123a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800123e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001242:	f280 813e 	bge.w	80014c2 <drawChar+0x2c2>
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 8001246:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800124a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800124e:	4613      	mov	r3, r2
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	4413      	add	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	440b      	add	r3, r1
     (y >= ILI9488_TFTHEIGHT)           || // Clip bottom
 8001258:	2b00      	cmp	r3, #0
 800125a:	f340 8132 	ble.w	80014c2 <drawChar+0x2c2>
     ((y + 8 * size - 1) < 0))   // Clip top
 800125e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001262:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4413      	add	r3, r2
     ((x + 6 * size - 1) < 0) || // Clip left
 800126a:	2b00      	cmp	r3, #0
 800126c:	dc22      	bgt.n	80012b4 <drawChar+0xb4>
    return;
 800126e:	e128      	b.n	80014c2 <drawChar+0x2c2>
	}
	else
	{
		if((y >= ILI9488_TFTWIDTH)            || // Clip right
 8001270:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001274:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001278:	f280 8125 	bge.w	80014c6 <drawChar+0x2c6>
 800127c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001280:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001284:	f280 811f 	bge.w	80014c6 <drawChar+0x2c6>
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 8001288:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800128c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001290:	4613      	mov	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	4413      	add	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	440b      	add	r3, r1
     (x >= ILI9488_TFTHEIGHT)           || // Clip bottom
 800129a:	2b00      	cmp	r3, #0
 800129c:	f340 8113 	ble.w	80014c6 <drawChar+0x2c6>
     ((x + 8 * size - 1) < 0))   // Clip top
 80012a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	4413      	add	r3, r2
     ((y + 6 * size - 1) < 0) || // Clip left
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f340 810a 	ble.w	80014c6 <drawChar+0x2c6>
 80012b2:	e000      	b.n	80012b6 <drawChar+0xb6>
		if((x >= ILI9488_TFTWIDTH)            || // Clip right
 80012b4:	bf00      	nop
    return;
	}


  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 80012b6:	4b87      	ldr	r3, [pc, #540]	@ (80014d4 <drawChar+0x2d4>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	f083 0301 	eor.w	r3, r3, #1
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d005      	beq.n	80012d0 <drawChar+0xd0>
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	2baf      	cmp	r3, #175	@ 0xaf
 80012c8:	d902      	bls.n	80012d0 <drawChar+0xd0>
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	3301      	adds	r3, #1
 80012ce:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	73fb      	strb	r3, [r7, #15]
 80012d4:	e0ef      	b.n	80014b6 <drawChar+0x2b6>
    uint8_t line;
    if (i == 5)
 80012d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012da:	2b05      	cmp	r3, #5
 80012dc:	d102      	bne.n	80012e4 <drawChar+0xe4>
      line = 0x0;
 80012de:	2300      	movs	r3, #0
 80012e0:	73bb      	strb	r3, [r7, #14]
 80012e2:	e00b      	b.n	80012fc <drawChar+0xfc>
    else
      line = pgm_read_byte(font1+(c*5)+i);
 80012e4:	78fa      	ldrb	r2, [r7, #3]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a78      	ldr	r2, [pc, #480]	@ (80014d8 <drawChar+0x2d8>)
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	737b      	strb	r3, [r7, #13]
 8001300:	e0ce      	b.n	80014a0 <drawChar+0x2a0>
      if (line & 0x1) {
 8001302:	7bbb      	ldrb	r3, [r7, #14]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d05e      	beq.n	80013ca <drawChar+0x1ca>
        if (size == 1) // default size
 800130c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001310:	2b01      	cmp	r3, #1
 8001312:	d112      	bne.n	800133a <drawChar+0x13a>
        	drawPixel(x+i, y+j, color);
 8001314:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001318:	b29a      	uxth	r2, r3
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	4413      	add	r3, r2
 800131e:	b29b      	uxth	r3, r3
 8001320:	b218      	sxth	r0, r3
 8001322:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001326:	b29a      	uxth	r2, r3
 8001328:	88bb      	ldrh	r3, [r7, #4]
 800132a:	4413      	add	r3, r2
 800132c:	b29b      	uxth	r3, r3
 800132e:	b21b      	sxth	r3, r3
 8001330:	883a      	ldrh	r2, [r7, #0]
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fd60 	bl	8000df8 <drawPixel>
 8001338:	e0a9      	b.n	800148e <drawChar+0x28e>
        else {  // big size
        	fillRect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 800133a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133e:	b29a      	uxth	r2, r3
 8001340:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001344:	b29b      	uxth	r3, r3
 8001346:	fb12 f303 	smulbb	r3, r2, r3
 800134a:	b29a      	uxth	r2, r3
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	b29b      	uxth	r3, r3
 8001352:	b218      	sxth	r0, r3
 8001354:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001358:	b29a      	uxth	r2, r3
 800135a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800135e:	b29b      	uxth	r3, r3
 8001360:	fb12 f303 	smulbb	r3, r2, r3
 8001364:	b29a      	uxth	r2, r3
 8001366:	88bb      	ldrh	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	b29b      	uxth	r3, r3
 800136c:	b21c      	sxth	r4, r3
 800136e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001372:	b29a      	uxth	r2, r3
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	4413      	add	r3, r2
 8001378:	b29a      	uxth	r2, r3
 800137a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800137e:	b299      	uxth	r1, r3
 8001380:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001384:	b29b      	uxth	r3, r3
 8001386:	fb11 f303 	smulbb	r3, r1, r3
 800138a:	b29b      	uxth	r3, r3
 800138c:	4413      	add	r3, r2
 800138e:	b29b      	uxth	r3, r3
 8001390:	b21d      	sxth	r5, r3
 8001392:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001396:	b29a      	uxth	r2, r3
 8001398:	88bb      	ldrh	r3, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	b29a      	uxth	r2, r3
 800139e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80013a2:	b299      	uxth	r1, r3
 80013a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	fb11 f303 	smulbb	r3, r1, r3
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	4413      	add	r3, r2
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	3301      	adds	r3, #1
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b21a      	sxth	r2, r3
 80013ba:	883b      	ldrh	r3, [r7, #0]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4613      	mov	r3, r2
 80013c0:	462a      	mov	r2, r5
 80013c2:	4621      	mov	r1, r4
 80013c4:	f7ff fd86 	bl	8000ed4 <fillRect>
 80013c8:	e061      	b.n	800148e <drawChar+0x28e>
        	//fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
        }
      } else if (bg != color) {
 80013ca:	8c3a      	ldrh	r2, [r7, #32]
 80013cc:	883b      	ldrh	r3, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d05d      	beq.n	800148e <drawChar+0x28e>
        if (size == 1) // default size
 80013d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d112      	bne.n	8001400 <drawChar+0x200>
        	drawPixel(x+i, y+j, bg);
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013de:	b29a      	uxth	r2, r3
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	4413      	add	r3, r2
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b218      	sxth	r0, r3
 80013e8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	88bb      	ldrh	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	8c3a      	ldrh	r2, [r7, #32]
 80013f8:	4619      	mov	r1, r3
 80013fa:	f7ff fcfd 	bl	8000df8 <drawPixel>
 80013fe:	e046      	b.n	800148e <drawChar+0x28e>
        else {  // big size
        	fillRect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 8001400:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001404:	b29a      	uxth	r2, r3
 8001406:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800140a:	b29b      	uxth	r3, r3
 800140c:	fb12 f303 	smulbb	r3, r2, r3
 8001410:	b29a      	uxth	r2, r3
 8001412:	88fb      	ldrh	r3, [r7, #6]
 8001414:	4413      	add	r3, r2
 8001416:	b29b      	uxth	r3, r3
 8001418:	b218      	sxth	r0, r3
 800141a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800141e:	b29a      	uxth	r2, r3
 8001420:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001424:	b29b      	uxth	r3, r3
 8001426:	fb12 f303 	smulbb	r3, r2, r3
 800142a:	b29a      	uxth	r2, r3
 800142c:	88bb      	ldrh	r3, [r7, #4]
 800142e:	4413      	add	r3, r2
 8001430:	b29b      	uxth	r3, r3
 8001432:	b21c      	sxth	r4, r3
 8001434:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001438:	b29a      	uxth	r2, r3
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	4413      	add	r3, r2
 800143e:	b29a      	uxth	r2, r3
 8001440:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001444:	b299      	uxth	r1, r3
 8001446:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800144a:	b29b      	uxth	r3, r3
 800144c:	fb11 f303 	smulbb	r3, r1, r3
 8001450:	b29b      	uxth	r3, r3
 8001452:	4413      	add	r3, r2
 8001454:	b29b      	uxth	r3, r3
 8001456:	b21d      	sxth	r5, r3
 8001458:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800145c:	b29a      	uxth	r2, r3
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	b29a      	uxth	r2, r3
 8001464:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001468:	b299      	uxth	r1, r3
 800146a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800146e:	b29b      	uxth	r3, r3
 8001470:	fb11 f303 	smulbb	r3, r1, r3
 8001474:	b29b      	uxth	r3, r3
 8001476:	4413      	add	r3, r2
 8001478:	b29b      	uxth	r3, r3
 800147a:	3301      	adds	r3, #1
 800147c:	b29b      	uxth	r3, r3
 800147e:	b21a      	sxth	r2, r3
 8001480:	8c3b      	ldrh	r3, [r7, #32]
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	4613      	mov	r3, r2
 8001486:	462a      	mov	r2, r5
 8001488:	4621      	mov	r1, r4
 800148a:	f7ff fd23 	bl	8000ed4 <fillRect>
        }
      }
      line >>= 1;
 800148e:	7bbb      	ldrb	r3, [r7, #14]
 8001490:	085b      	lsrs	r3, r3, #1
 8001492:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8001494:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	3301      	adds	r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	737b      	strb	r3, [r7, #13]
 80014a0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014a4:	2b07      	cmp	r3, #7
 80014a6:	f77f af2c 	ble.w	8001302 <drawChar+0x102>
  for (int8_t i=0; i<6; i++ ) {
 80014aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	3301      	adds	r3, #1
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	73fb      	strb	r3, [r7, #15]
 80014b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ba:	2b05      	cmp	r3, #5
 80014bc:	f77f af0b 	ble.w	80012d6 <drawChar+0xd6>
 80014c0:	e002      	b.n	80014c8 <drawChar+0x2c8>
    return;
 80014c2:	bf00      	nop
 80014c4:	e000      	b.n	80014c8 <drawChar+0x2c8>
    return;
 80014c6:	bf00      	nop
    }
  }
}
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bdb0      	pop	{r4, r5, r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000000 	.word	0x20000000
 80014d4:	200002dc 	.word	0x200002dc
 80014d8:	080075bc 	.word	0x080075bc

080014dc <ILI9488_printText>:
    }
  }
}

void ILI9488_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 80014dc:	b590      	push	{r4, r7, lr}
 80014de:	b089      	sub	sp, #36	@ 0x24
 80014e0:	af02      	add	r7, sp, #8
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	4608      	mov	r0, r1
 80014e6:	4611      	mov	r1, r2
 80014e8:	461a      	mov	r2, r3
 80014ea:	4603      	mov	r3, r0
 80014ec:	817b      	strh	r3, [r7, #10]
 80014ee:	460b      	mov	r3, r1
 80014f0:	813b      	strh	r3, [r7, #8]
 80014f2:	4613      	mov	r3, r2
 80014f4:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 80014f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	461a      	mov	r2, r3
 80014fe:	0052      	lsls	r2, r2, #1
 8001500:	4413      	add	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	b29b      	uxth	r3, r3
 8001506:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8001508:	2300      	movs	r3, #0
 800150a:	82fb      	strh	r3, [r7, #22]
 800150c:	e01a      	b.n	8001544 <ILI9488_printText+0x68>
	{
		drawChar(x+(offset*i), y, text[i],color,bg,size);
 800150e:	8abb      	ldrh	r3, [r7, #20]
 8001510:	8afa      	ldrh	r2, [r7, #22]
 8001512:	fb12 f303 	smulbb	r3, r2, r3
 8001516:	b29a      	uxth	r2, r3
 8001518:	897b      	ldrh	r3, [r7, #10]
 800151a:	4413      	add	r3, r2
 800151c:	b29b      	uxth	r3, r3
 800151e:	b218      	sxth	r0, r3
 8001520:	8afb      	ldrh	r3, [r7, #22]
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	4413      	add	r3, r2
 8001526:	781a      	ldrb	r2, [r3, #0]
 8001528:	88fc      	ldrh	r4, [r7, #6]
 800152a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800152e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001532:	9301      	str	r3, [sp, #4]
 8001534:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	4623      	mov	r3, r4
 800153a:	f7ff fe61 	bl	8001200 <drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 800153e:	8afb      	ldrh	r3, [r7, #22]
 8001540:	3301      	adds	r3, #1
 8001542:	82fb      	strh	r3, [r7, #22]
 8001544:	8afb      	ldrh	r3, [r7, #22]
 8001546:	2b27      	cmp	r3, #39	@ 0x27
 8001548:	d805      	bhi.n	8001556 <ILI9488_printText+0x7a>
 800154a:	8afb      	ldrh	r3, [r7, #22]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1db      	bne.n	800150e <ILI9488_printText+0x32>
	}
}
 8001556:	bf00      	nop
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	bd90      	pop	{r4, r7, pc}
	...

08001560 <write16BitColor>:
	for (y2 = 0; y2 < h; y2 += 6)
		drawLine(x1, y1, x2, y2, color);
}

void write16BitColor(uint16_t color)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	80fb      	strh	r3, [r7, #6]

	  uint8_t r = (color & 0xF800) >> 11;
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	0adb      	lsrs	r3, r3, #11
 800156e:	b29b      	uxth	r3, r3
 8001570:	73fb      	strb	r3, [r7, #15]
	  uint8_t g = (color & 0x07E0) >> 5;
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	115b      	asrs	r3, r3, #5
 8001576:	b2db      	uxtb	r3, r3
 8001578:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800157c:	73bb      	strb	r3, [r7, #14]
	  uint8_t b = color & 0x001F;
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f003 031f 	and.w	r3, r3, #31
 8001586:	737b      	strb	r3, [r7, #13]

	  r = (r * 255) / 31;
 8001588:	7bfa      	ldrb	r2, [r7, #15]
 800158a:	4613      	mov	r3, r2
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	1a9b      	subs	r3, r3, r2
 8001590:	4a17      	ldr	r2, [pc, #92]	@ (80015f0 <write16BitColor+0x90>)
 8001592:	fb82 1203 	smull	r1, r2, r2, r3
 8001596:	441a      	add	r2, r3
 8001598:	1112      	asrs	r2, r2, #4
 800159a:	17db      	asrs	r3, r3, #31
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	73fb      	strb	r3, [r7, #15]
	  g = (g * 255) / 63;
 80015a0:	7bba      	ldrb	r2, [r7, #14]
 80015a2:	4613      	mov	r3, r2
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <write16BitColor+0x94>)
 80015aa:	fb82 1203 	smull	r1, r2, r2, r3
 80015ae:	441a      	add	r2, r3
 80015b0:	1152      	asrs	r2, r2, #5
 80015b2:	17db      	asrs	r3, r3, #31
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	73bb      	strb	r3, [r7, #14]
	  b = (b * 255) / 31;
 80015b8:	7b7a      	ldrb	r2, [r7, #13]
 80015ba:	4613      	mov	r3, r2
 80015bc:	021b      	lsls	r3, r3, #8
 80015be:	1a9b      	subs	r3, r3, r2
 80015c0:	4a0b      	ldr	r2, [pc, #44]	@ (80015f0 <write16BitColor+0x90>)
 80015c2:	fb82 1203 	smull	r1, r2, r2, r3
 80015c6:	441a      	add	r2, r3
 80015c8:	1112      	asrs	r2, r2, #4
 80015ca:	17db      	asrs	r3, r3, #31
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	737b      	strb	r3, [r7, #13]
	  uint8_t data[3] = {r, g, b};
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	723b      	strb	r3, [r7, #8]
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	727b      	strb	r3, [r7, #9]
 80015d8:	7b7b      	ldrb	r3, [r7, #13]
 80015da:	72bb      	strb	r3, [r7, #10]
	  ILI9488_SendData_Multi(data, 3);
 80015dc:	f107 0308 	add.w	r3, r7, #8
 80015e0:	2103      	movs	r1, #3
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff faa6 	bl	8000b34 <ILI9488_SendData_Multi>
	  //HAL_SPI_Transmit(&hspi2, (uint8_t *)&r, 1, 10);
	  //HAL_SPI_Transmit(&hspi2, (uint8_t *)&g, 1, 10);
	  //HAL_SPI_Transmit(&hspi2, (uint8_t *)&b, 1, 10);

}
 80015e8:	bf00      	nop
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	84210843 	.word	0x84210843
 80015f4:	82082083 	.word	0x82082083

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f000 ff4c 	bl	800249a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 f86b 	bl	80016dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f000 fa0f 	bl	8001a28 <MX_GPIO_Init>
  MX_SPI2_Init();
 800160a:	f000 f8f9 	bl	8001800 <MX_SPI2_Init>
  MX_SPI3_Init();
 800160e:	f000 f935 	bl	800187c <MX_SPI3_Init>
  MX_USART2_UART_Init();
 8001612:	f000 f971 	bl	80018f8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001616:	f000 f9bb 	bl	8001990 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800161a:	f000 f8b1 	bl	8001780 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ILI9488_Init();
 800161e:	f7ff fabf 	bl	8000ba0 <ILI9488_Init>
  XPT2046_Init();
 8001622:	f000 fe19 	bl	8002258 <XPT2046_Init>

  HAL_Delay(250);
 8001626:	20fa      	movs	r0, #250	@ 0xfa
 8001628:	f000 ffac 	bl	8002584 <HAL_Delay>
  setRotation(1);
 800162c:	2001      	movs	r0, #1
 800162e:	f7ff fd95 	bl	800115c <setRotation>
  fillScreen(ILI9488_WHITE);
 8001632:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001636:	f7ff fc33 	bl	8000ea0 <fillScreen>
  DS1307_Init(&hi2c1);
 800163a:	4822      	ldr	r0, [pc, #136]	@ (80016c4 <main+0xcc>)
 800163c:	f7ff f8c4 	bl	80007c8 <DS1307_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	DS1307_Init(&hi2c1);
 8001640:	4820      	ldr	r0, [pc, #128]	@ (80016c4 <main+0xcc>)
 8001642:	f7ff f8c1 	bl	80007c8 <DS1307_Init>
	xbee_init(&huart2);
 8001646:	4820      	ldr	r0, [pc, #128]	@ (80016c8 <main+0xd0>)
 8001648:	f000 fcce 	bl	8001fe8 <xbee_init>
	/* To test leap year correction. */
	DS1307_SetDate(14);
 800164c:	200e      	movs	r0, #14
 800164e:	f7ff f95a 	bl	8000906 <DS1307_SetDate>
	DS1307_SetMonth(4);
 8001652:	2004      	movs	r0, #4
 8001654:	f7ff f969 	bl	800092a <DS1307_SetMonth>
	DS1307_SetYear(2024);
 8001658:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 800165c:	f7ff f978 	bl	8000950 <DS1307_SetYear>
	DS1307_SetDayOfWeek(2);
 8001660:	2002      	movs	r0, #2
 8001662:	f7ff f93e 	bl	80008e2 <DS1307_SetDayOfWeek>
	DS1307_SetHour(22);
 8001666:	2016      	movs	r0, #22
 8001668:	f7ff f99c 	bl	80009a4 <DS1307_SetHour>
	DS1307_SetMinute(13);
 800166c:	200d      	movs	r0, #13
 800166e:	f7ff f9ae 	bl	80009ce <DS1307_SetMinute>
	DS1307_SetSecond(30);
 8001672:	201e      	movs	r0, #30
 8001674:	f7ff f9bd 	bl	80009f2 <DS1307_SetSecond>

	HAL_Delay(1000);
 8001678:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800167c:	f000 ff82 	bl	8002584 <HAL_Delay>

	//Monday at 11:00.
	addNewEntry(0, "WEEWOO2", 1, 11, 00);
 8001680:	2300      	movs	r3, #0
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	230b      	movs	r3, #11
 8001686:	2201      	movs	r2, #1
 8001688:	4910      	ldr	r1, [pc, #64]	@ (80016cc <main+0xd4>)
 800168a:	2000      	movs	r0, #0
 800168c:	f7fe ff80 	bl	8000590 <addNewEntry>
	//Friday at 5:30.
	addNewEntry(0, "WEEWOO3", 6, 5, 30);
 8001690:	231e      	movs	r3, #30
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2305      	movs	r3, #5
 8001696:	2206      	movs	r2, #6
 8001698:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <main+0xd8>)
 800169a:	2000      	movs	r0, #0
 800169c:	f7fe ff78 	bl	8000590 <addNewEntry>
	//Sunday at 12:00.
	addNewEntry(0, "WEEWOO1", 0, 12, 00);
 80016a0:	2300      	movs	r3, #0
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	230c      	movs	r3, #12
 80016a6:	2200      	movs	r2, #0
 80016a8:	490a      	ldr	r1, [pc, #40]	@ (80016d4 <main+0xdc>)
 80016aa:	2000      	movs	r0, #0
 80016ac:	f7fe ff70 	bl	8000590 <addNewEntry>

	uint8_t tx_buff [10] = {0,1,2,3,4,5,6,7,8,9};
 80016b0:	4a09      	ldr	r2, [pc, #36]	@ (80016d8 <main+0xe0>)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80016b6:	c303      	stmia	r3!, {r0, r1}
 80016b8:	801a      	strh	r2, [r3, #0]
	systemInit();
 80016ba:	f000 fca5 	bl	8002008 <systemInit>
  while (1)
  {
	  testTouch();
 80016be:	f7ff f859 	bl	8000774 <testTouch>
 80016c2:	e7fc      	b.n	80016be <main+0xc6>
 80016c4:	200002f4 	.word	0x200002f4
 80016c8:	20000410 	.word	0x20000410
 80016cc:	08007598 	.word	0x08007598
 80016d0:	080075a0 	.word	0x080075a0
 80016d4:	080075a8 	.word	0x080075a8
 80016d8:	080075b0 	.word	0x080075b0

080016dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b096      	sub	sp, #88	@ 0x58
 80016e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	2244      	movs	r2, #68	@ 0x44
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f005 fa04 	bl	8006af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f0:	463b      	mov	r3, r7
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80016fe:	2000      	movs	r0, #0
 8001700:	f001 ffe8 	bl	80036d4 <HAL_PWREx_ControlVoltageScaling>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800170a:	f000 fa33 	bl	8001b74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800170e:	2310      	movs	r3, #16
 8001710:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001712:	2301      	movs	r3, #1
 8001714:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800171a:	2360      	movs	r3, #96	@ 0x60
 800171c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800171e:	2302      	movs	r3, #2
 8001720:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001722:	2301      	movs	r3, #1
 8001724:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001726:	2301      	movs	r3, #1
 8001728:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800172a:	233c      	movs	r3, #60	@ 0x3c
 800172c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800172e:	2302      	movs	r3, #2
 8001730:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001732:	2302      	movs	r3, #2
 8001734:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001736:	2302      	movs	r3, #2
 8001738:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	4618      	mov	r0, r3
 8001740:	f002 f86c 	bl	800381c <HAL_RCC_OscConfig>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800174a:	f000 fa13 	bl	8001b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800174e:	230f      	movs	r3, #15
 8001750:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001752:	2303      	movs	r3, #3
 8001754:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001762:	463b      	mov	r3, r7
 8001764:	2105      	movs	r1, #5
 8001766:	4618      	mov	r0, r3
 8001768:	f002 fc72 	bl	8004050 <HAL_RCC_ClockConfig>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001772:	f000 f9ff 	bl	8001b74 <Error_Handler>
  }
}
 8001776:	bf00      	nop
 8001778:	3758      	adds	r7, #88	@ 0x58
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001784:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <MX_I2C1_Init+0x74>)
 8001786:	4a1c      	ldr	r2, [pc, #112]	@ (80017f8 <MX_I2C1_Init+0x78>)
 8001788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 800178a:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_I2C1_Init+0x74>)
 800178c:	4a1b      	ldr	r2, [pc, #108]	@ (80017fc <MX_I2C1_Init+0x7c>)
 800178e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001790:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <MX_I2C1_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_I2C1_Init+0x74>)
 8001798:	2201      	movs	r2, #1
 800179a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <MX_I2C1_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017a2:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017ba:	480e      	ldr	r0, [pc, #56]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017bc:	f001 f996 	bl	8002aec <HAL_I2C_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017c6:	f000 f9d5 	bl	8001b74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017ca:	2100      	movs	r1, #0
 80017cc:	4809      	ldr	r0, [pc, #36]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017ce:	f001 fec9 	bl	8003564 <HAL_I2CEx_ConfigAnalogFilter>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017d8:	f000 f9cc 	bl	8001b74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017dc:	2100      	movs	r1, #0
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <MX_I2C1_Init+0x74>)
 80017e0:	f001 ff0b 	bl	80035fa <HAL_I2CEx_ConfigDigitalFilter>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017ea:	f000 f9c3 	bl	8001b74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200002f4 	.word	0x200002f4
 80017f8:	40005400 	.word	0x40005400
 80017fc:	307075b1 	.word	0x307075b1

08001800 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001806:	4a1c      	ldr	r2, [pc, #112]	@ (8001878 <MX_SPI2_Init+0x78>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <MX_SPI2_Init+0x74>)
 800180c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_SPI2_Init+0x74>)
 800181a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800181e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001826:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001828:	2200      	movs	r2, #0
 800182a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800182c:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <MX_SPI2_Init+0x74>)
 800182e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001832:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800183a:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <MX_SPI2_Init+0x74>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001840:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001848:	2200      	movs	r2, #0
 800184a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800184c:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <MX_SPI2_Init+0x74>)
 800184e:	2207      	movs	r2, #7
 8001850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001852:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001858:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <MX_SPI2_Init+0x74>)
 800185a:	2208      	movs	r2, #8
 800185c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	@ (8001874 <MX_SPI2_Init+0x74>)
 8001860:	f003 fbcc 	bl	8004ffc <HAL_SPI_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800186a:	f000 f983 	bl	8001b74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000348 	.word	0x20000348
 8001878:	40003800 	.word	0x40003800

0800187c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001880:	4b1b      	ldr	r3, [pc, #108]	@ (80018f0 <MX_SPI3_Init+0x74>)
 8001882:	4a1c      	ldr	r2, [pc, #112]	@ (80018f4 <MX_SPI3_Init+0x78>)
 8001884:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001886:	4b1a      	ldr	r3, [pc, #104]	@ (80018f0 <MX_SPI3_Init+0x74>)
 8001888:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800188c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800188e:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <MX_SPI3_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001894:	4b16      	ldr	r3, [pc, #88]	@ (80018f0 <MX_SPI3_Init+0x74>)
 8001896:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800189a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800189c:	4b14      	ldr	r3, [pc, #80]	@ (80018f0 <MX_SPI3_Init+0x74>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018b2:	2218      	movs	r2, #24
 80018b4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018ca:	2207      	movs	r2, #7
 80018cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018d4:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018d6:	2208      	movs	r2, #8
 80018d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <MX_SPI3_Init+0x74>)
 80018dc:	f003 fb8e 	bl	8004ffc <HAL_SPI_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80018e6:	f000 f945 	bl	8001b74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200003ac 	.word	0x200003ac
 80018f4:	40003c00 	.word	0x40003c00

080018f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018fc:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 80018fe:	4a23      	ldr	r2, [pc, #140]	@ (800198c <MX_USART2_UART_Init+0x94>)
 8001900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800190a:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001910:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001916:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800191c:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 800191e:	220c      	movs	r2, #12
 8001920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001922:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001928:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800192e:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001930:	2200      	movs	r2, #0
 8001932:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001936:	2200      	movs	r2, #0
 8001938:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800193a:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 800193c:	2200      	movs	r2, #0
 800193e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001940:	4811      	ldr	r0, [pc, #68]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001942:	f004 f8f9 	bl	8005b38 <HAL_UART_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800194c:	f000 f912 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001950:	2100      	movs	r1, #0
 8001952:	480d      	ldr	r0, [pc, #52]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001954:	f004 ffe6 	bl	8006924 <HAL_UARTEx_SetTxFifoThreshold>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800195e:	f000 f909 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001962:	2100      	movs	r1, #0
 8001964:	4808      	ldr	r0, [pc, #32]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001966:	f005 f81b 	bl	80069a0 <HAL_UARTEx_SetRxFifoThreshold>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001970:	f000 f900 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001974:	4804      	ldr	r0, [pc, #16]	@ (8001988 <MX_USART2_UART_Init+0x90>)
 8001976:	f004 ff9c 	bl	80068b2 <HAL_UARTEx_DisableFifoMode>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001980:	f000 f8f8 	bl	8001b74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000410 	.word	0x20000410
 800198c:	40004400 	.word	0x40004400

08001990 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001994:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 8001996:	4a23      	ldr	r2, [pc, #140]	@ (8001a24 <MX_USART3_UART_Init+0x94>)
 8001998:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800199a:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 800199c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019b6:	220c      	movs	r2, #12
 80019b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ba:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019cc:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019d2:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019d8:	4811      	ldr	r0, [pc, #68]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019da:	f004 f8ad 	bl	8005b38 <HAL_UART_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80019e4:	f000 f8c6 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019e8:	2100      	movs	r1, #0
 80019ea:	480d      	ldr	r0, [pc, #52]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019ec:	f004 ff9a 	bl	8006924 <HAL_UARTEx_SetTxFifoThreshold>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80019f6:	f000 f8bd 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019fa:	2100      	movs	r1, #0
 80019fc:	4808      	ldr	r0, [pc, #32]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 80019fe:	f004 ffcf 	bl	80069a0 <HAL_UARTEx_SetRxFifoThreshold>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001a08:	f000 f8b4 	bl	8001b74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a0c:	4804      	ldr	r0, [pc, #16]	@ (8001a20 <MX_USART3_UART_Init+0x90>)
 8001a0e:	f004 ff50 	bl	80068b2 <HAL_UARTEx_DisableFifoMode>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001a18:	f000 f8ac 	bl	8001b74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	200004a4 	.word	0x200004a4
 8001a24:	40004800 	.word	0x40004800

08001a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
 8001a3c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a3e:	4b48      	ldr	r3, [pc, #288]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	4a47      	ldr	r2, [pc, #284]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a44:	f043 0320 	orr.w	r3, r3, #32
 8001a48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4a:	4b45      	ldr	r3, [pc, #276]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	4b42      	ldr	r3, [pc, #264]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5a:	4a41      	ldr	r2, [pc, #260]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a62:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a72:	4a3b      	ldr	r2, [pc, #236]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7a:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	4b36      	ldr	r3, [pc, #216]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8a:	4a35      	ldr	r2, [pc, #212]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a92:	4b33      	ldr	r3, [pc, #204]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a9e:	4b30      	ldr	r3, [pc, #192]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001aa4:	f043 0308 	orr.w	r3, r3, #8
 8001aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aaa:	4b2d      	ldr	r3, [pc, #180]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	f003 0308 	and.w	r3, r3, #8
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Actuator1_IN1_Pin|Actuaor1_IN2_Pin, GPIO_PIN_RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2128      	movs	r1, #40	@ 0x28
 8001aba:	482a      	ldr	r0, [pc, #168]	@ (8001b64 <MX_GPIO_Init+0x13c>)
 8001abc:	f000 fffe 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Stepper_Step_Pin|Stepper_Dir_Pin|Actuator_1_EN_Pin, GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f240 2103 	movw	r1, #515	@ 0x203
 8001ac6:	4828      	ldr	r0, [pc, #160]	@ (8001b68 <MX_GPIO_Init+0x140>)
 8001ac8:	f000 fff8 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ad2:	4826      	ldr	r0, [pc, #152]	@ (8001b6c <MX_GPIO_Init+0x144>)
 8001ad4:	f000 fff2 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TFT_CS_Pin|TFT_DC_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	21c1      	movs	r1, #193	@ 0xc1
 8001adc:	4824      	ldr	r0, [pc, #144]	@ (8001b70 <MX_GPIO_Init+0x148>)
 8001ade:	f000 ffed 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Actuator1_IN1_Pin Actuaor1_IN2_Pin */
  GPIO_InitStruct.Pin = Actuator1_IN1_Pin|Actuaor1_IN2_Pin;
 8001ae2:	2328      	movs	r3, #40	@ 0x28
 8001ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001af2:	f107 0314 	add.w	r3, r7, #20
 8001af6:	4619      	mov	r1, r3
 8001af8:	481a      	ldr	r0, [pc, #104]	@ (8001b64 <MX_GPIO_Init+0x13c>)
 8001afa:	f000 fe4d 	bl	8002798 <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_Step_Pin Stepper_Dir_Pin Actuator_1_EN_Pin */
  GPIO_InitStruct.Pin = Stepper_Step_Pin|Stepper_Dir_Pin|Actuator_1_EN_Pin;
 8001afe:	f240 2303 	movw	r3, #515	@ 0x203
 8001b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	4814      	ldr	r0, [pc, #80]	@ (8001b68 <MX_GPIO_Init+0x140>)
 8001b18:	f000 fe3e 	bl	8002798 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 8001b1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b22:	2301      	movs	r3, #1
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	480d      	ldr	r0, [pc, #52]	@ (8001b6c <MX_GPIO_Init+0x144>)
 8001b36:	f000 fe2f 	bl	8002798 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_DC_Pin TFT_RST_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_DC_Pin|TFT_RST_Pin;
 8001b3a:	23c1      	movs	r3, #193	@ 0xc1
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4807      	ldr	r0, [pc, #28]	@ (8001b70 <MX_GPIO_Init+0x148>)
 8001b52:	f000 fe21 	bl	8002798 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b56:	bf00      	nop
 8001b58:	3728      	adds	r7, #40	@ 0x28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000
 8001b64:	48001400 	.word	0x48001400
 8001b68:	48000800 	.word	0x48000800
 8001b6c:	48000400 	.word	0x48000400
 8001b70:	48000c00 	.word	0x48000c00

08001b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b78:	b672      	cpsid	i
}
 8001b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <Error_Handler+0x8>

08001b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b92:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba2:	4a08      	ldr	r2, [pc, #32]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b0ae      	sub	sp, #184	@ 0xb8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be0:	f107 0310 	add.w	r3, r7, #16
 8001be4:	2294      	movs	r2, #148	@ 0x94
 8001be6:	2100      	movs	r1, #0
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 ff85 	bl	8006af8 <memset>
  if(hi2c->Instance==I2C1)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a21      	ldr	r2, [pc, #132]	@ (8001c78 <HAL_I2C_MspInit+0xb0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d13b      	bne.n	8001c70 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001bf8:	2340      	movs	r3, #64	@ 0x40
 8001bfa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c00:	f107 0310 	add.w	r3, r7, #16
 8001c04:	4618      	mov	r0, r3
 8001c06:	f002 fce1 	bl	80045cc <HAL_RCCEx_PeriphCLKConfig>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c10:	f7ff ffb0 	bl	8001b74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c14:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c18:	4a18      	ldr	r2, [pc, #96]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c1a:	f043 0302 	orr.w	r3, r3, #2
 8001c1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c20:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c34:	2312      	movs	r3, #18
 8001c36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c40:	2303      	movs	r3, #3
 8001c42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c46:	2304      	movs	r3, #4
 8001c48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c50:	4619      	mov	r1, r3
 8001c52:	480b      	ldr	r0, [pc, #44]	@ (8001c80 <HAL_I2C_MspInit+0xb8>)
 8001c54:	f000 fda0 	bl	8002798 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c5e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c64:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <HAL_I2C_MspInit+0xb4>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c70:	bf00      	nop
 8001c72:	37b8      	adds	r7, #184	@ 0xb8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40005400 	.word	0x40005400
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	48000400 	.word	0x48000400

08001c84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08c      	sub	sp, #48	@ 0x30
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 031c 	add.w	r3, r7, #28
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a2e      	ldr	r2, [pc, #184]	@ (8001d5c <HAL_SPI_MspInit+0xd8>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d128      	bne.n	8001cf8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	4a2d      	ldr	r2, [pc, #180]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cbe:	4b28      	ldr	r3, [pc, #160]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc2:	4a27      	ldr	r2, [pc, #156]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001cc4:	f043 0308 	orr.w	r3, r3, #8
 8001cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cca:	4b25      	ldr	r3, [pc, #148]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8001cd6:	231a      	movs	r3, #26
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	481c      	ldr	r0, [pc, #112]	@ (8001d64 <HAL_SPI_MspInit+0xe0>)
 8001cf2:	f000 fd51 	bl	8002798 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001cf6:	e02c      	b.n	8001d52 <HAL_SPI_MspInit+0xce>
  else if(hspi->Instance==SPI3)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d68 <HAL_SPI_MspInit+0xe4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d127      	bne.n	8001d52 <HAL_SPI_MspInit+0xce>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d02:	4b17      	ldr	r3, [pc, #92]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d06:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d0e:	4b14      	ldr	r3, [pc, #80]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1e:	4a10      	ldr	r2, [pc, #64]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d26:	4b0e      	ldr	r3, [pc, #56]	@ (8001d60 <HAL_SPI_MspInit+0xdc>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001d32:	2338      	movs	r3, #56	@ 0x38
 8001d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d42:	2306      	movs	r3, #6
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4807      	ldr	r0, [pc, #28]	@ (8001d6c <HAL_SPI_MspInit+0xe8>)
 8001d4e:	f000 fd23 	bl	8002798 <HAL_GPIO_Init>
}
 8001d52:	bf00      	nop
 8001d54:	3730      	adds	r7, #48	@ 0x30
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40003800 	.word	0x40003800
 8001d60:	40021000 	.word	0x40021000
 8001d64:	48000c00 	.word	0x48000c00
 8001d68:	40003c00 	.word	0x40003c00
 8001d6c:	48000400 	.word	0x48000400

08001d70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b0b2      	sub	sp, #200	@ 0xc8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d88:	f107 0320 	add.w	r3, r7, #32
 8001d8c:	2294      	movs	r2, #148	@ 0x94
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f004 feb1 	bl	8006af8 <memset>
  if(huart->Instance==USART2)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a53      	ldr	r2, [pc, #332]	@ (8001ee8 <HAL_UART_MspInit+0x178>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d15d      	bne.n	8001e5c <HAL_UART_MspInit+0xec>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001da0:	2302      	movs	r3, #2
 8001da2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da8:	f107 0320 	add.w	r3, r7, #32
 8001dac:	4618      	mov	r0, r3
 8001dae:	f002 fc0d 	bl	80045cc <HAL_RCCEx_PeriphCLKConfig>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001db8:	f7ff fedc 	bl	8001b74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc0:	4a4a      	ldr	r2, [pc, #296]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc8:	4b48      	ldr	r3, [pc, #288]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd0:	61fb      	str	r3, [r7, #28]
 8001dd2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd4:	4b45      	ldr	r3, [pc, #276]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd8:	4a44      	ldr	r2, [pc, #272]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de0:	4b42      	ldr	r3, [pc, #264]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dec:	4b3f      	ldr	r3, [pc, #252]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df0:	4a3e      	ldr	r2, [pc, #248]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001df2:	f043 0308 	orr.w	r3, r3, #8
 8001df6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df8:	4b3c      	ldr	r3, [pc, #240]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfc:	f003 0308 	and.w	r3, r3, #8
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e04:	2308      	movs	r3, #8
 8001e06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e1c:	2307      	movs	r3, #7
 8001e1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e22:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001e26:	4619      	mov	r1, r3
 8001e28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e2c:	f000 fcb4 	bl	8002798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e30:	2320      	movs	r3, #32
 8001e32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	2302      	movs	r3, #2
 8001e38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e48:	2307      	movs	r3, #7
 8001e4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e4e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001e52:	4619      	mov	r1, r3
 8001e54:	4826      	ldr	r0, [pc, #152]	@ (8001ef0 <HAL_UART_MspInit+0x180>)
 8001e56:	f000 fc9f 	bl	8002798 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e5a:	e040      	b.n	8001ede <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART3)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a24      	ldr	r2, [pc, #144]	@ (8001ef4 <HAL_UART_MspInit+0x184>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d13b      	bne.n	8001ede <HAL_UART_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e66:	2304      	movs	r3, #4
 8001e68:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	4618      	mov	r0, r3
 8001e74:	f002 fbaa 	bl	80045cc <HAL_RCCEx_PeriphCLKConfig>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_UART_MspInit+0x112>
      Error_Handler();
 8001e7e:	f7ff fe79 	bl	8001b74 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e82:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e86:	4a19      	ldr	r2, [pc, #100]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e8e:	4b17      	ldr	r3, [pc, #92]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9a:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9e:	4a13      	ldr	r2, [pc, #76]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001ea0:	f043 0308 	orr.w	r3, r3, #8
 8001ea4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ea6:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <HAL_UART_MspInit+0x17c>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eb2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001eb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ecc:	2307      	movs	r3, #7
 8001ece:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <HAL_UART_MspInit+0x180>)
 8001eda:	f000 fc5d 	bl	8002798 <HAL_GPIO_Init>
}
 8001ede:	bf00      	nop
 8001ee0:	37c8      	adds	r7, #200	@ 0xc8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40004400 	.word	0x40004400
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	48000c00 	.word	0x48000c00
 8001ef4:	40004800 	.word	0x40004800

08001ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <NMI_Handler+0x4>

08001f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <HardFault_Handler+0x4>

08001f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <MemManage_Handler+0x4>

08001f10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <BusFault_Handler+0x4>

08001f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <UsageFault_Handler+0x4>

08001f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f4e:	f000 faf9 	bl	8002544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	@ (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	@ (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f004 fdbe 	bl	8006b08 <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	@ (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	@ (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	200a0000 	.word	0x200a0000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	20000538 	.word	0x20000538
 8001fc0:	20000690 	.word	0x20000690

08001fc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fc8:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <SystemInit+0x20>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fce:	4a05      	ldr	r2, [pc, #20]	@ (8001fe4 <SystemInit+0x20>)
 8001fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <xbee_init>:


UART_HandleTypeDef * xbee_uart;

//Sets UART Handle for our UART Stuff.
void xbee_init(UART_HandleTypeDef * uart_handle) {
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	xbee_uart = uart_handle;
 8001ff0:	4a04      	ldr	r2, [pc, #16]	@ (8002004 <xbee_init+0x1c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6013      	str	r3, [r2, #0]
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000053c 	.word	0x2000053c

08002008 <systemInit>:

//Initial Setup w/ server. Sets correct time, receives existing pill data and configuration information from server.
void systemInit(){
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	 xbeeGetHour();
 800200c:	f000 f810 	bl	8002030 <xbeeGetHour>
	 xbeeGetMin();
 8002010:	f000 f832 	bl	8002078 <xbeeGetMin>
	 xbeeGetYear();
 8002014:	f000 f84e 	bl	80020b4 <xbeeGetYear>
	 xbeeGetDayOfWeek();
 8002018:	f000 f870 	bl	80020fc <xbeeGetDayOfWeek>
	 xbeeGetMonth();
 800201c:	f000 f88c 	bl	8002138 <xbeeGetMonth>
	 xbeeGetSec();
 8002020:	f000 f8a8 	bl	8002174 <xbeeGetSec>
	 xbeeGetDate();
 8002024:	f000 f8c4 	bl	80021b0 <xbeeGetDate>
	 xbeeDownloadPills();
 8002028:	f000 f8e0 	bl	80021ec <xbeeDownloadPills>
}
 800202c:	bf00      	nop
 800202e:	bd80      	pop	{r7, pc}

08002030 <xbeeGetHour>:

	void xbeeGetHour(){
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x01;
 8002036:	23a1      	movs	r3, #161	@ 0xa1
 8002038:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 800203a:	4b0e      	ldr	r3, [pc, #56]	@ (8002074 <xbeeGetHour+0x44>)
 800203c:	6818      	ldr	r0, [r3, #0]
 800203e:	1d39      	adds	r1, r7, #4
 8002040:	2364      	movs	r3, #100	@ 0x64
 8002042:	2201      	movs	r2, #1
 8002044:	f003 fdc8 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 8002048:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <xbeeGetHour+0x44>)
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	4639      	mov	r1, r7
 800204e:	2364      	movs	r3, #100	@ 0x64
 8002050:	2201      	movs	r2, #1
 8002052:	f003 fe4f 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetHour(rx_buffer[0]);
 8002056:	783b      	ldrb	r3, [r7, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fca3 	bl	80009a4 <DS1307_SetHour>
		uint8_t test = DS1307_GetHour();
 800205e:	f7fe fc31 	bl	80008c4 <DS1307_GetHour>
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(50);
 8002066:	2032      	movs	r0, #50	@ 0x32
 8002068:	f000 fa8c 	bl	8002584 <HAL_Delay>

	}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	2000053c 	.word	0x2000053c

08002078 <xbeeGetMin>:

	void xbeeGetMin(){
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x02;
 800207e:	23a2      	movs	r3, #162	@ 0xa2
 8002080:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 8002082:	4b0b      	ldr	r3, [pc, #44]	@ (80020b0 <xbeeGetMin+0x38>)
 8002084:	6818      	ldr	r0, [r3, #0]
 8002086:	1d39      	adds	r1, r7, #4
 8002088:	2364      	movs	r3, #100	@ 0x64
 800208a:	2201      	movs	r2, #1
 800208c:	f003 fda4 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 8002090:	4b07      	ldr	r3, [pc, #28]	@ (80020b0 <xbeeGetMin+0x38>)
 8002092:	6818      	ldr	r0, [r3, #0]
 8002094:	4639      	mov	r1, r7
 8002096:	2364      	movs	r3, #100	@ 0x64
 8002098:	2201      	movs	r2, #1
 800209a:	f003 fe2b 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetMinute(rx_buffer[0]);
 800209e:	783b      	ldrb	r3, [r7, #0]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7fe fc94 	bl	80009ce <DS1307_SetMinute>
	}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	2000053c 	.word	0x2000053c

080020b4 <xbeeGetYear>:
	void xbeeGetYear(){
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x05;
 80020ba:	23a5      	movs	r3, #165	@ 0xa5
 80020bc:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [2];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 80020be:	4b0e      	ldr	r3, [pc, #56]	@ (80020f8 <xbeeGetYear+0x44>)
 80020c0:	6818      	ldr	r0, [r3, #0]
 80020c2:	1d39      	adds	r1, r7, #4
 80020c4:	2364      	movs	r3, #100	@ 0x64
 80020c6:	2201      	movs	r2, #1
 80020c8:	f003 fd86 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 2, 100);
 80020cc:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <xbeeGetYear+0x44>)
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	4639      	mov	r1, r7
 80020d2:	2364      	movs	r3, #100	@ 0x64
 80020d4:	2202      	movs	r2, #2
 80020d6:	f003 fe0d 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetYear((rx_buffer[0] << 8) | rx_buffer[1]);
 80020da:	783b      	ldrb	r3, [r7, #0]
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	b21a      	sxth	r2, r3
 80020e0:	787b      	ldrb	r3, [r7, #1]
 80020e2:	b21b      	sxth	r3, r3
 80020e4:	4313      	orrs	r3, r2
 80020e6:	b21b      	sxth	r3, r3
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fc30 	bl	8000950 <DS1307_SetYear>
	}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	2000053c 	.word	0x2000053c

080020fc <xbeeGetDayOfWeek>:
	void xbeeGetDayOfWeek(){
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x08;
 8002102:	23a8      	movs	r3, #168	@ 0xa8
 8002104:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <xbeeGetDayOfWeek+0x38>)
 8002108:	6818      	ldr	r0, [r3, #0]
 800210a:	1d39      	adds	r1, r7, #4
 800210c:	2364      	movs	r3, #100	@ 0x64
 800210e:	2201      	movs	r2, #1
 8002110:	f003 fd62 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 8002114:	4b07      	ldr	r3, [pc, #28]	@ (8002134 <xbeeGetDayOfWeek+0x38>)
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	4639      	mov	r1, r7
 800211a:	2364      	movs	r3, #100	@ 0x64
 800211c:	2201      	movs	r2, #1
 800211e:	f003 fde9 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetDayOfWeek(rx_buffer[0]);
 8002122:	783b      	ldrb	r3, [r7, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fbdc 	bl	80008e2 <DS1307_SetDayOfWeek>
	}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	2000053c 	.word	0x2000053c

08002138 <xbeeGetMonth>:
	void xbeeGetMonth(){
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x06;
 800213e:	23a6      	movs	r3, #166	@ 0xa6
 8002140:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 8002142:	4b0b      	ldr	r3, [pc, #44]	@ (8002170 <xbeeGetMonth+0x38>)
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	1d39      	adds	r1, r7, #4
 8002148:	2364      	movs	r3, #100	@ 0x64
 800214a:	2201      	movs	r2, #1
 800214c:	f003 fd44 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 8002150:	4b07      	ldr	r3, [pc, #28]	@ (8002170 <xbeeGetMonth+0x38>)
 8002152:	6818      	ldr	r0, [r3, #0]
 8002154:	4639      	mov	r1, r7
 8002156:	2364      	movs	r3, #100	@ 0x64
 8002158:	2201      	movs	r2, #1
 800215a:	f003 fdcb 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetMonth(rx_buffer[0]);
 800215e:	783b      	ldrb	r3, [r7, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe fbe2 	bl	800092a <DS1307_SetMonth>
	}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000053c 	.word	0x2000053c

08002174 <xbeeGetSec>:

	void xbeeGetSec(){
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x03;
 800217a:	23a3      	movs	r3, #163	@ 0xa3
 800217c:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 800217e:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <xbeeGetSec+0x38>)
 8002180:	6818      	ldr	r0, [r3, #0]
 8002182:	1d39      	adds	r1, r7, #4
 8002184:	2364      	movs	r3, #100	@ 0x64
 8002186:	2201      	movs	r2, #1
 8002188:	f003 fd26 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 800218c:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <xbeeGetSec+0x38>)
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	4639      	mov	r1, r7
 8002192:	2364      	movs	r3, #100	@ 0x64
 8002194:	2201      	movs	r2, #1
 8002196:	f003 fdad 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetSecond(rx_buffer[0]);
 800219a:	783b      	ldrb	r3, [r7, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe fc28 	bl	80009f2 <DS1307_SetSecond>
	}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	2000053c 	.word	0x2000053c

080021b0 <xbeeGetDate>:

	void xbeeGetDate(){
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
		uint8_t tx_buffer [1];
		tx_buffer [0] = (0xA) << 4 | 0x09;
 80021b6:	23a9      	movs	r3, #169	@ 0xa9
 80021b8:	713b      	strb	r3, [r7, #4]
		uint8_t rx_buffer [1];
		HAL_UART_Transmit(xbee_uart, tx_buffer, 1, 100);
 80021ba:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <xbeeGetDate+0x38>)
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	1d39      	adds	r1, r7, #4
 80021c0:	2364      	movs	r3, #100	@ 0x64
 80021c2:	2201      	movs	r2, #1
 80021c4:	f003 fd08 	bl	8005bd8 <HAL_UART_Transmit>
		HAL_UART_Receive(xbee_uart, rx_buffer, 1, 100);
 80021c8:	4b07      	ldr	r3, [pc, #28]	@ (80021e8 <xbeeGetDate+0x38>)
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	4639      	mov	r1, r7
 80021ce:	2364      	movs	r3, #100	@ 0x64
 80021d0:	2201      	movs	r2, #1
 80021d2:	f003 fd8f 	bl	8005cf4 <HAL_UART_Receive>
		DS1307_SetSecond(rx_buffer[0]);
 80021d6:	783b      	ldrb	r3, [r7, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7fe fc0a 	bl	80009f2 <DS1307_SetSecond>
	}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	2000053c 	.word	0x2000053c

080021ec <xbeeDownloadPills>:

void xbeeUploadPills(){

}
void xbeeDownloadPills(){
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <remap>:


extern SPI_HandleTypeDef hspi3;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b087      	sub	sp, #28
 80021fe:	af00      	add	r7, sp, #0
 8002200:	ed87 0a05 	vstr	s0, [r7, #20]
 8002204:	edc7 0a04 	vstr	s1, [r7, #16]
 8002208:	ed87 1a03 	vstr	s2, [r7, #12]
 800220c:	edc7 1a02 	vstr	s3, [r7, #8]
 8002210:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002214:	ed97 7a05 	vldr	s14, [r7, #20]
 8002218:	edd7 7a04 	vldr	s15, [r7, #16]
 800221c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002220:	edd7 6a01 	vldr	s13, [r7, #4]
 8002224:	edd7 7a02 	vldr	s15, [r7, #8]
 8002228:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800222c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002230:	ed97 7a03 	vldr	s14, [r7, #12]
 8002234:	edd7 7a04 	vldr	s15, [r7, #16]
 8002238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800223c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002240:	edd7 7a02 	vldr	s15, [r7, #8]
 8002244:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002248:	eeb0 0a67 	vmov.f32	s0, s15
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <XPT2046_Init>:

void XPT2046_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800225c:	2200      	movs	r2, #0
 800225e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002262:	4810      	ldr	r0, [pc, #64]	@ (80022a4 <XPT2046_Init+0x4c>)
 8002264:	f000 fc2a 	bl	8002abc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 8002268:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800226c:	2201      	movs	r2, #1
 800226e:	2180      	movs	r1, #128	@ 0x80
 8002270:	480d      	ldr	r0, [pc, #52]	@ (80022a8 <XPT2046_Init+0x50>)
 8002272:	f002 ff66 	bl	8005142 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, 0x00, 1, 1000);
 8002276:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227a:	2201      	movs	r2, #1
 800227c:	2100      	movs	r1, #0
 800227e:	480a      	ldr	r0, [pc, #40]	@ (80022a8 <XPT2046_Init+0x50>)
 8002280:	f002 ff5f 	bl	8005142 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, 0x00, 1, 1000);
 8002284:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002288:	2201      	movs	r2, #1
 800228a:	2100      	movs	r1, #0
 800228c:	4806      	ldr	r0, [pc, #24]	@ (80022a8 <XPT2046_Init+0x50>)
 800228e:	f002 ff58 	bl	8005142 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <XPT2046_Init+0x4c>)
 800229a:	f000 fc0f 	bl	8002abc <HAL_GPIO_WritePin>
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	48000400 	.word	0x48000400
 80022a8:	200003ac 	.word	0x200003ac

080022ac <getRaw>:

uint16_t getRaw(uint8_t address)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	uint16_t LSB, MSB;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022bc:	481c      	ldr	r0, [pc, #112]	@ (8002330 <getRaw+0x84>)
 80022be:	f000 fbfd 	bl	8002abc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f000 f95e 	bl	8002584 <HAL_Delay>
	HAL_SPI_Transmit(&hspi3, &address, 1, 1000);
 80022c8:	1df9      	adds	r1, r7, #7
 80022ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ce:	2201      	movs	r2, #1
 80022d0:	4818      	ldr	r0, [pc, #96]	@ (8002334 <getRaw+0x88>)
 80022d2:	f002 ff36 	bl	8005142 <HAL_SPI_Transmit>
	address = 0x00;
 80022d6:	2300      	movs	r3, #0
 80022d8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&hspi3, &address, &data, sizeof(data), 1000);
 80022da:	f107 020b 	add.w	r2, r7, #11
 80022de:	1df9      	adds	r1, r7, #7
 80022e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	2301      	movs	r3, #1
 80022e8:	4812      	ldr	r0, [pc, #72]	@ (8002334 <getRaw+0x88>)
 80022ea:	f003 f89f 	bl	800542c <HAL_SPI_TransmitReceive>
	MSB = data;   
 80022ee:	7afb      	ldrb	r3, [r7, #11]
 80022f0:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 80022f2:	2300      	movs	r3, #0
 80022f4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&hspi3, &address, &data, sizeof(data), 1000);
 80022f6:	f107 020b 	add.w	r2, r7, #11
 80022fa:	1df9      	adds	r1, r7, #7
 80022fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2301      	movs	r3, #1
 8002304:	480b      	ldr	r0, [pc, #44]	@ (8002334 <getRaw+0x88>)
 8002306:	f003 f891 	bl	800542c <HAL_SPI_TransmitReceive>
	LSB = data;
 800230a:	7afb      	ldrb	r3, [r7, #11]
 800230c:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800230e:	2201      	movs	r2, #1
 8002310:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002314:	4806      	ldr	r0, [pc, #24]	@ (8002330 <getRaw+0x84>)
 8002316:	f000 fbd1 	bl	8002abc <HAL_GPIO_WritePin>
	return ((MSB << 8) | (LSB)) >> 3;
 800231a:	89fb      	ldrh	r3, [r7, #14]
 800231c:	021a      	lsls	r2, r3, #8
 800231e:	89bb      	ldrh	r3, [r7, #12]
 8002320:	4313      	orrs	r3, r2
 8002322:	10db      	asrs	r3, r3, #3
 8002324:	b29b      	uxth	r3, r3
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	48000400 	.word	0x48000400
 8002334:	200003ac 	.word	0x200003ac

08002338 <X>:

inline static uint16_t X(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 800233e:	20d0      	movs	r0, #208	@ 0xd0
 8002340:	f7ff ffb4 	bl	80022ac <getRaw>
 8002344:	4603      	mov	r3, r0
 8002346:	ee07 3a90 	vmov	s15, r3
 800234a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800234e:	ed9f 2a13 	vldr	s4, [pc, #76]	@ 800239c <X+0x64>
 8002352:	eddf 1a13 	vldr	s3, [pc, #76]	@ 80023a0 <X+0x68>
 8002356:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 80023a4 <X+0x6c>
 800235a:	eddf 0a13 	vldr	s1, [pc, #76]	@ 80023a8 <X+0x70>
 800235e:	eeb0 0a67 	vmov.f32	s0, s15
 8002362:	f7ff ff4a 	bl	80021fa <remap>
 8002366:	eef0 7a40 	vmov.f32	s15, s0
 800236a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800236e:	ee17 3a90 	vmov	r3, s15
 8002372:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800237a:	3301      	adds	r3, #1
 800237c:	80fb      	strh	r3, [r7, #6]
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 800237e:	88fb      	ldrh	r3, [r7, #6]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <X+0x58>
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800238a:	d801      	bhi.n	8002390 <X+0x58>
 800238c:	88fb      	ldrh	r3, [r7, #6]
 800238e:	e000      	b.n	8002392 <X+0x5a>
	else return 0;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	439f8000 	.word	0x439f8000
 80023a0:	00000000 	.word	0x00000000
 80023a4:	456d8000 	.word	0x456d8000
 80023a8:	43960000 	.word	0x43960000

080023ac <Y>:

inline static uint16_t Y(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 80023b2:	2090      	movs	r0, #144	@ 0x90
 80023b4:	f7ff ff7a 	bl	80022ac <getRaw>
 80023b8:	4603      	mov	r3, r0
 80023ba:	ee07 3a90 	vmov	s15, r3
 80023be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023c2:	ed9f 2a13 	vldr	s4, [pc, #76]	@ 8002410 <Y+0x64>
 80023c6:	eddf 1a13 	vldr	s3, [pc, #76]	@ 8002414 <Y+0x68>
 80023ca:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8002418 <Y+0x6c>
 80023ce:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800241c <Y+0x70>
 80023d2:	eeb0 0a67 	vmov.f32	s0, s15
 80023d6:	f7ff ff10 	bl	80021fa <remap>
 80023da:	eef0 7a40 	vmov.f32	s15, s0
 80023de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023e2:	ee17 3a90 	vmov	r3, s15
 80023e6:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
 80023e8:	88fb      	ldrh	r3, [r7, #6]
 80023ea:	f5c3 73ef 	rsb	r3, r3, #478	@ 0x1de
 80023ee:	3301      	adds	r3, #1
 80023f0:	80fb      	strh	r3, [r7, #6]
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 80023f2:	88fb      	ldrh	r3, [r7, #6]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <Y+0x58>
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	f5b3 7fef 	cmp.w	r3, #478	@ 0x1de
 80023fe:	d801      	bhi.n	8002404 <Y+0x58>
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	e000      	b.n	8002406 <Y+0x5a>
	else return 0;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	43ef8000 	.word	0x43ef8000
 8002414:	00000000 	.word	0x00000000
 8002418:	456a6000 	.word	0x456a6000
 800241c:	43c80000 	.word	0x43c80000

08002420 <getX>:

uint16_t getX(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
		}
		return x[0];
	} 
	else if (XPT2046_REVERSED) return Y(); else return X();
 8002426:	f7ff ffc1 	bl	80023ac <Y>
 800242a:	4603      	mov	r3, r0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <getY>:

uint16_t getY(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
		}
		return y[0];
	}
	else if (XPT2046_REVERSED) return X(); else return Y();
 800243a:	f7ff ff7d 	bl	8002338 <X>
 800243e:	4603      	mov	r3, r0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002448:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002480 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800244c:	f7ff fdba 	bl	8001fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002450:	480c      	ldr	r0, [pc, #48]	@ (8002484 <LoopForever+0x6>)
  ldr r1, =_edata
 8002452:	490d      	ldr	r1, [pc, #52]	@ (8002488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002454:	4a0d      	ldr	r2, [pc, #52]	@ (800248c <LoopForever+0xe>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002458:	e002      	b.n	8002460 <LoopCopyDataInit>

0800245a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800245a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800245c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800245e:	3304      	adds	r3, #4

08002460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002464:	d3f9      	bcc.n	800245a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002466:	4a0a      	ldr	r2, [pc, #40]	@ (8002490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002468:	4c0a      	ldr	r4, [pc, #40]	@ (8002494 <LoopForever+0x16>)
  movs r3, #0
 800246a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800246c:	e001      	b.n	8002472 <LoopFillZerobss>

0800246e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800246e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002470:	3204      	adds	r2, #4

08002472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002474:	d3fb      	bcc.n	800246e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002476:	f004 fb4d 	bl	8006b14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800247a:	f7ff f8bd 	bl	80015f8 <main>

0800247e <LoopForever>:

LoopForever:
    b LoopForever
 800247e:	e7fe      	b.n	800247e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002480:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002488:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800248c:	08007b70 	.word	0x08007b70
  ldr r2, =_sbss
 8002490:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002494:	2000068c 	.word	0x2000068c

08002498 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002498:	e7fe      	b.n	8002498 <ADC1_IRQHandler>

0800249a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a4:	2003      	movs	r0, #3
 80024a6:	f000 f943 	bl	8002730 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024aa:	200f      	movs	r0, #15
 80024ac:	f000 f80e 	bl	80024cc <HAL_InitTick>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	71fb      	strb	r3, [r7, #7]
 80024ba:	e001      	b.n	80024c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024bc:	f7ff fb60 	bl	8001b80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024c0:	79fb      	ldrb	r3, [r7, #7]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024d8:	4b17      	ldr	r3, [pc, #92]	@ (8002538 <HAL_InitTick+0x6c>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d023      	beq.n	8002528 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024e0:	4b16      	ldr	r3, [pc, #88]	@ (800253c <HAL_InitTick+0x70>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_InitTick+0x6c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f941 	bl	800277e <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10f      	bne.n	8002522 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b0f      	cmp	r3, #15
 8002506:	d809      	bhi.n	800251c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002508:	2200      	movs	r2, #0
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002510:	f000 f919 	bl	8002746 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002514:	4a0a      	ldr	r2, [pc, #40]	@ (8002540 <HAL_InitTick+0x74>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	e007      	b.n	800252c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
 8002520:	e004      	b.n	800252c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]
 8002526:	e001      	b.n	800252c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800252c:	7bfb      	ldrb	r3, [r7, #15]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000000c 	.word	0x2000000c
 800253c:	20000004 	.word	0x20000004
 8002540:	20000008 	.word	0x20000008

08002544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	2000000c 	.word	0x2000000c
 8002568:	20000540 	.word	0x20000540

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000540 	.word	0x20000540

08002584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800258c:	f7ff ffee 	bl	800256c <HAL_GetTick>
 8002590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800259c:	d005      	beq.n	80025aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800259e:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_Delay+0x44>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4413      	add	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025aa:	bf00      	nop
 80025ac:	f7ff ffde 	bl	800256c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d8f7      	bhi.n	80025ac <HAL_Delay+0x28>
  {
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	2000000c 	.word	0x2000000c

080025cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	@ (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db0a      	blt.n	800265a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	490c      	ldr	r1, [pc, #48]	@ (800267c <__NVIC_SetPriority+0x4c>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	440b      	add	r3, r1
 8002654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002658:	e00a      	b.n	8002670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4908      	ldr	r1, [pc, #32]	@ (8002680 <__NVIC_SetPriority+0x50>)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	3b04      	subs	r3, #4
 8002668:	0112      	lsls	r2, r2, #4
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	440b      	add	r3, r1
 800266e:	761a      	strb	r2, [r3, #24]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000e100 	.word	0xe000e100
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2b04      	cmp	r3, #4
 80026a0:	bf28      	it	cs
 80026a2:	2304      	movcs	r3, #4
 80026a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d902      	bls.n	80026b4 <NVIC_EncodePriority+0x30>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	3b03      	subs	r3, #3
 80026b2:	e000      	b.n	80026b6 <NVIC_EncodePriority+0x32>
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	401a      	ands	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43d9      	mvns	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	4313      	orrs	r3, r2
         );
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3b01      	subs	r3, #1
 80026f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026fc:	d301      	bcc.n	8002702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026fe:	2301      	movs	r3, #1
 8002700:	e00f      	b.n	8002722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002702:	4a0a      	ldr	r2, [pc, #40]	@ (800272c <SysTick_Config+0x40>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3b01      	subs	r3, #1
 8002708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270a:	210f      	movs	r1, #15
 800270c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002710:	f7ff ff8e 	bl	8002630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002714:	4b05      	ldr	r3, [pc, #20]	@ (800272c <SysTick_Config+0x40>)
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271a:	4b04      	ldr	r3, [pc, #16]	@ (800272c <SysTick_Config+0x40>)
 800271c:	2207      	movs	r2, #7
 800271e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	e000e010 	.word	0xe000e010

08002730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff ff47 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b086      	sub	sp, #24
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	60b9      	str	r1, [r7, #8]
 8002750:	607a      	str	r2, [r7, #4]
 8002752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002758:	f7ff ff5c 	bl	8002614 <__NVIC_GetPriorityGrouping>
 800275c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	68b9      	ldr	r1, [r7, #8]
 8002762:	6978      	ldr	r0, [r7, #20]
 8002764:	f7ff ff8e 	bl	8002684 <NVIC_EncodePriority>
 8002768:	4602      	mov	r2, r0
 800276a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff5d 	bl	8002630 <__NVIC_SetPriority>
}
 8002776:	bf00      	nop
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff ffb0 	bl	80026ec <SysTick_Config>
 800278c:	4603      	mov	r3, r0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a6:	e166      	b.n	8002a76 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	2101      	movs	r1, #1
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	fa01 f303 	lsl.w	r3, r1, r3
 80027b4:	4013      	ands	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 8158 	beq.w	8002a70 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d005      	beq.n	80027d8 <HAL_GPIO_Init+0x40>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d130      	bne.n	800283a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	2203      	movs	r2, #3
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800280e:	2201      	movs	r2, #1
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	4013      	ands	r3, r2
 800281c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	091b      	lsrs	r3, r3, #4
 8002824:	f003 0201 	and.w	r2, r3, #1
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	2b03      	cmp	r3, #3
 8002844:	d017      	beq.n	8002876 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	2203      	movs	r2, #3
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4013      	ands	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d123      	bne.n	80028ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	08da      	lsrs	r2, r3, #3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3208      	adds	r2, #8
 800288a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	220f      	movs	r2, #15
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4013      	ands	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	691a      	ldr	r2, [r3, #16]
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	08da      	lsrs	r2, r3, #3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	3208      	adds	r2, #8
 80028c4:	6939      	ldr	r1, [r7, #16]
 80028c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	2203      	movs	r2, #3
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4013      	ands	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0203 	and.w	r2, r3, #3
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80b2 	beq.w	8002a70 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290c:	4b61      	ldr	r3, [pc, #388]	@ (8002a94 <HAL_GPIO_Init+0x2fc>)
 800290e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002910:	4a60      	ldr	r2, [pc, #384]	@ (8002a94 <HAL_GPIO_Init+0x2fc>)
 8002912:	f043 0301 	orr.w	r3, r3, #1
 8002916:	6613      	str	r3, [r2, #96]	@ 0x60
 8002918:	4b5e      	ldr	r3, [pc, #376]	@ (8002a94 <HAL_GPIO_Init+0x2fc>)
 800291a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	60bb      	str	r3, [r7, #8]
 8002922:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002924:	4a5c      	ldr	r2, [pc, #368]	@ (8002a98 <HAL_GPIO_Init+0x300>)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	089b      	lsrs	r3, r3, #2
 800292a:	3302      	adds	r3, #2
 800292c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002930:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	220f      	movs	r2, #15
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800294e:	d02b      	beq.n	80029a8 <HAL_GPIO_Init+0x210>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a52      	ldr	r2, [pc, #328]	@ (8002a9c <HAL_GPIO_Init+0x304>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d025      	beq.n	80029a4 <HAL_GPIO_Init+0x20c>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a51      	ldr	r2, [pc, #324]	@ (8002aa0 <HAL_GPIO_Init+0x308>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d01f      	beq.n	80029a0 <HAL_GPIO_Init+0x208>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a50      	ldr	r2, [pc, #320]	@ (8002aa4 <HAL_GPIO_Init+0x30c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d019      	beq.n	800299c <HAL_GPIO_Init+0x204>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa8 <HAL_GPIO_Init+0x310>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d013      	beq.n	8002998 <HAL_GPIO_Init+0x200>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a4e      	ldr	r2, [pc, #312]	@ (8002aac <HAL_GPIO_Init+0x314>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d00d      	beq.n	8002994 <HAL_GPIO_Init+0x1fc>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a4d      	ldr	r2, [pc, #308]	@ (8002ab0 <HAL_GPIO_Init+0x318>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <HAL_GPIO_Init+0x1f8>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a4c      	ldr	r2, [pc, #304]	@ (8002ab4 <HAL_GPIO_Init+0x31c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d101      	bne.n	800298c <HAL_GPIO_Init+0x1f4>
 8002988:	2307      	movs	r3, #7
 800298a:	e00e      	b.n	80029aa <HAL_GPIO_Init+0x212>
 800298c:	2308      	movs	r3, #8
 800298e:	e00c      	b.n	80029aa <HAL_GPIO_Init+0x212>
 8002990:	2306      	movs	r3, #6
 8002992:	e00a      	b.n	80029aa <HAL_GPIO_Init+0x212>
 8002994:	2305      	movs	r3, #5
 8002996:	e008      	b.n	80029aa <HAL_GPIO_Init+0x212>
 8002998:	2304      	movs	r3, #4
 800299a:	e006      	b.n	80029aa <HAL_GPIO_Init+0x212>
 800299c:	2303      	movs	r3, #3
 800299e:	e004      	b.n	80029aa <HAL_GPIO_Init+0x212>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e002      	b.n	80029aa <HAL_GPIO_Init+0x212>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_GPIO_Init+0x212>
 80029a8:	2300      	movs	r3, #0
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	f002 0203 	and.w	r2, r2, #3
 80029b0:	0092      	lsls	r2, r2, #2
 80029b2:	4093      	lsls	r3, r2
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029ba:	4937      	ldr	r1, [pc, #220]	@ (8002a98 <HAL_GPIO_Init+0x300>)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	089b      	lsrs	r3, r3, #2
 80029c0:	3302      	adds	r3, #2
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029c8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029ec:	4a32      	ldr	r2, [pc, #200]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029f2:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a16:	4a28      	ldr	r2, [pc, #160]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a1c:	4b26      	ldr	r3, [pc, #152]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a40:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a46:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a6a:	4a13      	ldr	r2, [pc, #76]	@ (8002ab8 <HAL_GPIO_Init+0x320>)
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3301      	adds	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f47f ae91 	bne.w	80027a8 <HAL_GPIO_Init+0x10>
  }
}
 8002a86:	bf00      	nop
 8002a88:	bf00      	nop
 8002a8a:	371c      	adds	r7, #28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	48000400 	.word	0x48000400
 8002aa0:	48000800 	.word	0x48000800
 8002aa4:	48000c00 	.word	0x48000c00
 8002aa8:	48001000 	.word	0x48001000
 8002aac:	48001400 	.word	0x48001400
 8002ab0:	48001800 	.word	0x48001800
 8002ab4:	48001c00 	.word	0x48001c00
 8002ab8:	40010400 	.word	0x40010400

08002abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	807b      	strh	r3, [r7, #2]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002acc:	787b      	ldrb	r3, [r7, #1]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ad2:	887a      	ldrh	r2, [r7, #2]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ada:	887a      	ldrh	r2, [r7, #2]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e08d      	b.n	8002c1a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d106      	bne.n	8002b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f7ff f858 	bl	8001bc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2224      	movs	r2, #36	@ 0x24
 8002b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0201 	bic.w	r2, r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d107      	bne.n	8002b66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	e006      	b.n	8002b74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d108      	bne.n	8002b8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b8a:	605a      	str	r2, [r3, #4]
 8002b8c:	e007      	b.n	8002b9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691a      	ldr	r2, [r3, #16]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69d9      	ldr	r1, [r3, #28]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1a      	ldr	r2, [r3, #32]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0201 	orr.w	r2, r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2220      	movs	r2, #32
 8002c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
	...

08002c24 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af02      	add	r7, sp, #8
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	607a      	str	r2, [r7, #4]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	460b      	mov	r3, r1
 8002c32:	817b      	strh	r3, [r7, #10]
 8002c34:	4613      	mov	r3, r2
 8002c36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	f040 80fd 	bne.w	8002e40 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_I2C_Master_Transmit+0x30>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e0f6      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c5c:	f7ff fc86 	bl	800256c <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	2319      	movs	r3, #25
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fa0a 	bl	8003088 <I2C_WaitOnFlagUntilTimeout>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e0e1      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2221      	movs	r2, #33	@ 0x21
 8002c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2210      	movs	r2, #16
 8002c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	893a      	ldrh	r2, [r7, #8]
 8002c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	2bff      	cmp	r3, #255	@ 0xff
 8002cae:	d906      	bls.n	8002cbe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	22ff      	movs	r2, #255	@ 0xff
 8002cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002cb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	e007      	b.n	8002cce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002cc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ccc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d024      	beq.n	8002d20 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce6:	1c5a      	adds	r2, r3, #1
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	8979      	ldrh	r1, [r7, #10]
 8002d12:	4b4e      	ldr	r3, [pc, #312]	@ (8002e4c <HAL_I2C_Master_Transmit+0x228>)
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 fbf1 	bl	8003500 <I2C_TransferConfig>
 8002d1e:	e066      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	8979      	ldrh	r1, [r7, #10]
 8002d28:	4b48      	ldr	r3, [pc, #288]	@ (8002e4c <HAL_I2C_Master_Transmit+0x228>)
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 fbe6 	bl	8003500 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d34:	e05b      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	6a39      	ldr	r1, [r7, #32]
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 f9f3 	bl	8003126 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e07b      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5a:	1c5a      	adds	r2, r3, #1
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d72:	3b01      	subs	r3, #1
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d034      	beq.n	8002dee <HAL_I2C_Master_Transmit+0x1ca>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d130      	bne.n	8002dee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	2200      	movs	r2, #0
 8002d94:	2180      	movs	r1, #128	@ 0x80
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f976 	bl	8003088 <I2C_WaitOnFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e04d      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	2bff      	cmp	r3, #255	@ 0xff
 8002dae:	d90e      	bls.n	8002dce <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	22ff      	movs	r2, #255	@ 0xff
 8002db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	8979      	ldrh	r1, [r7, #10]
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 fb9a 	bl	8003500 <I2C_TransferConfig>
 8002dcc:	e00f      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	8979      	ldrh	r1, [r7, #10]
 8002de0:	2300      	movs	r3, #0
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 fb89 	bl	8003500 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d19e      	bne.n	8002d36 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	6a39      	ldr	r1, [r7, #32]
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 f9d9 	bl	80031b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e01a      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2220      	movs	r2, #32
 8002e12:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6859      	ldr	r1, [r3, #4]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e50 <HAL_I2C_Master_Transmit+0x22c>)
 8002e20:	400b      	ands	r3, r1
 8002e22:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e000      	b.n	8002e42 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002e40:	2302      	movs	r3, #2
  }
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	80002000 	.word	0x80002000
 8002e50:	fe00e800 	.word	0xfe00e800

08002e54 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	607a      	str	r2, [r7, #4]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	460b      	mov	r3, r1
 8002e62:	817b      	strh	r3, [r7, #10]
 8002e64:	4613      	mov	r3, r2
 8002e66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	f040 80db 	bne.w	800302c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_I2C_Master_Receive+0x30>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e0d4      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e8c:	f7ff fb6e 	bl	800256c <HAL_GetTick>
 8002e90:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	2319      	movs	r3, #25
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f8f2 	bl	8003088 <I2C_WaitOnFlagUntilTimeout>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e0bf      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2222      	movs	r2, #34	@ 0x22
 8002eb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2210      	movs	r2, #16
 8002eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	893a      	ldrh	r2, [r7, #8]
 8002ece:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2bff      	cmp	r3, #255	@ 0xff
 8002ede:	d90e      	bls.n	8002efe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	22ff      	movs	r2, #255	@ 0xff
 8002ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	8979      	ldrh	r1, [r7, #10]
 8002eee:	4b52      	ldr	r3, [pc, #328]	@ (8003038 <HAL_I2C_Master_Receive+0x1e4>)
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 fb02 	bl	8003500 <I2C_TransferConfig>
 8002efc:	e06d      	b.n	8002fda <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	8979      	ldrh	r1, [r7, #10]
 8002f10:	4b49      	ldr	r3, [pc, #292]	@ (8003038 <HAL_I2C_Master_Receive+0x1e4>)
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 faf1 	bl	8003500 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f1e:	e05c      	b.n	8002fda <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	6a39      	ldr	r1, [r7, #32]
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f000 f989 	bl	800323c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e07c      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	1c5a      	adds	r2, r3, #1
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d034      	beq.n	8002fda <HAL_I2C_Master_Receive+0x186>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d130      	bne.n	8002fda <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2180      	movs	r1, #128	@ 0x80
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 f880 	bl	8003088 <I2C_WaitOnFlagUntilTimeout>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e04d      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	2bff      	cmp	r3, #255	@ 0xff
 8002f9a:	d90e      	bls.n	8002fba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	22ff      	movs	r2, #255	@ 0xff
 8002fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	8979      	ldrh	r1, [r7, #10]
 8002faa:	2300      	movs	r3, #0
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 faa4 	bl	8003500 <I2C_TransferConfig>
 8002fb8:	e00f      	b.n	8002fda <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	8979      	ldrh	r1, [r7, #10]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 fa93 	bl	8003500 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d19d      	bne.n	8002f20 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	6a39      	ldr	r1, [r7, #32]
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f8e3 	bl	80031b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e01a      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	4b0c      	ldr	r3, [pc, #48]	@ (800303c <HAL_I2C_Master_Receive+0x1e8>)
 800300c:	400b      	ands	r3, r1
 800300e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	e000      	b.n	800302e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800302c:	2302      	movs	r3, #2
  }
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	80002400 	.word	0x80002400
 800303c:	fe00e800 	.word	0xfe00e800

08003040 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b02      	cmp	r3, #2
 8003054:	d103      	bne.n	800305e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2200      	movs	r2, #0
 800305c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b01      	cmp	r3, #1
 800306a:	d007      	beq.n	800307c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	699a      	ldr	r2, [r3, #24]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	619a      	str	r2, [r3, #24]
  }
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	603b      	str	r3, [r7, #0]
 8003094:	4613      	mov	r3, r2
 8003096:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003098:	e031      	b.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030a0:	d02d      	beq.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a2:	f7ff fa63 	bl	800256c <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d302      	bcc.n	80030b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d122      	bne.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	4013      	ands	r3, r2
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d113      	bne.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	f043 0220 	orr.w	r2, r3, #32
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2220      	movs	r2, #32
 80030e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e00f      	b.n	800311e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	699a      	ldr	r2, [r3, #24]
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	4013      	ands	r3, r2
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	429a      	cmp	r2, r3
 800310c:	bf0c      	ite	eq
 800310e:	2301      	moveq	r3, #1
 8003110:	2300      	movne	r3, #0
 8003112:	b2db      	uxtb	r3, r3
 8003114:	461a      	mov	r2, r3
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	429a      	cmp	r2, r3
 800311a:	d0be      	beq.n	800309a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b084      	sub	sp, #16
 800312a:	af00      	add	r7, sp, #0
 800312c:	60f8      	str	r0, [r7, #12]
 800312e:	60b9      	str	r1, [r7, #8]
 8003130:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003132:	e033      	b.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	68b9      	ldr	r1, [r7, #8]
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 f901 	bl	8003340 <I2C_IsErrorOccurred>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e031      	b.n	80031ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800314e:	d025      	beq.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003150:	f7ff fa0c 	bl	800256c <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	429a      	cmp	r2, r3
 800315e:	d302      	bcc.n	8003166 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d11a      	bne.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b02      	cmp	r3, #2
 8003172:	d013      	beq.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003178:	f043 0220 	orr.w	r2, r3, #32
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2220      	movs	r2, #32
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e007      	b.n	80031ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d1c4      	bne.n	8003134 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031c0:	e02f      	b.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	68b9      	ldr	r1, [r7, #8]
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f8ba 	bl	8003340 <I2C_IsErrorOccurred>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e02d      	b.n	8003232 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d6:	f7ff f9c9 	bl	800256c <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d302      	bcc.n	80031ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d11a      	bne.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f003 0320 	and.w	r3, r3, #32
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d013      	beq.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	f043 0220 	orr.w	r2, r3, #32
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e007      	b.n	8003232 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	f003 0320 	and.w	r3, r3, #32
 800322c:	2b20      	cmp	r3, #32
 800322e:	d1c8      	bne.n	80031c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
	...

0800323c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003248:	e06b      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f876 	bl	8003340 <I2C_IsErrorOccurred>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e069      	b.n	8003332 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b20      	cmp	r3, #32
 800326a:	d138      	bne.n	80032de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b04      	cmp	r3, #4
 8003278:	d105      	bne.n	8003286 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	e055      	b.n	8003332 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	f003 0310 	and.w	r3, r3, #16
 8003290:	2b10      	cmp	r3, #16
 8003292:	d107      	bne.n	80032a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2210      	movs	r2, #16
 800329a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2204      	movs	r2, #4
 80032a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80032a2:	e002      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2220      	movs	r2, #32
 80032b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6859      	ldr	r1, [r3, #4]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b1f      	ldr	r3, [pc, #124]	@ (800333c <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80032be:	400b      	ands	r3, r1
 80032c0:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e029      	b.n	8003332 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032de:	f7ff f945 	bl	800256c <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d302      	bcc.n	80032f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d116      	bne.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d00f      	beq.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003306:	f043 0220 	orr.w	r2, r3, #32
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2220      	movs	r2, #32
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e007      	b.n	8003332 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b04      	cmp	r3, #4
 800332e:	d18c      	bne.n	800324a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	fe00e800 	.word	0xfe00e800

08003340 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08a      	sub	sp, #40	@ 0x28
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800334c:	2300      	movs	r3, #0
 800334e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2b00      	cmp	r3, #0
 800336a:	d068      	beq.n	800343e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2210      	movs	r2, #16
 8003372:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003374:	e049      	b.n	800340a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800337c:	d045      	beq.n	800340a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800337e:	f7ff f8f5 	bl	800256c <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	429a      	cmp	r2, r3
 800338c:	d302      	bcc.n	8003394 <I2C_IsErrorOccurred+0x54>
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d13a      	bne.n	800340a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b6:	d121      	bne.n	80033fc <I2C_IsErrorOccurred+0xbc>
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033be:	d01d      	beq.n	80033fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	2b20      	cmp	r3, #32
 80033c4:	d01a      	beq.n	80033fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80033d6:	f7ff f8c9 	bl	800256c <HAL_GetTick>
 80033da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033dc:	e00e      	b.n	80033fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033de:	f7ff f8c5 	bl	800256c <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b19      	cmp	r3, #25
 80033ea:	d907      	bls.n	80033fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	f043 0320 	orr.w	r3, r3, #32
 80033f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80033fa:	e006      	b.n	800340a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f003 0320 	and.w	r3, r3, #32
 8003406:	2b20      	cmp	r3, #32
 8003408:	d1e9      	bne.n	80033de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	f003 0320 	and.w	r3, r3, #32
 8003414:	2b20      	cmp	r3, #32
 8003416:	d003      	beq.n	8003420 <I2C_IsErrorOccurred+0xe0>
 8003418:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0aa      	beq.n	8003376 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003424:	2b00      	cmp	r3, #0
 8003426:	d103      	bne.n	8003430 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2220      	movs	r2, #32
 800342e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	f043 0304 	orr.w	r3, r3, #4
 8003436:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00b      	beq.n	8003468 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	f043 0301 	orr.w	r3, r3, #1
 8003456:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003460:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00b      	beq.n	800348a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003482:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00b      	beq.n	80034ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	f043 0302 	orr.w	r3, r3, #2
 800349a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80034ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01c      	beq.n	80034ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f7ff fdc3 	bl	8003040 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6859      	ldr	r1, [r3, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b0d      	ldr	r3, [pc, #52]	@ (80034fc <I2C_IsErrorOccurred+0x1bc>)
 80034c6:	400b      	ands	r3, r1
 80034c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	431a      	orrs	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80034ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3728      	adds	r7, #40	@ 0x28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	fe00e800 	.word	0xfe00e800

08003500 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	460b      	mov	r3, r1
 800350c:	817b      	strh	r3, [r7, #10]
 800350e:	4613      	mov	r3, r2
 8003510:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003512:	897b      	ldrh	r3, [r7, #10]
 8003514:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003518:	7a7b      	ldrb	r3, [r7, #9]
 800351a:	041b      	lsls	r3, r3, #16
 800351c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003520:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	4313      	orrs	r3, r2
 800352a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800352e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	0d5b      	lsrs	r3, r3, #21
 800353a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800353e:	4b08      	ldr	r3, [pc, #32]	@ (8003560 <I2C_TransferConfig+0x60>)
 8003540:	430b      	orrs	r3, r1
 8003542:	43db      	mvns	r3, r3
 8003544:	ea02 0103 	and.w	r1, r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003552:	bf00      	nop
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	03ff63ff 	.word	0x03ff63ff

08003564 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b20      	cmp	r3, #32
 8003578:	d138      	bne.n	80035ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003584:	2302      	movs	r3, #2
 8003586:	e032      	b.n	80035ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2224      	movs	r2, #36	@ 0x24
 8003594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0201 	bic.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80035b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	e000      	b.n	80035ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80035ec:	2302      	movs	r3, #2
  }
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b085      	sub	sp, #20
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b20      	cmp	r3, #32
 800360e:	d139      	bne.n	8003684 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800361a:	2302      	movs	r3, #2
 800361c:	e033      	b.n	8003686 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2224      	movs	r2, #36	@ 0x24
 800362a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800364c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	021b      	lsls	r3, r3, #8
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0201 	orr.w	r2, r2, #1
 800366e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003680:	2300      	movs	r3, #0
 8003682:	e000      	b.n	8003686 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003684:	2302      	movs	r3, #2
  }
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
	...

08003694 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003698:	4b0d      	ldr	r3, [pc, #52]	@ (80036d0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a4:	d102      	bne.n	80036ac <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80036a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036aa:	e00b      	b.n	80036c4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80036ac:	4b08      	ldr	r3, [pc, #32]	@ (80036d0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80036ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ba:	d102      	bne.n	80036c2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80036bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036c0:	e000      	b.n	80036c4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80036c2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	40007000 	.word	0x40007000

080036d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d141      	bne.n	8003766 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036e2:	4b4b      	ldr	r3, [pc, #300]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ee:	d131      	bne.n	8003754 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036f0:	4b47      	ldr	r3, [pc, #284]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036f6:	4a46      	ldr	r2, [pc, #280]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003700:	4b43      	ldr	r3, [pc, #268]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003708:	4a41      	ldr	r2, [pc, #260]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800370e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003710:	4b40      	ldr	r3, [pc, #256]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2232      	movs	r2, #50	@ 0x32
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	4a3f      	ldr	r2, [pc, #252]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800371c:	fba2 2303 	umull	r2, r3, r2, r3
 8003720:	0c9b      	lsrs	r3, r3, #18
 8003722:	3301      	adds	r3, #1
 8003724:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003726:	e002      	b.n	800372e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	3b01      	subs	r3, #1
 800372c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800372e:	4b38      	ldr	r3, [pc, #224]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800373a:	d102      	bne.n	8003742 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1f2      	bne.n	8003728 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003742:	4b33      	ldr	r3, [pc, #204]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800374a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374e:	d158      	bne.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e057      	b.n	8003804 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003754:	4b2e      	ldr	r3, [pc, #184]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375a:	4a2d      	ldr	r2, [pc, #180]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003760:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003764:	e04d      	b.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800376c:	d141      	bne.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800376e:	4b28      	ldr	r3, [pc, #160]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377a:	d131      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800377c:	4b24      	ldr	r3, [pc, #144]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800377e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003782:	4a23      	ldr	r2, [pc, #140]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003788:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800378c:	4b20      	ldr	r3, [pc, #128]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003794:	4a1e      	ldr	r2, [pc, #120]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003796:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800379a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800379c:	4b1d      	ldr	r3, [pc, #116]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2232      	movs	r2, #50	@ 0x32
 80037a2:	fb02 f303 	mul.w	r3, r2, r3
 80037a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037a8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ac:	0c9b      	lsrs	r3, r3, #18
 80037ae:	3301      	adds	r3, #1
 80037b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037b2:	e002      	b.n	80037ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ba:	4b15      	ldr	r3, [pc, #84]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c6:	d102      	bne.n	80037ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f2      	bne.n	80037b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ce:	4b10      	ldr	r3, [pc, #64]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037da:	d112      	bne.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e011      	b.n	8003804 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037f0:	e007      	b.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037f2:	4b07      	ldr	r3, [pc, #28]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037fa:	4a05      	ldr	r2, [pc, #20]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003800:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	40007000 	.word	0x40007000
 8003814:	20000004 	.word	0x20000004
 8003818:	431bde83 	.word	0x431bde83

0800381c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d102      	bne.n	8003830 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	f000 bc08 	b.w	8004040 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003830:	4b96      	ldr	r3, [pc, #600]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 030c 	and.w	r3, r3, #12
 8003838:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800383a:	4b94      	ldr	r3, [pc, #592]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 80e4 	beq.w	8003a1a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d007      	beq.n	8003868 <HAL_RCC_OscConfig+0x4c>
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	2b0c      	cmp	r3, #12
 800385c:	f040 808b 	bne.w	8003976 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	2b01      	cmp	r3, #1
 8003864:	f040 8087 	bne.w	8003976 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003868:	4b88      	ldr	r3, [pc, #544]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d005      	beq.n	8003880 <HAL_RCC_OscConfig+0x64>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e3df      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1a      	ldr	r2, [r3, #32]
 8003884:	4b81      	ldr	r3, [pc, #516]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d004      	beq.n	800389a <HAL_RCC_OscConfig+0x7e>
 8003890:	4b7e      	ldr	r3, [pc, #504]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003898:	e005      	b.n	80038a6 <HAL_RCC_OscConfig+0x8a>
 800389a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 800389c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a0:	091b      	lsrs	r3, r3, #4
 80038a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d223      	bcs.n	80038f2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fdcc 	bl	800444c <RCC_SetFlashLatencyFromMSIRange>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e3c0      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038be:	4b73      	ldr	r3, [pc, #460]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a72      	ldr	r2, [pc, #456]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038c4:	f043 0308 	orr.w	r3, r3, #8
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	4b70      	ldr	r3, [pc, #448]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	496d      	ldr	r1, [pc, #436]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038dc:	4b6b      	ldr	r3, [pc, #428]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	021b      	lsls	r3, r3, #8
 80038ea:	4968      	ldr	r1, [pc, #416]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	604b      	str	r3, [r1, #4]
 80038f0:	e025      	b.n	800393e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038f2:	4b66      	ldr	r3, [pc, #408]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a65      	ldr	r2, [pc, #404]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80038f8:	f043 0308 	orr.w	r3, r3, #8
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	4b63      	ldr	r3, [pc, #396]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	4960      	ldr	r1, [pc, #384]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 800390c:	4313      	orrs	r3, r2
 800390e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003910:	4b5e      	ldr	r3, [pc, #376]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69db      	ldr	r3, [r3, #28]
 800391c:	021b      	lsls	r3, r3, #8
 800391e:	495b      	ldr	r1, [pc, #364]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d109      	bne.n	800393e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	4618      	mov	r0, r3
 8003930:	f000 fd8c 	bl	800444c <RCC_SetFlashLatencyFromMSIRange>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e380      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800393e:	f000 fcc1 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 8003942:	4602      	mov	r2, r0
 8003944:	4b51      	ldr	r3, [pc, #324]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	091b      	lsrs	r3, r3, #4
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	4950      	ldr	r1, [pc, #320]	@ (8003a90 <HAL_RCC_OscConfig+0x274>)
 8003950:	5ccb      	ldrb	r3, [r1, r3]
 8003952:	f003 031f 	and.w	r3, r3, #31
 8003956:	fa22 f303 	lsr.w	r3, r2, r3
 800395a:	4a4e      	ldr	r2, [pc, #312]	@ (8003a94 <HAL_RCC_OscConfig+0x278>)
 800395c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800395e:	4b4e      	ldr	r3, [pc, #312]	@ (8003a98 <HAL_RCC_OscConfig+0x27c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fdb2 	bl	80024cc <HAL_InitTick>
 8003968:	4603      	mov	r3, r0
 800396a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800396c:	7bfb      	ldrb	r3, [r7, #15]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d052      	beq.n	8003a18 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	e364      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d032      	beq.n	80039e4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800397e:	4b43      	ldr	r3, [pc, #268]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a42      	ldr	r2, [pc, #264]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003984:	f043 0301 	orr.w	r3, r3, #1
 8003988:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800398a:	f7fe fdef 	bl	800256c <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003992:	f7fe fdeb 	bl	800256c <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e34d      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039a4:	4b39      	ldr	r3, [pc, #228]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039b0:	4b36      	ldr	r3, [pc, #216]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a35      	ldr	r2, [pc, #212]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039b6:	f043 0308 	orr.w	r3, r3, #8
 80039ba:	6013      	str	r3, [r2, #0]
 80039bc:	4b33      	ldr	r3, [pc, #204]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	4930      	ldr	r1, [pc, #192]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039ce:	4b2f      	ldr	r3, [pc, #188]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	021b      	lsls	r3, r3, #8
 80039dc:	492b      	ldr	r1, [pc, #172]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	604b      	str	r3, [r1, #4]
 80039e2:	e01a      	b.n	8003a1a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039e4:	4b29      	ldr	r3, [pc, #164]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a28      	ldr	r2, [pc, #160]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 80039ea:	f023 0301 	bic.w	r3, r3, #1
 80039ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039f0:	f7fe fdbc 	bl	800256c <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039f8:	f7fe fdb8 	bl	800256c <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e31a      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a0a:	4b20      	ldr	r3, [pc, #128]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x1dc>
 8003a16:	e000      	b.n	8003a1a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a18:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d073      	beq.n	8003b0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_OscConfig+0x21c>
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2b0c      	cmp	r3, #12
 8003a30:	d10e      	bne.n	8003a50 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	2b03      	cmp	r3, #3
 8003a36:	d10b      	bne.n	8003a50 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a38:	4b14      	ldr	r3, [pc, #80]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d063      	beq.n	8003b0c <HAL_RCC_OscConfig+0x2f0>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d15f      	bne.n	8003b0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e2f7      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a58:	d106      	bne.n	8003a68 <HAL_RCC_OscConfig+0x24c>
 8003a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	e025      	b.n	8003ab4 <HAL_RCC_OscConfig+0x298>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a70:	d114      	bne.n	8003a9c <HAL_RCC_OscConfig+0x280>
 8003a72:	4b06      	ldr	r3, [pc, #24]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	4b03      	ldr	r3, [pc, #12]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a02      	ldr	r2, [pc, #8]	@ (8003a8c <HAL_RCC_OscConfig+0x270>)
 8003a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e013      	b.n	8003ab4 <HAL_RCC_OscConfig+0x298>
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	08007abc 	.word	0x08007abc
 8003a94:	20000004 	.word	0x20000004
 8003a98:	20000008 	.word	0x20000008
 8003a9c:	4ba0      	ldr	r3, [pc, #640]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a9f      	ldr	r2, [pc, #636]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	4b9d      	ldr	r3, [pc, #628]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a9c      	ldr	r2, [pc, #624]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d013      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abc:	f7fe fd56 	bl	800256c <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac4:	f7fe fd52 	bl	800256c <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b64      	cmp	r3, #100	@ 0x64
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e2b4      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ad6:	4b92      	ldr	r3, [pc, #584]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x2a8>
 8003ae2:	e014      	b.n	8003b0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7fe fd42 	bl	800256c <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aec:	f7fe fd3e 	bl	800256c <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b64      	cmp	r3, #100	@ 0x64
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e2a0      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003afe:	4b88      	ldr	r3, [pc, #544]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1f0      	bne.n	8003aec <HAL_RCC_OscConfig+0x2d0>
 8003b0a:	e000      	b.n	8003b0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d060      	beq.n	8003bdc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d005      	beq.n	8003b2c <HAL_RCC_OscConfig+0x310>
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d119      	bne.n	8003b5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d116      	bne.n	8003b5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b2c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d005      	beq.n	8003b44 <HAL_RCC_OscConfig+0x328>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e27d      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b44:	4b76      	ldr	r3, [pc, #472]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	061b      	lsls	r3, r3, #24
 8003b52:	4973      	ldr	r1, [pc, #460]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b58:	e040      	b.n	8003bdc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d023      	beq.n	8003baa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b62:	4b6f      	ldr	r3, [pc, #444]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a6e      	ldr	r2, [pc, #440]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fcfd 	bl	800256c <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b76:	f7fe fcf9 	bl	800256c <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e25b      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b88:	4b65      	ldr	r3, [pc, #404]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b94:	4b62      	ldr	r3, [pc, #392]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	495f      	ldr	r1, [pc, #380]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]
 8003ba8:	e018      	b.n	8003bdc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003baa:	4b5d      	ldr	r3, [pc, #372]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a5c      	ldr	r2, [pc, #368]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fcd9 	bl	800256c <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bbe:	f7fe fcd5 	bl	800256c <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e237      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bd0:	4b53      	ldr	r3, [pc, #332]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1f0      	bne.n	8003bbe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d03c      	beq.n	8003c62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01c      	beq.n	8003c2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bf6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003bf8:	f043 0301 	orr.w	r3, r3, #1
 8003bfc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe fcb4 	bl	800256c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe fcb0 	bl	800256c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e212      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c1a:	4b41      	ldr	r3, [pc, #260]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ef      	beq.n	8003c08 <HAL_RCC_OscConfig+0x3ec>
 8003c28:	e01b      	b.n	8003c62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c30:	4a3b      	ldr	r2, [pc, #236]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c32:	f023 0301 	bic.w	r3, r3, #1
 8003c36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3a:	f7fe fc97 	bl	800256c <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c42:	f7fe fc93 	bl	800256c <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e1f5      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c54:	4b32      	ldr	r3, [pc, #200]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1ef      	bne.n	8003c42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0304 	and.w	r3, r3, #4
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 80a6 	beq.w	8003dbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c70:	2300      	movs	r3, #0
 8003c72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c74:	4b2a      	ldr	r3, [pc, #168]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10d      	bne.n	8003c9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c80:	4b27      	ldr	r3, [pc, #156]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c84:	4a26      	ldr	r2, [pc, #152]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c8c:	4b24      	ldr	r3, [pc, #144]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c9c:	4b21      	ldr	r3, [pc, #132]	@ (8003d24 <HAL_RCC_OscConfig+0x508>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d118      	bne.n	8003cda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d24 <HAL_RCC_OscConfig+0x508>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a1d      	ldr	r2, [pc, #116]	@ (8003d24 <HAL_RCC_OscConfig+0x508>)
 8003cae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb4:	f7fe fc5a 	bl	800256c <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbc:	f7fe fc56 	bl	800256c <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e1b8      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cce:	4b15      	ldr	r3, [pc, #84]	@ (8003d24 <HAL_RCC_OscConfig+0x508>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d108      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x4d8>
 8003ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cf2:	e029      	b.n	8003d48 <HAL_RCC_OscConfig+0x52c>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b05      	cmp	r3, #5
 8003cfa:	d115      	bne.n	8003d28 <HAL_RCC_OscConfig+0x50c>
 8003cfc:	4b08      	ldr	r3, [pc, #32]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d02:	4a07      	ldr	r2, [pc, #28]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003d04:	f043 0304 	orr.w	r3, r3, #4
 8003d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d0c:	4b04      	ldr	r3, [pc, #16]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d12:	4a03      	ldr	r2, [pc, #12]	@ (8003d20 <HAL_RCC_OscConfig+0x504>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d1c:	e014      	b.n	8003d48 <HAL_RCC_OscConfig+0x52c>
 8003d1e:	bf00      	nop
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40007000 	.word	0x40007000
 8003d28:	4b9d      	ldr	r3, [pc, #628]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2e:	4a9c      	ldr	r2, [pc, #624]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d30:	f023 0301 	bic.w	r3, r3, #1
 8003d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d38:	4b99      	ldr	r3, [pc, #612]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3e:	4a98      	ldr	r2, [pc, #608]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d40:	f023 0304 	bic.w	r3, r3, #4
 8003d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d016      	beq.n	8003d7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d50:	f7fe fc0c 	bl	800256c <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7fe fc08 	bl	800256c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e168      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d6e:	4b8c      	ldr	r3, [pc, #560]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0ed      	beq.n	8003d58 <HAL_RCC_OscConfig+0x53c>
 8003d7c:	e015      	b.n	8003daa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d7e:	f7fe fbf5 	bl	800256c <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d84:	e00a      	b.n	8003d9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d86:	f7fe fbf1 	bl	800256c <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e151      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d9c:	4b80      	ldr	r3, [pc, #512]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1ed      	bne.n	8003d86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003daa:	7ffb      	ldrb	r3, [r7, #31]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d105      	bne.n	8003dbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003db0:	4b7b      	ldr	r3, [pc, #492]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db4:	4a7a      	ldr	r2, [pc, #488]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0320 	and.w	r3, r3, #32
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d03c      	beq.n	8003e42 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d01c      	beq.n	8003e0a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003dd0:	4b73      	ldr	r3, [pc, #460]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dd6:	4a72      	ldr	r2, [pc, #456]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de0:	f7fe fbc4 	bl	800256c <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003de8:	f7fe fbc0 	bl	800256c <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e122      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003dfa:	4b69      	ldr	r3, [pc, #420]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0ef      	beq.n	8003de8 <HAL_RCC_OscConfig+0x5cc>
 8003e08:	e01b      	b.n	8003e42 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e0a:	4b65      	ldr	r3, [pc, #404]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003e0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e10:	4a63      	ldr	r2, [pc, #396]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003e12:	f023 0301 	bic.w	r3, r3, #1
 8003e16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7fe fba7 	bl	800256c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e22:	f7fe fba3 	bl	800256c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e105      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e34:	4b5a      	ldr	r3, [pc, #360]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003e36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1ef      	bne.n	8003e22 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 80f9 	beq.w	800403e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	f040 80cf 	bne.w	8003ff4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e56:	4b52      	ldr	r3, [pc, #328]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f003 0203 	and.w	r2, r3, #3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d12c      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e74:	3b01      	subs	r3, #1
 8003e76:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d123      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e86:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d11b      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e96:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d113      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea6:	085b      	lsrs	r3, r3, #1
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d109      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	085b      	lsrs	r3, r3, #1
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d071      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2b0c      	cmp	r3, #12
 8003ec8:	d068      	beq.n	8003f9c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003eca:	4b35      	ldr	r3, [pc, #212]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d105      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ed6:	4b32      	ldr	r3, [pc, #200]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e0ac      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ee6:	4b2e      	ldr	r3, [pc, #184]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a2d      	ldr	r2, [pc, #180]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003eec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ef0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ef2:	f7fe fb3b 	bl	800256c <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efa:	f7fe fb37 	bl	800256c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e099      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f0c:	4b24      	ldr	r3, [pc, #144]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f18:	4b21      	ldr	r3, [pc, #132]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <HAL_RCC_OscConfig+0x788>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f28:	3a01      	subs	r2, #1
 8003f2a:	0112      	lsls	r2, r2, #4
 8003f2c:	4311      	orrs	r1, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f32:	0212      	lsls	r2, r2, #8
 8003f34:	4311      	orrs	r1, r2
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f3a:	0852      	lsrs	r2, r2, #1
 8003f3c:	3a01      	subs	r2, #1
 8003f3e:	0552      	lsls	r2, r2, #21
 8003f40:	4311      	orrs	r1, r2
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f46:	0852      	lsrs	r2, r2, #1
 8003f48:	3a01      	subs	r2, #1
 8003f4a:	0652      	lsls	r2, r2, #25
 8003f4c:	4311      	orrs	r1, r2
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f52:	06d2      	lsls	r2, r2, #27
 8003f54:	430a      	orrs	r2, r1
 8003f56:	4912      	ldr	r1, [pc, #72]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f5c:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a0f      	ldr	r2, [pc, #60]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f68:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f74:	f7fe fafa 	bl	800256c <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7c:	f7fe faf6 	bl	800256c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e058      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f8e:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <HAL_RCC_OscConfig+0x784>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0f0      	beq.n	8003f7c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f9a:	e050      	b.n	800403e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e04f      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fa8:	4b27      	ldr	r3, [pc, #156]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d144      	bne.n	800403e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003fb4:	4b24      	ldr	r3, [pc, #144]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a23      	ldr	r2, [pc, #140]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fbe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fc0:	4b21      	ldr	r3, [pc, #132]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	4a20      	ldr	r2, [pc, #128]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fcc:	f7fe face 	bl	800256c <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd4:	f7fe faca 	bl	800256c <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e02c      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fe6:	4b18      	ldr	r3, [pc, #96]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x7b8>
 8003ff2:	e024      	b.n	800403e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b0c      	cmp	r3, #12
 8003ff8:	d01f      	beq.n	800403a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffa:	4b13      	ldr	r3, [pc, #76]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a12      	ldr	r2, [pc, #72]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8004000:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fe fab1 	bl	800256c <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400e:	f7fe faad 	bl	800256c <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e00f      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004020:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1f0      	bne.n	800400e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800402c:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 800402e:	68da      	ldr	r2, [r3, #12]
 8004030:	4905      	ldr	r1, [pc, #20]	@ (8004048 <HAL_RCC_OscConfig+0x82c>)
 8004032:	4b06      	ldr	r3, [pc, #24]	@ (800404c <HAL_RCC_OscConfig+0x830>)
 8004034:	4013      	ands	r3, r2
 8004036:	60cb      	str	r3, [r1, #12]
 8004038:	e001      	b.n	800403e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3720      	adds	r7, #32
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40021000 	.word	0x40021000
 800404c:	feeefffc 	.word	0xfeeefffc

08004050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e11d      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004068:	4b90      	ldr	r3, [pc, #576]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 030f 	and.w	r3, r3, #15
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d910      	bls.n	8004098 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004076:	4b8d      	ldr	r3, [pc, #564]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f023 020f 	bic.w	r2, r3, #15
 800407e:	498b      	ldr	r1, [pc, #556]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	4313      	orrs	r3, r2
 8004084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b89      	ldr	r3, [pc, #548]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e105      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d010      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	4b81      	ldr	r3, [pc, #516]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d908      	bls.n	80040c6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b4:	4b7e      	ldr	r3, [pc, #504]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	497b      	ldr	r1, [pc, #492]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d079      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d11e      	bne.n	8004118 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040da:	4b75      	ldr	r3, [pc, #468]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0dc      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80040ea:	f000 fa09 	bl	8004500 <RCC_GetSysClockFreqFromPLLSource>
 80040ee:	4603      	mov	r3, r0
 80040f0:	4a70      	ldr	r2, [pc, #448]	@ (80042b4 <HAL_RCC_ClockConfig+0x264>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d946      	bls.n	8004184 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80040f6:	4b6e      	ldr	r3, [pc, #440]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d140      	bne.n	8004184 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004102:	4b6b      	ldr	r3, [pc, #428]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800410a:	4a69      	ldr	r2, [pc, #420]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 800410c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004110:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004112:	2380      	movs	r3, #128	@ 0x80
 8004114:	617b      	str	r3, [r7, #20]
 8004116:	e035      	b.n	8004184 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d107      	bne.n	8004130 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004120:	4b63      	ldr	r3, [pc, #396]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d115      	bne.n	8004158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0b9      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d107      	bne.n	8004148 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004138:	4b5d      	ldr	r3, [pc, #372]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d109      	bne.n	8004158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0ad      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004148:	4b59      	ldr	r3, [pc, #356]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0a5      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004158:	f000 f8b4 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 800415c:	4603      	mov	r3, r0
 800415e:	4a55      	ldr	r2, [pc, #340]	@ (80042b4 <HAL_RCC_ClockConfig+0x264>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d90f      	bls.n	8004184 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004164:	4b52      	ldr	r3, [pc, #328]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d109      	bne.n	8004184 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004170:	4b4f      	ldr	r3, [pc, #316]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004178:	4a4d      	ldr	r2, [pc, #308]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 800417a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800417e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004180:	2380      	movs	r3, #128	@ 0x80
 8004182:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004184:	4b4a      	ldr	r3, [pc, #296]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f023 0203 	bic.w	r2, r3, #3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4947      	ldr	r1, [pc, #284]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004192:	4313      	orrs	r3, r2
 8004194:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004196:	f7fe f9e9 	bl	800256c <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800419c:	e00a      	b.n	80041b4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800419e:	f7fe f9e5 	bl	800256c <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e077      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b4:	4b3e      	ldr	r3, [pc, #248]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 020c 	and.w	r2, r3, #12
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d1eb      	bne.n	800419e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2b80      	cmp	r3, #128	@ 0x80
 80041ca:	d105      	bne.n	80041d8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80041cc:	4b38      	ldr	r3, [pc, #224]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	4a37      	ldr	r2, [pc, #220]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80041d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041d6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d010      	beq.n	8004206 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	4b31      	ldr	r3, [pc, #196]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d208      	bcs.n	8004206 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041f4:	4b2e      	ldr	r3, [pc, #184]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	492b      	ldr	r1, [pc, #172]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004202:	4313      	orrs	r3, r2
 8004204:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004206:	4b29      	ldr	r3, [pc, #164]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d210      	bcs.n	8004236 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004214:	4b25      	ldr	r3, [pc, #148]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f023 020f 	bic.w	r2, r3, #15
 800421c:	4923      	ldr	r1, [pc, #140]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004224:	4b21      	ldr	r3, [pc, #132]	@ (80042ac <HAL_RCC_ClockConfig+0x25c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 030f 	and.w	r3, r3, #15
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d001      	beq.n	8004236 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e036      	b.n	80042a4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004242:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	4918      	ldr	r1, [pc, #96]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004250:	4313      	orrs	r3, r2
 8004252:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b00      	cmp	r3, #0
 800425e:	d009      	beq.n	8004274 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004260:	4b13      	ldr	r3, [pc, #76]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4910      	ldr	r1, [pc, #64]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 8004270:	4313      	orrs	r3, r2
 8004272:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004274:	f000 f826 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <HAL_RCC_ClockConfig+0x260>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	091b      	lsrs	r3, r3, #4
 8004280:	f003 030f 	and.w	r3, r3, #15
 8004284:	490c      	ldr	r1, [pc, #48]	@ (80042b8 <HAL_RCC_ClockConfig+0x268>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	f003 031f 	and.w	r3, r3, #31
 800428c:	fa22 f303 	lsr.w	r3, r2, r3
 8004290:	4a0a      	ldr	r2, [pc, #40]	@ (80042bc <HAL_RCC_ClockConfig+0x26c>)
 8004292:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004294:	4b0a      	ldr	r3, [pc, #40]	@ (80042c0 <HAL_RCC_ClockConfig+0x270>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f7fe f917 	bl	80024cc <HAL_InitTick>
 800429e:	4603      	mov	r3, r0
 80042a0:	73fb      	strb	r3, [r7, #15]

  return status;
 80042a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40022000 	.word	0x40022000
 80042b0:	40021000 	.word	0x40021000
 80042b4:	04c4b400 	.word	0x04c4b400
 80042b8:	08007abc 	.word	0x08007abc
 80042bc:	20000004 	.word	0x20000004
 80042c0:	20000008 	.word	0x20000008

080042c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b089      	sub	sp, #36	@ 0x24
 80042c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	61fb      	str	r3, [r7, #28]
 80042ce:	2300      	movs	r3, #0
 80042d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042d2:	4b3e      	ldr	r3, [pc, #248]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042dc:	4b3b      	ldr	r3, [pc, #236]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d005      	beq.n	80042f8 <HAL_RCC_GetSysClockFreq+0x34>
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	2b0c      	cmp	r3, #12
 80042f0:	d121      	bne.n	8004336 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d11e      	bne.n	8004336 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042f8:	4b34      	ldr	r3, [pc, #208]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b00      	cmp	r3, #0
 8004302:	d107      	bne.n	8004314 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004304:	4b31      	ldr	r3, [pc, #196]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004306:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800430a:	0a1b      	lsrs	r3, r3, #8
 800430c:	f003 030f 	and.w	r3, r3, #15
 8004310:	61fb      	str	r3, [r7, #28]
 8004312:	e005      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004314:	4b2d      	ldr	r3, [pc, #180]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	091b      	lsrs	r3, r3, #4
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004320:	4a2b      	ldr	r2, [pc, #172]	@ (80043d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004328:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10d      	bne.n	800434c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004334:	e00a      	b.n	800434c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	2b04      	cmp	r3, #4
 800433a:	d102      	bne.n	8004342 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800433c:	4b25      	ldr	r3, [pc, #148]	@ (80043d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800433e:	61bb      	str	r3, [r7, #24]
 8004340:	e004      	b.n	800434c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	2b08      	cmp	r3, #8
 8004346:	d101      	bne.n	800434c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004348:	4b23      	ldr	r3, [pc, #140]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800434a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	2b0c      	cmp	r3, #12
 8004350:	d134      	bne.n	80043bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004352:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b02      	cmp	r3, #2
 8004360:	d003      	beq.n	800436a <HAL_RCC_GetSysClockFreq+0xa6>
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2b03      	cmp	r3, #3
 8004366:	d003      	beq.n	8004370 <HAL_RCC_GetSysClockFreq+0xac>
 8004368:	e005      	b.n	8004376 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800436a:	4b1a      	ldr	r3, [pc, #104]	@ (80043d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800436c:	617b      	str	r3, [r7, #20]
      break;
 800436e:	e005      	b.n	800437c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004370:	4b19      	ldr	r3, [pc, #100]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004372:	617b      	str	r3, [r7, #20]
      break;
 8004374:	e002      	b.n	800437c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	617b      	str	r3, [r7, #20]
      break;
 800437a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800437c:	4b13      	ldr	r3, [pc, #76]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	3301      	adds	r3, #1
 8004388:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	0a1b      	lsrs	r3, r3, #8
 8004390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	fb03 f202 	mul.w	r2, r3, r2
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043a2:	4b0a      	ldr	r3, [pc, #40]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x108>)
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	0e5b      	lsrs	r3, r3, #25
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	3301      	adds	r3, #1
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80043bc:	69bb      	ldr	r3, [r7, #24]
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3724      	adds	r7, #36	@ 0x24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	40021000 	.word	0x40021000
 80043d0:	08007ad4 	.word	0x08007ad4
 80043d4:	00f42400 	.word	0x00f42400
 80043d8:	007a1200 	.word	0x007a1200

080043dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043e0:	4b03      	ldr	r3, [pc, #12]	@ (80043f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043e2:	681b      	ldr	r3, [r3, #0]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	20000004 	.word	0x20000004

080043f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043f8:	f7ff fff0 	bl	80043dc <HAL_RCC_GetHCLKFreq>
 80043fc:	4602      	mov	r2, r0
 80043fe:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	0a1b      	lsrs	r3, r3, #8
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	4904      	ldr	r1, [pc, #16]	@ (800441c <HAL_RCC_GetPCLK1Freq+0x28>)
 800440a:	5ccb      	ldrb	r3, [r1, r3]
 800440c:	f003 031f 	and.w	r3, r3, #31
 8004410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004414:	4618      	mov	r0, r3
 8004416:	bd80      	pop	{r7, pc}
 8004418:	40021000 	.word	0x40021000
 800441c:	08007acc 	.word	0x08007acc

08004420 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004424:	f7ff ffda 	bl	80043dc <HAL_RCC_GetHCLKFreq>
 8004428:	4602      	mov	r2, r0
 800442a:	4b06      	ldr	r3, [pc, #24]	@ (8004444 <HAL_RCC_GetPCLK2Freq+0x24>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	0adb      	lsrs	r3, r3, #11
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	4904      	ldr	r1, [pc, #16]	@ (8004448 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004436:	5ccb      	ldrb	r3, [r1, r3]
 8004438:	f003 031f 	and.w	r3, r3, #31
 800443c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004440:	4618      	mov	r0, r3
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40021000 	.word	0x40021000
 8004448:	08007acc 	.word	0x08007acc

0800444c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004454:	2300      	movs	r3, #0
 8004456:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004458:	4b27      	ldr	r3, [pc, #156]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800445a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004464:	f7ff f916 	bl	8003694 <HAL_PWREx_GetVoltageRange>
 8004468:	6178      	str	r0, [r7, #20]
 800446a:	e014      	b.n	8004496 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800446c:	4b22      	ldr	r3, [pc, #136]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800446e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004470:	4a21      	ldr	r2, [pc, #132]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004476:	6593      	str	r3, [r2, #88]	@ 0x58
 8004478:	4b1f      	ldr	r3, [pc, #124]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800447a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004484:	f7ff f906 	bl	8003694 <HAL_PWREx_GetVoltageRange>
 8004488:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800448a:	4b1b      	ldr	r3, [pc, #108]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800448c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448e:	4a1a      	ldr	r2, [pc, #104]	@ (80044f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004494:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800449c:	d10b      	bne.n	80044b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b80      	cmp	r3, #128	@ 0x80
 80044a2:	d913      	bls.n	80044cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2ba0      	cmp	r3, #160	@ 0xa0
 80044a8:	d902      	bls.n	80044b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044aa:	2302      	movs	r3, #2
 80044ac:	613b      	str	r3, [r7, #16]
 80044ae:	e00d      	b.n	80044cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044b0:	2301      	movs	r3, #1
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	e00a      	b.n	80044cc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80044ba:	d902      	bls.n	80044c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80044bc:	2302      	movs	r3, #2
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	e004      	b.n	80044cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b70      	cmp	r3, #112	@ 0x70
 80044c6:	d101      	bne.n	80044cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044c8:	2301      	movs	r3, #1
 80044ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f023 020f 	bic.w	r2, r3, #15
 80044d4:	4909      	ldr	r1, [pc, #36]	@ (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	4313      	orrs	r3, r2
 80044da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80044dc:	4b07      	ldr	r3, [pc, #28]	@ (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 030f 	and.w	r3, r3, #15
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d001      	beq.n	80044ee <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	40022000 	.word	0x40022000

08004500 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004506:	4b2d      	ldr	r3, [pc, #180]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b03      	cmp	r3, #3
 8004514:	d00b      	beq.n	800452e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2b03      	cmp	r3, #3
 800451a:	d825      	bhi.n	8004568 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d008      	beq.n	8004534 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d11f      	bne.n	8004568 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004528:	4b25      	ldr	r3, [pc, #148]	@ (80045c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800452a:	613b      	str	r3, [r7, #16]
    break;
 800452c:	e01f      	b.n	800456e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800452e:	4b25      	ldr	r3, [pc, #148]	@ (80045c4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004530:	613b      	str	r3, [r7, #16]
    break;
 8004532:	e01c      	b.n	800456e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004534:	4b21      	ldr	r3, [pc, #132]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d107      	bne.n	8004550 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004540:	4b1e      	ldr	r3, [pc, #120]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004542:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004546:	0a1b      	lsrs	r3, r3, #8
 8004548:	f003 030f 	and.w	r3, r3, #15
 800454c:	617b      	str	r3, [r7, #20]
 800454e:	e005      	b.n	800455c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004550:	4b1a      	ldr	r3, [pc, #104]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	091b      	lsrs	r3, r3, #4
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800455c:	4a1a      	ldr	r2, [pc, #104]	@ (80045c8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004564:	613b      	str	r3, [r7, #16]
    break;
 8004566:	e002      	b.n	800456e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]
    break;
 800456c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800456e:	4b13      	ldr	r3, [pc, #76]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	091b      	lsrs	r3, r3, #4
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	3301      	adds	r3, #1
 800457a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800457c:	4b0f      	ldr	r3, [pc, #60]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	0a1b      	lsrs	r3, r3, #8
 8004582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	fb03 f202 	mul.w	r2, r3, r2
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004594:	4b09      	ldr	r3, [pc, #36]	@ (80045bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	0e5b      	lsrs	r3, r3, #25
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	3301      	adds	r3, #1
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ac:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80045ae:	683b      	ldr	r3, [r7, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	371c      	adds	r7, #28
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	40021000 	.word	0x40021000
 80045c0:	00f42400 	.word	0x00f42400
 80045c4:	007a1200 	.word	0x007a1200
 80045c8:	08007ad4 	.word	0x08007ad4

080045cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045d4:	2300      	movs	r3, #0
 80045d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045d8:	2300      	movs	r3, #0
 80045da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d040      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045ec:	2b80      	cmp	r3, #128	@ 0x80
 80045ee:	d02a      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045f0:	2b80      	cmp	r3, #128	@ 0x80
 80045f2:	d825      	bhi.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045f4:	2b60      	cmp	r3, #96	@ 0x60
 80045f6:	d026      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045f8:	2b60      	cmp	r3, #96	@ 0x60
 80045fa:	d821      	bhi.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80045fc:	2b40      	cmp	r3, #64	@ 0x40
 80045fe:	d006      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004600:	2b40      	cmp	r3, #64	@ 0x40
 8004602:	d81d      	bhi.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004604:	2b00      	cmp	r3, #0
 8004606:	d009      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004608:	2b20      	cmp	r3, #32
 800460a:	d010      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800460c:	e018      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800460e:	4b89      	ldr	r3, [pc, #548]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	4a88      	ldr	r2, [pc, #544]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004618:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800461a:	e015      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3304      	adds	r3, #4
 8004620:	2100      	movs	r1, #0
 8004622:	4618      	mov	r0, r3
 8004624:	f000 fb02 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800462c:	e00c      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3320      	adds	r3, #32
 8004632:	2100      	movs	r1, #0
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fbed 	bl	8004e14 <RCCEx_PLLSAI2_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800463e:	e003      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	74fb      	strb	r3, [r7, #19]
      break;
 8004644:	e000      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004646:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004648:	7cfb      	ldrb	r3, [r7, #19]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10b      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800464e:	4b79      	ldr	r3, [pc, #484]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004650:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004654:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800465c:	4975      	ldr	r1, [pc, #468]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800465e:	4313      	orrs	r3, r2
 8004660:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004664:	e001      	b.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004666:	7cfb      	ldrb	r3, [r7, #19]
 8004668:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d047      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467e:	d030      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004684:	d82a      	bhi.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004686:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800468a:	d02a      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800468c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004690:	d824      	bhi.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004692:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004696:	d008      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800469c:	d81e      	bhi.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00a      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80046a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a6:	d010      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80046a8:	e018      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046aa:	4b62      	ldr	r3, [pc, #392]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	4a61      	ldr	r2, [pc, #388]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046b4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046b6:	e015      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3304      	adds	r3, #4
 80046bc:	2100      	movs	r1, #0
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fab4 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 80046c4:	4603      	mov	r3, r0
 80046c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046c8:	e00c      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3320      	adds	r3, #32
 80046ce:	2100      	movs	r1, #0
 80046d0:	4618      	mov	r0, r3
 80046d2:	f000 fb9f 	bl	8004e14 <RCCEx_PLLSAI2_Config>
 80046d6:	4603      	mov	r3, r0
 80046d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046da:	e003      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	74fb      	strb	r3, [r7, #19]
      break;
 80046e0:	e000      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80046e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046e4:	7cfb      	ldrb	r3, [r7, #19]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10b      	bne.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046ea:	4b52      	ldr	r3, [pc, #328]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f8:	494e      	ldr	r1, [pc, #312]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004700:	e001      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004702:	7cfb      	ldrb	r3, [r7, #19]
 8004704:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 809f 	beq.w	8004852 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004714:	2300      	movs	r3, #0
 8004716:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004718:	4b46      	ldr	r3, [pc, #280]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004724:	2301      	movs	r3, #1
 8004726:	e000      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004728:	2300      	movs	r3, #0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00d      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800472e:	4b41      	ldr	r3, [pc, #260]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004732:	4a40      	ldr	r2, [pc, #256]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004738:	6593      	str	r3, [r2, #88]	@ 0x58
 800473a:	4b3e      	ldr	r3, [pc, #248]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800473c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004742:	60bb      	str	r3, [r7, #8]
 8004744:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004746:	2301      	movs	r3, #1
 8004748:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800474a:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a3a      	ldr	r2, [pc, #232]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004756:	f7fd ff09 	bl	800256c <HAL_GetTick>
 800475a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800475c:	e009      	b.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475e:	f7fd ff05 	bl	800256c <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d902      	bls.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	74fb      	strb	r3, [r7, #19]
        break;
 8004770:	e005      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004772:	4b31      	ldr	r3, [pc, #196]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477a:	2b00      	cmp	r3, #0
 800477c:	d0ef      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d15b      	bne.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004784:	4b2b      	ldr	r3, [pc, #172]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800478a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800478e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d01f      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d019      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047a2:	4b24      	ldr	r3, [pc, #144]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ac:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047ae:	4b21      	ldr	r3, [pc, #132]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047be:	4b1d      	ldr	r3, [pc, #116]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80047ce:	4a19      	ldr	r2, [pc, #100]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d016      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e0:	f7fd fec4 	bl	800256c <HAL_GetTick>
 80047e4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047e6:	e00b      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e8:	f7fd fec0 	bl	800256c <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d902      	bls.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	74fb      	strb	r3, [r7, #19]
            break;
 80047fe:	e006      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004800:	4b0c      	ldr	r3, [pc, #48]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0ec      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800480e:	7cfb      	ldrb	r3, [r7, #19]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10c      	bne.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004814:	4b07      	ldr	r3, [pc, #28]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004824:	4903      	ldr	r1, [pc, #12]	@ (8004834 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800482c:	e008      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800482e:	7cfb      	ldrb	r3, [r7, #19]
 8004830:	74bb      	strb	r3, [r7, #18]
 8004832:	e005      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004834:	40021000 	.word	0x40021000
 8004838:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800483c:	7cfb      	ldrb	r3, [r7, #19]
 800483e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004840:	7c7b      	ldrb	r3, [r7, #17]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d105      	bne.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004846:	4ba0      	ldr	r3, [pc, #640]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484a:	4a9f      	ldr	r2, [pc, #636]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800484c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004850:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800485e:	4b9a      	ldr	r3, [pc, #616]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004864:	f023 0203 	bic.w	r2, r3, #3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800486c:	4996      	ldr	r1, [pc, #600]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004880:	4b91      	ldr	r3, [pc, #580]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004886:	f023 020c 	bic.w	r2, r3, #12
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488e:	498e      	ldr	r1, [pc, #568]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0304 	and.w	r3, r3, #4
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048a2:	4b89      	ldr	r3, [pc, #548]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b0:	4985      	ldr	r1, [pc, #532]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048c4:	4b80      	ldr	r3, [pc, #512]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d2:	497d      	ldr	r1, [pc, #500]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0310 	and.w	r3, r3, #16
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048e6:	4b78      	ldr	r3, [pc, #480]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048f4:	4974      	ldr	r1, [pc, #464]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0320 	and.w	r3, r3, #32
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004908:	4b6f      	ldr	r3, [pc, #444]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800490a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004916:	496c      	ldr	r1, [pc, #432]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800492a:	4b67      	ldr	r3, [pc, #412]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004930:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004938:	4963      	ldr	r1, [pc, #396]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800494c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800494e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004952:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800495a:	495b      	ldr	r1, [pc, #364]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800495c:	4313      	orrs	r3, r2
 800495e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800496e:	4b56      	ldr	r3, [pc, #344]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004974:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497c:	4952      	ldr	r1, [pc, #328]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00a      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004990:	4b4d      	ldr	r3, [pc, #308]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004996:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499e:	494a      	ldr	r1, [pc, #296]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049b2:	4b45      	ldr	r3, [pc, #276]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c0:	4941      	ldr	r1, [pc, #260]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00a      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80049d4:	4b3c      	ldr	r3, [pc, #240]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049da:	f023 0203 	bic.w	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e2:	4939      	ldr	r1, [pc, #228]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d028      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049f6:	4b34      	ldr	r3, [pc, #208]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a04:	4930      	ldr	r1, [pc, #192]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a14:	d106      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a16:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	4a2b      	ldr	r2, [pc, #172]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a1c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a20:	60d3      	str	r3, [r2, #12]
 8004a22:	e011      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a2c:	d10c      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	3304      	adds	r3, #4
 8004a32:	2101      	movs	r1, #1
 8004a34:	4618      	mov	r0, r3
 8004a36:	f000 f8f9 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a3e:	7cfb      	ldrb	r3, [r7, #19]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004a44:	7cfb      	ldrb	r3, [r7, #19]
 8004a46:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d04d      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a5c:	d108      	bne.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a64:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a6e:	e012      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004a70:	4b15      	ldr	r3, [pc, #84]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a76:	4a14      	ldr	r2, [pc, #80]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a7c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004a80:	4b11      	ldr	r3, [pc, #68]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a8e:	490e      	ldr	r1, [pc, #56]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a9e:	d106      	bne.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa0:	4b09      	ldr	r3, [pc, #36]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4a08      	ldr	r2, [pc, #32]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aaa:	60d3      	str	r3, [r2, #12]
 8004aac:	e020      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ab2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ab6:	d109      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ab8:	4b03      	ldr	r3, [pc, #12]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	4a02      	ldr	r2, [pc, #8]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004abe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ac2:	60d3      	str	r3, [r2, #12]
 8004ac4:	e014      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004ac6:	bf00      	nop
 8004ac8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ad0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ad4:	d10c      	bne.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3304      	adds	r3, #4
 8004ada:	2101      	movs	r1, #1
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 f8a5 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ae6:	7cfb      	ldrb	r3, [r7, #19]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004aec:	7cfb      	ldrb	r3, [r7, #19]
 8004aee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d028      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004afc:	4b4a      	ldr	r3, [pc, #296]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b0a:	4947      	ldr	r1, [pc, #284]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b1a:	d106      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b1c:	4b42      	ldr	r3, [pc, #264]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	4a41      	ldr	r2, [pc, #260]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b26:	60d3      	str	r3, [r2, #12]
 8004b28:	e011      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b32:	d10c      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3304      	adds	r3, #4
 8004b38:	2101      	movs	r1, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f876 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004b4a:	7cfb      	ldrb	r3, [r7, #19]
 8004b4c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d01e      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b5a:	4b33      	ldr	r3, [pc, #204]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b60:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b6a:	492f      	ldr	r1, [pc, #188]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b7c:	d10c      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3304      	adds	r3, #4
 8004b82:	2102      	movs	r1, #2
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f851 	bl	8004c2c <RCCEx_PLLSAI1_Config>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b8e:	7cfb      	ldrb	r3, [r7, #19]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004b94:	7cfb      	ldrb	r3, [r7, #19]
 8004b96:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00b      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ba4:	4b20      	ldr	r3, [pc, #128]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ba6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004baa:	f023 0204 	bic.w	r2, r3, #4
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bb4:	491c      	ldr	r1, [pc, #112]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00b      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004bc8:	4b17      	ldr	r3, [pc, #92]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bce:	f023 0218 	bic.w	r2, r3, #24
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd8:	4913      	ldr	r1, [pc, #76]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d017      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004bec:	4b0e      	ldr	r3, [pc, #56]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bfc:	490a      	ldr	r1, [pc, #40]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c10:	4b05      	ldr	r3, [pc, #20]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	4a04      	ldr	r2, [pc, #16]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c1a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	40021000 	.word	0x40021000

08004c2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c3a:	4b72      	ldr	r3, [pc, #456]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f003 0303 	and.w	r3, r3, #3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00e      	beq.n	8004c64 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c46:	4b6f      	ldr	r3, [pc, #444]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 0203 	and.w	r2, r3, #3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d103      	bne.n	8004c5e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
       ||
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d142      	bne.n	8004ce4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	73fb      	strb	r3, [r7, #15]
 8004c62:	e03f      	b.n	8004ce4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d018      	beq.n	8004c9e <RCCEx_PLLSAI1_Config+0x72>
 8004c6c:	2b03      	cmp	r3, #3
 8004c6e:	d825      	bhi.n	8004cbc <RCCEx_PLLSAI1_Config+0x90>
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d002      	beq.n	8004c7a <RCCEx_PLLSAI1_Config+0x4e>
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d009      	beq.n	8004c8c <RCCEx_PLLSAI1_Config+0x60>
 8004c78:	e020      	b.n	8004cbc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c7a:	4b62      	ldr	r3, [pc, #392]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d11d      	bne.n	8004cc2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c8a:	e01a      	b.n	8004cc2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c8c:	4b5d      	ldr	r3, [pc, #372]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d116      	bne.n	8004cc6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c9c:	e013      	b.n	8004cc6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c9e:	4b59      	ldr	r3, [pc, #356]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10f      	bne.n	8004cca <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004caa:	4b56      	ldr	r3, [pc, #344]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d109      	bne.n	8004cca <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cba:	e006      	b.n	8004cca <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004cc0:	e004      	b.n	8004ccc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004cc2:	bf00      	nop
 8004cc4:	e002      	b.n	8004ccc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004cc6:	bf00      	nop
 8004cc8:	e000      	b.n	8004ccc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004cca:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d108      	bne.n	8004ce4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f023 0203 	bic.w	r2, r3, #3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4949      	ldr	r1, [pc, #292]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f040 8086 	bne.w	8004df8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004cec:	4b45      	ldr	r3, [pc, #276]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a44      	ldr	r2, [pc, #272]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004cf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cf8:	f7fd fc38 	bl	800256c <HAL_GetTick>
 8004cfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cfe:	e009      	b.n	8004d14 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d00:	f7fd fc34 	bl	800256c <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d902      	bls.n	8004d14 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	73fb      	strb	r3, [r7, #15]
        break;
 8004d12:	e005      	b.n	8004d20 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d14:	4b3b      	ldr	r3, [pc, #236]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1ef      	bne.n	8004d00 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d168      	bne.n	8004df8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d113      	bne.n	8004d54 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d2c:	4b35      	ldr	r3, [pc, #212]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d2e:	691a      	ldr	r2, [r3, #16]
 8004d30:	4b35      	ldr	r3, [pc, #212]	@ (8004e08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d32:	4013      	ands	r3, r2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6892      	ldr	r2, [r2, #8]
 8004d38:	0211      	lsls	r1, r2, #8
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	68d2      	ldr	r2, [r2, #12]
 8004d3e:	06d2      	lsls	r2, r2, #27
 8004d40:	4311      	orrs	r1, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6852      	ldr	r2, [r2, #4]
 8004d46:	3a01      	subs	r2, #1
 8004d48:	0112      	lsls	r2, r2, #4
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	492d      	ldr	r1, [pc, #180]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	610b      	str	r3, [r1, #16]
 8004d52:	e02d      	b.n	8004db0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d115      	bne.n	8004d86 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8004e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6892      	ldr	r2, [r2, #8]
 8004d66:	0211      	lsls	r1, r2, #8
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6912      	ldr	r2, [r2, #16]
 8004d6c:	0852      	lsrs	r2, r2, #1
 8004d6e:	3a01      	subs	r2, #1
 8004d70:	0552      	lsls	r2, r2, #21
 8004d72:	4311      	orrs	r1, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6852      	ldr	r2, [r2, #4]
 8004d78:	3a01      	subs	r2, #1
 8004d7a:	0112      	lsls	r2, r2, #4
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	4921      	ldr	r1, [pc, #132]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	610b      	str	r3, [r1, #16]
 8004d84:	e014      	b.n	8004db0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d86:	4b1f      	ldr	r3, [pc, #124]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d88:	691a      	ldr	r2, [r3, #16]
 8004d8a:	4b21      	ldr	r3, [pc, #132]	@ (8004e10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6892      	ldr	r2, [r2, #8]
 8004d92:	0211      	lsls	r1, r2, #8
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6952      	ldr	r2, [r2, #20]
 8004d98:	0852      	lsrs	r2, r2, #1
 8004d9a:	3a01      	subs	r2, #1
 8004d9c:	0652      	lsls	r2, r2, #25
 8004d9e:	4311      	orrs	r1, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6852      	ldr	r2, [r2, #4]
 8004da4:	3a01      	subs	r2, #1
 8004da6:	0112      	lsls	r2, r2, #4
 8004da8:	430a      	orrs	r2, r1
 8004daa:	4916      	ldr	r1, [pc, #88]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004db0:	4b14      	ldr	r3, [pc, #80]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a13      	ldr	r2, [pc, #76]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004db6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004dba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dbc:	f7fd fbd6 	bl	800256c <HAL_GetTick>
 8004dc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dc2:	e009      	b.n	8004dd8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dc4:	f7fd fbd2 	bl	800256c <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d902      	bls.n	8004dd8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	73fb      	strb	r3, [r7, #15]
          break;
 8004dd6:	e005      	b.n	8004de4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0ef      	beq.n	8004dc4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004dea:	4b06      	ldr	r3, [pc, #24]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dec:	691a      	ldr	r2, [r3, #16]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	4904      	ldr	r1, [pc, #16]	@ (8004e04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40021000 	.word	0x40021000
 8004e08:	07ff800f 	.word	0x07ff800f
 8004e0c:	ff9f800f 	.word	0xff9f800f
 8004e10:	f9ff800f 	.word	0xf9ff800f

08004e14 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e22:	4b72      	ldr	r3, [pc, #456]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00e      	beq.n	8004e4c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f003 0203 	and.w	r2, r3, #3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d103      	bne.n	8004e46 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
       ||
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d142      	bne.n	8004ecc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	73fb      	strb	r3, [r7, #15]
 8004e4a:	e03f      	b.n	8004ecc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b03      	cmp	r3, #3
 8004e52:	d018      	beq.n	8004e86 <RCCEx_PLLSAI2_Config+0x72>
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d825      	bhi.n	8004ea4 <RCCEx_PLLSAI2_Config+0x90>
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d002      	beq.n	8004e62 <RCCEx_PLLSAI2_Config+0x4e>
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d009      	beq.n	8004e74 <RCCEx_PLLSAI2_Config+0x60>
 8004e60:	e020      	b.n	8004ea4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e62:	4b62      	ldr	r3, [pc, #392]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d11d      	bne.n	8004eaa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e72:	e01a      	b.n	8004eaa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e74:	4b5d      	ldr	r3, [pc, #372]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d116      	bne.n	8004eae <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e84:	e013      	b.n	8004eae <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e86:	4b59      	ldr	r3, [pc, #356]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10f      	bne.n	8004eb2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e92:	4b56      	ldr	r3, [pc, #344]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ea2:	e006      	b.n	8004eb2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea8:	e004      	b.n	8004eb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004eaa:	bf00      	nop
 8004eac:	e002      	b.n	8004eb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e000      	b.n	8004eb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004eb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004eb4:	7bfb      	ldrb	r3, [r7, #15]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d108      	bne.n	8004ecc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004eba:	4b4c      	ldr	r3, [pc, #304]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f023 0203 	bic.w	r2, r3, #3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4949      	ldr	r1, [pc, #292]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f040 8086 	bne.w	8004fe0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ed4:	4b45      	ldr	r3, [pc, #276]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a44      	ldr	r2, [pc, #272]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004eda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ede:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ee0:	f7fd fb44 	bl	800256c <HAL_GetTick>
 8004ee4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ee6:	e009      	b.n	8004efc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ee8:	f7fd fb40 	bl	800256c <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d902      	bls.n	8004efc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	73fb      	strb	r3, [r7, #15]
        break;
 8004efa:	e005      	b.n	8004f08 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004efc:	4b3b      	ldr	r3, [pc, #236]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1ef      	bne.n	8004ee8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d168      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d113      	bne.n	8004f3c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f14:	4b35      	ldr	r3, [pc, #212]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f16:	695a      	ldr	r2, [r3, #20]
 8004f18:	4b35      	ldr	r3, [pc, #212]	@ (8004ff0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6892      	ldr	r2, [r2, #8]
 8004f20:	0211      	lsls	r1, r2, #8
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68d2      	ldr	r2, [r2, #12]
 8004f26:	06d2      	lsls	r2, r2, #27
 8004f28:	4311      	orrs	r1, r2
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6852      	ldr	r2, [r2, #4]
 8004f2e:	3a01      	subs	r2, #1
 8004f30:	0112      	lsls	r2, r2, #4
 8004f32:	430a      	orrs	r2, r1
 8004f34:	492d      	ldr	r1, [pc, #180]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	614b      	str	r3, [r1, #20]
 8004f3a:	e02d      	b.n	8004f98 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d115      	bne.n	8004f6e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f42:	4b2a      	ldr	r3, [pc, #168]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f44:	695a      	ldr	r2, [r3, #20]
 8004f46:	4b2b      	ldr	r3, [pc, #172]	@ (8004ff4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004f48:	4013      	ands	r3, r2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6892      	ldr	r2, [r2, #8]
 8004f4e:	0211      	lsls	r1, r2, #8
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6912      	ldr	r2, [r2, #16]
 8004f54:	0852      	lsrs	r2, r2, #1
 8004f56:	3a01      	subs	r2, #1
 8004f58:	0552      	lsls	r2, r2, #21
 8004f5a:	4311      	orrs	r1, r2
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	6852      	ldr	r2, [r2, #4]
 8004f60:	3a01      	subs	r2, #1
 8004f62:	0112      	lsls	r2, r2, #4
 8004f64:	430a      	orrs	r2, r1
 8004f66:	4921      	ldr	r1, [pc, #132]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	614b      	str	r3, [r1, #20]
 8004f6c:	e014      	b.n	8004f98 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f70:	695a      	ldr	r2, [r3, #20]
 8004f72:	4b21      	ldr	r3, [pc, #132]	@ (8004ff8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6892      	ldr	r2, [r2, #8]
 8004f7a:	0211      	lsls	r1, r2, #8
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6952      	ldr	r2, [r2, #20]
 8004f80:	0852      	lsrs	r2, r2, #1
 8004f82:	3a01      	subs	r2, #1
 8004f84:	0652      	lsls	r2, r2, #25
 8004f86:	4311      	orrs	r1, r2
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6852      	ldr	r2, [r2, #4]
 8004f8c:	3a01      	subs	r2, #1
 8004f8e:	0112      	lsls	r2, r2, #4
 8004f90:	430a      	orrs	r2, r1
 8004f92:	4916      	ldr	r1, [pc, #88]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f98:	4b14      	ldr	r3, [pc, #80]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a13      	ldr	r2, [pc, #76]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fa2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa4:	f7fd fae2 	bl	800256c <HAL_GetTick>
 8004fa8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004faa:	e009      	b.n	8004fc0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fac:	f7fd fade 	bl	800256c <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d902      	bls.n	8004fc0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	73fb      	strb	r3, [r7, #15]
          break;
 8004fbe:	e005      	b.n	8004fcc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0ef      	beq.n	8004fac <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d106      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004fd2:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fd4:	695a      	ldr	r2, [r3, #20]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	4904      	ldr	r1, [pc, #16]	@ (8004fec <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	07ff800f 	.word	0x07ff800f
 8004ff4:	ff9f800f 	.word	0xff9f800f
 8004ff8:	f9ff800f 	.word	0xf9ff800f

08004ffc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e095      	b.n	800513a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	2b00      	cmp	r3, #0
 8005014:	d108      	bne.n	8005028 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800501e:	d009      	beq.n	8005034 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	61da      	str	r2, [r3, #28]
 8005026:	e005      	b.n	8005034 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fc fe18 	bl	8001c84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005074:	d902      	bls.n	800507c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005076:	2300      	movs	r3, #0
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	e002      	b.n	8005082 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800507c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005080:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800508a:	d007      	beq.n	800509c <HAL_SPI_Init+0xa0>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005094:	d002      	beq.n	800509c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	431a      	orrs	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050de:	ea42 0103 	orr.w	r1, r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	0c1b      	lsrs	r3, r3, #16
 80050f8:	f003 0204 	and.w	r2, r3, #4
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005118:	ea42 0103 	orr.w	r1, r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b088      	sub	sp, #32
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	603b      	str	r3, [r7, #0]
 800514e:	4613      	mov	r3, r2
 8005150:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005152:	2300      	movs	r3, #0
 8005154:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800515c:	2b01      	cmp	r3, #1
 800515e:	d101      	bne.n	8005164 <HAL_SPI_Transmit+0x22>
 8005160:	2302      	movs	r3, #2
 8005162:	e15f      	b.n	8005424 <HAL_SPI_Transmit+0x2e2>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800516c:	f7fd f9fe 	bl	800256c <HAL_GetTick>
 8005170:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005172:	88fb      	ldrh	r3, [r7, #6]
 8005174:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b01      	cmp	r3, #1
 8005180:	d002      	beq.n	8005188 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005182:	2302      	movs	r3, #2
 8005184:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005186:	e148      	b.n	800541a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <HAL_SPI_Transmit+0x52>
 800518e:	88fb      	ldrh	r3, [r7, #6]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d102      	bne.n	800519a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005198:	e13f      	b.n	800541a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2203      	movs	r2, #3
 800519e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	88fa      	ldrh	r2, [r7, #6]
 80051b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	88fa      	ldrh	r2, [r7, #6]
 80051b8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e4:	d10f      	bne.n	8005206 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005204:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005210:	2b40      	cmp	r3, #64	@ 0x40
 8005212:	d007      	beq.n	8005224 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005222:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800522c:	d94f      	bls.n	80052ce <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d002      	beq.n	800523c <HAL_SPI_Transmit+0xfa>
 8005236:	8afb      	ldrh	r3, [r7, #22]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d142      	bne.n	80052c2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	881a      	ldrh	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	1c9a      	adds	r2, r3, #2
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005256:	b29b      	uxth	r3, r3
 8005258:	3b01      	subs	r3, #1
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005260:	e02f      	b.n	80052c2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b02      	cmp	r3, #2
 800526e:	d112      	bne.n	8005296 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005274:	881a      	ldrh	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	1c9a      	adds	r2, r3, #2
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005294:	e015      	b.n	80052c2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005296:	f7fd f969 	bl	800256c <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d803      	bhi.n	80052ae <HAL_SPI_Transmit+0x16c>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052ac:	d102      	bne.n	80052b4 <HAL_SPI_Transmit+0x172>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d106      	bne.n	80052c2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80052c0:	e0ab      	b.n	800541a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1ca      	bne.n	8005262 <HAL_SPI_Transmit+0x120>
 80052cc:	e080      	b.n	80053d0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <HAL_SPI_Transmit+0x19a>
 80052d6:	8afb      	ldrh	r3, [r7, #22]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d174      	bne.n	80053c6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d912      	bls.n	800530c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	881a      	ldrh	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f6:	1c9a      	adds	r2, r3, #2
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005300:	b29b      	uxth	r3, r3
 8005302:	3b02      	subs	r3, #2
 8005304:	b29a      	uxth	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800530a:	e05c      	b.n	80053c6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	7812      	ldrb	r2, [r2, #0]
 8005318:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005332:	e048      	b.n	80053c6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b02      	cmp	r3, #2
 8005340:	d12b      	bne.n	800539a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005346:	b29b      	uxth	r3, r3
 8005348:	2b01      	cmp	r3, #1
 800534a:	d912      	bls.n	8005372 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005350:	881a      	ldrh	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535c:	1c9a      	adds	r2, r3, #2
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b02      	subs	r3, #2
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005370:	e029      	b.n	80053c6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	7812      	ldrb	r2, [r2, #0]
 800537e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005384:	1c5a      	adds	r2, r3, #1
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800538e:	b29b      	uxth	r3, r3
 8005390:	3b01      	subs	r3, #1
 8005392:	b29a      	uxth	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005398:	e015      	b.n	80053c6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800539a:	f7fd f8e7 	bl	800256c <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d803      	bhi.n	80053b2 <HAL_SPI_Transmit+0x270>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053b0:	d102      	bne.n	80053b8 <HAL_SPI_Transmit+0x276>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d106      	bne.n	80053c6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80053c4:	e029      	b.n	800541a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1b1      	bne.n	8005334 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	6839      	ldr	r1, [r7, #0]
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 fb69 	bl	8005aac <SPI_EndRxTxTransaction>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2220      	movs	r2, #32
 80053e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10a      	bne.n	8005404 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053ee:	2300      	movs	r3, #0
 80053f0:	613b      	str	r3, [r7, #16]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	613b      	str	r3, [r7, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	77fb      	strb	r3, [r7, #31]
 8005410:	e003      	b.n	800541a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005422:	7ffb      	ldrb	r3, [r7, #31]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3720      	adds	r7, #32
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	@ 0x28
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
 8005438:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800543a:	2301      	movs	r3, #1
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800544a:	2b01      	cmp	r3, #1
 800544c:	d101      	bne.n	8005452 <HAL_SPI_TransmitReceive+0x26>
 800544e:	2302      	movs	r3, #2
 8005450:	e20a      	b.n	8005868 <HAL_SPI_TransmitReceive+0x43c>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800545a:	f7fd f887 	bl	800256c <HAL_GetTick>
 800545e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005466:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800546e:	887b      	ldrh	r3, [r7, #2]
 8005470:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005472:	887b      	ldrh	r3, [r7, #2]
 8005474:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005476:	7efb      	ldrb	r3, [r7, #27]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d00e      	beq.n	800549a <HAL_SPI_TransmitReceive+0x6e>
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005482:	d106      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d102      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x66>
 800548c:	7efb      	ldrb	r3, [r7, #27]
 800548e:	2b04      	cmp	r3, #4
 8005490:	d003      	beq.n	800549a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005492:	2302      	movs	r3, #2
 8005494:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005498:	e1e0      	b.n	800585c <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d005      	beq.n	80054ac <HAL_SPI_TransmitReceive+0x80>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d002      	beq.n	80054ac <HAL_SPI_TransmitReceive+0x80>
 80054a6:	887b      	ldrh	r3, [r7, #2]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d103      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80054b2:	e1d3      	b.n	800585c <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d003      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2205      	movs	r2, #5
 80054c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	887a      	ldrh	r2, [r7, #2]
 80054d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	887a      	ldrh	r2, [r7, #2]
 80054e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	887a      	ldrh	r2, [r7, #2]
 80054ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	887a      	ldrh	r2, [r7, #2]
 80054f4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800550a:	d802      	bhi.n	8005512 <HAL_SPI_TransmitReceive+0xe6>
 800550c:	8a3b      	ldrh	r3, [r7, #16]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d908      	bls.n	8005524 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005520:	605a      	str	r2, [r3, #4]
 8005522:	e007      	b.n	8005534 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005532:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800553e:	2b40      	cmp	r3, #64	@ 0x40
 8005540:	d007      	beq.n	8005552 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005550:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800555a:	f240 8081 	bls.w	8005660 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_SPI_TransmitReceive+0x140>
 8005566:	8a7b      	ldrh	r3, [r7, #18]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d16d      	bne.n	8005648 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005570:	881a      	ldrh	r2, [r3, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557c:	1c9a      	adds	r2, r3, #2
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005590:	e05a      	b.n	8005648 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f003 0302 	and.w	r3, r3, #2
 800559c:	2b02      	cmp	r3, #2
 800559e:	d11b      	bne.n	80055d8 <HAL_SPI_TransmitReceive+0x1ac>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <HAL_SPI_TransmitReceive+0x1ac>
 80055aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d113      	bne.n	80055d8 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b4:	881a      	ldrh	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c0:	1c9a      	adds	r2, r3, #2
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055d4:	2300      	movs	r3, #0
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d11c      	bne.n	8005620 <HAL_SPI_TransmitReceive+0x1f4>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d016      	beq.n	8005620 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fc:	b292      	uxth	r2, r2
 80055fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005604:	1c9a      	adds	r2, r3, #2
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005610:	b29b      	uxth	r3, r3
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800561c:	2301      	movs	r3, #1
 800561e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005620:	f7fc ffa4 	bl	800256c <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800562c:	429a      	cmp	r2, r3
 800562e:	d80b      	bhi.n	8005648 <HAL_SPI_TransmitReceive+0x21c>
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005636:	d007      	beq.n	8005648 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005646:	e109      	b.n	800585c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d19f      	bne.n	8005592 <HAL_SPI_TransmitReceive+0x166>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d199      	bne.n	8005592 <HAL_SPI_TransmitReceive+0x166>
 800565e:	e0e3      	b.n	8005828 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_SPI_TransmitReceive+0x244>
 8005668:	8a7b      	ldrh	r3, [r7, #18]
 800566a:	2b01      	cmp	r3, #1
 800566c:	f040 80cf 	bne.w	800580e <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005674:	b29b      	uxth	r3, r3
 8005676:	2b01      	cmp	r3, #1
 8005678:	d912      	bls.n	80056a0 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567e:	881a      	ldrh	r2, [r3, #0]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568a:	1c9a      	adds	r2, r3, #2
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b02      	subs	r3, #2
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800569e:	e0b6      	b.n	800580e <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	330c      	adds	r3, #12
 80056aa:	7812      	ldrb	r2, [r2, #0]
 80056ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b2:	1c5a      	adds	r2, r3, #1
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056bc:	b29b      	uxth	r3, r3
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056c6:	e0a2      	b.n	800580e <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d134      	bne.n	8005740 <HAL_SPI_TransmitReceive+0x314>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d02f      	beq.n	8005740 <HAL_SPI_TransmitReceive+0x314>
 80056e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d12c      	bne.n	8005740 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d912      	bls.n	8005716 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f4:	881a      	ldrh	r2, [r3, #0]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005700:	1c9a      	adds	r2, r3, #2
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b02      	subs	r3, #2
 800570e:	b29a      	uxth	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005714:	e012      	b.n	800573c <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330c      	adds	r3, #12
 8005720:	7812      	ldrb	r2, [r2, #0]
 8005722:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b01      	cmp	r3, #1
 800574c:	d148      	bne.n	80057e0 <HAL_SPI_TransmitReceive+0x3b4>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d042      	beq.n	80057e0 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005760:	b29b      	uxth	r3, r3
 8005762:	2b01      	cmp	r3, #1
 8005764:	d923      	bls.n	80057ae <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	b292      	uxth	r2, r2
 8005772:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005784:	b29b      	uxth	r3, r3
 8005786:	3b02      	subs	r3, #2
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005796:	b29b      	uxth	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	d81f      	bhi.n	80057dc <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057aa:	605a      	str	r2, [r3, #4]
 80057ac:	e016      	b.n	80057dc <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f103 020c 	add.w	r2, r3, #12
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ba:	7812      	ldrb	r2, [r2, #0]
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057dc:	2301      	movs	r3, #1
 80057de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057e0:	f7fc fec4 	bl	800256c <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d803      	bhi.n	80057f8 <HAL_SPI_TransmitReceive+0x3cc>
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057f6:	d102      	bne.n	80057fe <HAL_SPI_TransmitReceive+0x3d2>
 80057f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d107      	bne.n	800580e <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800580c:	e026      	b.n	800585c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005812:	b29b      	uxth	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	f47f af57 	bne.w	80056c8 <HAL_SPI_TransmitReceive+0x29c>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	f47f af50 	bne.w	80056c8 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f93d 	bl	8005aac <SPI_EndRxTxTransaction>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2220      	movs	r2, #32
 8005842:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005852:	e003      	b.n	800585c <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005864:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005868:	4618      	mov	r0, r3
 800586a:	3728      	adds	r7, #40	@ 0x28
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b088      	sub	sp, #32
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	603b      	str	r3, [r7, #0]
 800587c:	4613      	mov	r3, r2
 800587e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005880:	f7fc fe74 	bl	800256c <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005888:	1a9b      	subs	r3, r3, r2
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	4413      	add	r3, r2
 800588e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005890:	f7fc fe6c 	bl	800256c <HAL_GetTick>
 8005894:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005896:	4b39      	ldr	r3, [pc, #228]	@ (800597c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	015b      	lsls	r3, r3, #5
 800589c:	0d1b      	lsrs	r3, r3, #20
 800589e:	69fa      	ldr	r2, [r7, #28]
 80058a0:	fb02 f303 	mul.w	r3, r2, r3
 80058a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058a6:	e054      	b.n	8005952 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ae:	d050      	beq.n	8005952 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058b0:	f7fc fe5c 	bl	800256c <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	69fa      	ldr	r2, [r7, #28]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d902      	bls.n	80058c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d13d      	bne.n	8005942 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80058d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058de:	d111      	bne.n	8005904 <SPI_WaitFlagStateUntilTimeout+0x94>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058e8:	d004      	beq.n	80058f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f2:	d107      	bne.n	8005904 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005902:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800590c:	d10f      	bne.n	800592e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800592c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e017      	b.n	8005972 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005948:	2300      	movs	r3, #0
 800594a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	3b01      	subs	r3, #1
 8005950:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	4013      	ands	r3, r2
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	429a      	cmp	r2, r3
 8005960:	bf0c      	ite	eq
 8005962:	2301      	moveq	r3, #1
 8005964:	2300      	movne	r3, #0
 8005966:	b2db      	uxtb	r3, r3
 8005968:	461a      	mov	r2, r3
 800596a:	79fb      	ldrb	r3, [r7, #7]
 800596c:	429a      	cmp	r2, r3
 800596e:	d19b      	bne.n	80058a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3720      	adds	r7, #32
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	20000004 	.word	0x20000004

08005980 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b08a      	sub	sp, #40	@ 0x28
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800598e:	2300      	movs	r3, #0
 8005990:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005992:	f7fc fdeb 	bl	800256c <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599a:	1a9b      	subs	r3, r3, r2
 800599c:	683a      	ldr	r2, [r7, #0]
 800599e:	4413      	add	r3, r2
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80059a2:	f7fc fde3 	bl	800256c <HAL_GetTick>
 80059a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	330c      	adds	r3, #12
 80059ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80059b0:	4b3d      	ldr	r3, [pc, #244]	@ (8005aa8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	00da      	lsls	r2, r3, #3
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	0d1b      	lsrs	r3, r3, #20
 80059c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059c2:	fb02 f303 	mul.w	r3, r2, r3
 80059c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80059c8:	e060      	b.n	8005a8c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80059d0:	d107      	bne.n	80059e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d104      	bne.n	80059e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80059e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059e8:	d050      	beq.n	8005a8c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059ea:	f7fc fdbf 	bl	800256c <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d902      	bls.n	8005a00 <SPI_WaitFifoStateUntilTimeout+0x80>
 80059fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d13d      	bne.n	8005a7c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a18:	d111      	bne.n	8005a3e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a22:	d004      	beq.n	8005a2e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a2c:	d107      	bne.n	8005a3e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a46:	d10f      	bne.n	8005a68 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e010      	b.n	8005a9e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4013      	ands	r3, r2
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d196      	bne.n	80059ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3728      	adds	r7, #40	@ 0x28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	20000004 	.word	0x20000004

08005aac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af02      	add	r7, sp, #8
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f7ff ff5b 	bl	8005980 <SPI_WaitFifoStateUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ad4:	f043 0220 	orr.w	r2, r3, #32
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e027      	b.n	8005b30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	2180      	movs	r1, #128	@ 0x80
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7ff fec0 	bl	8005870 <SPI_WaitFlagStateUntilTimeout>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d007      	beq.n	8005b06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005afa:	f043 0220 	orr.w	r2, r3, #32
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e014      	b.n	8005b30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f7ff ff34 	bl	8005980 <SPI_WaitFifoStateUntilTimeout>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b22:	f043 0220 	orr.w	r2, r3, #32
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e000      	b.n	8005b30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d101      	bne.n	8005b4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e042      	b.n	8005bd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d106      	bne.n	8005b62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f7fc f907 	bl	8001d70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2224      	movs	r2, #36	@ 0x24
 8005b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0201 	bic.w	r2, r2, #1
 8005b78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 fc7c 	bl	8006480 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 f97d 	bl	8005e88 <UART_SetConfig>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e01b      	b.n	8005bd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ba6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f042 0201 	orr.w	r2, r2, #1
 8005bc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 fcfb 	bl	80065c4 <UART_CheckIdleState>
 8005bce:	4603      	mov	r3, r0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3708      	adds	r7, #8
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08a      	sub	sp, #40	@ 0x28
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	4613      	mov	r3, r2
 8005be6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bee:	2b20      	cmp	r3, #32
 8005bf0:	d17b      	bne.n	8005cea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <HAL_UART_Transmit+0x26>
 8005bf8:	88fb      	ldrh	r3, [r7, #6]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e074      	b.n	8005cec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2221      	movs	r2, #33	@ 0x21
 8005c0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c12:	f7fc fcab 	bl	800256c <HAL_GetTick>
 8005c16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	88fa      	ldrh	r2, [r7, #6]
 8005c1c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	88fa      	ldrh	r2, [r7, #6]
 8005c24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c30:	d108      	bne.n	8005c44 <HAL_UART_Transmit+0x6c>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d104      	bne.n	8005c44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	61bb      	str	r3, [r7, #24]
 8005c42:	e003      	b.n	8005c4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c4c:	e030      	b.n	8005cb0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2200      	movs	r2, #0
 8005c56:	2180      	movs	r1, #128	@ 0x80
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 fd5d 	bl	8006718 <UART_WaitOnFlagUntilTimeout>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d005      	beq.n	8005c70 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2220      	movs	r2, #32
 8005c68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e03d      	b.n	8005cec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	881a      	ldrh	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c82:	b292      	uxth	r2, r2
 8005c84:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	3302      	adds	r3, #2
 8005c8a:	61bb      	str	r3, [r7, #24]
 8005c8c:	e007      	b.n	8005c9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	781a      	ldrb	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1c8      	bne.n	8005c4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2140      	movs	r1, #64	@ 0x40
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 fd26 	bl	8006718 <UART_WaitOnFlagUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d005      	beq.n	8005cde <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2220      	movs	r2, #32
 8005cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e006      	b.n	8005cec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e000      	b.n	8005cec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005cea:	2302      	movs	r3, #2
  }
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3720      	adds	r7, #32
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08a      	sub	sp, #40	@ 0x28
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	603b      	str	r3, [r7, #0]
 8005d00:	4613      	mov	r3, r2
 8005d02:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d0a:	2b20      	cmp	r3, #32
 8005d0c:	f040 80b6 	bne.w	8005e7c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d002      	beq.n	8005d1c <HAL_UART_Receive+0x28>
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d101      	bne.n	8005d20 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e0ae      	b.n	8005e7e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2222      	movs	r2, #34	@ 0x22
 8005d2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d36:	f7fc fc19 	bl	800256c <HAL_GetTick>
 8005d3a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	88fa      	ldrh	r2, [r7, #6]
 8005d40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	88fa      	ldrh	r2, [r7, #6]
 8005d48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d54:	d10e      	bne.n	8005d74 <HAL_UART_Receive+0x80>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d105      	bne.n	8005d6a <HAL_UART_Receive+0x76>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005d64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d68:	e02d      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	22ff      	movs	r2, #255	@ 0xff
 8005d6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d72:	e028      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10d      	bne.n	8005d98 <HAL_UART_Receive+0xa4>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d104      	bne.n	8005d8e <HAL_UART_Receive+0x9a>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	22ff      	movs	r2, #255	@ 0xff
 8005d88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d8c:	e01b      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	227f      	movs	r2, #127	@ 0x7f
 8005d92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d96:	e016      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005da0:	d10d      	bne.n	8005dbe <HAL_UART_Receive+0xca>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d104      	bne.n	8005db4 <HAL_UART_Receive+0xc0>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	227f      	movs	r2, #127	@ 0x7f
 8005dae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005db2:	e008      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	223f      	movs	r2, #63	@ 0x3f
 8005db8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dbc:	e003      	b.n	8005dc6 <HAL_UART_Receive+0xd2>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005dcc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dd6:	d108      	bne.n	8005dea <HAL_UART_Receive+0xf6>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d104      	bne.n	8005dea <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	61bb      	str	r3, [r7, #24]
 8005de8:	e003      	b.n	8005df2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005df2:	e037      	b.n	8005e64 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2120      	movs	r1, #32
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 fc8a 	bl	8006718 <UART_WaitOnFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d005      	beq.n	8005e16 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e033      	b.n	8005e7e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10c      	bne.n	8005e36 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	8a7b      	ldrh	r3, [r7, #18]
 8005e26:	4013      	ands	r3, r2
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	3302      	adds	r3, #2
 8005e32:	61bb      	str	r3, [r7, #24]
 8005e34:	e00d      	b.n	8005e52 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	8a7b      	ldrh	r3, [r7, #18]
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	4013      	ands	r3, r2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1c1      	bne.n	8005df4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2220      	movs	r2, #32
 8005e74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005e7c:	2302      	movs	r3, #2
  }
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3720      	adds	r7, #32
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e8c:	b08c      	sub	sp, #48	@ 0x30
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	431a      	orrs	r2, r3
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	4baa      	ldr	r3, [pc, #680]	@ (8006160 <UART_SetConfig+0x2d8>)
 8005eb8:	4013      	ands	r3, r2
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	6812      	ldr	r2, [r2, #0]
 8005ebe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ec0:	430b      	orrs	r3, r1
 8005ec2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a9f      	ldr	r2, [pc, #636]	@ (8006164 <UART_SetConfig+0x2dc>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d004      	beq.n	8005ef4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
 8005eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005efe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	6812      	ldr	r2, [r2, #0]
 8005f06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f12:	f023 010f 	bic.w	r1, r3, #15
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a90      	ldr	r2, [pc, #576]	@ (8006168 <UART_SetConfig+0x2e0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d125      	bne.n	8005f78 <UART_SetConfig+0xf0>
 8005f2c:	4b8f      	ldr	r3, [pc, #572]	@ (800616c <UART_SetConfig+0x2e4>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f003 0303 	and.w	r3, r3, #3
 8005f36:	2b03      	cmp	r3, #3
 8005f38:	d81a      	bhi.n	8005f70 <UART_SetConfig+0xe8>
 8005f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <UART_SetConfig+0xb8>)
 8005f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f40:	08005f51 	.word	0x08005f51
 8005f44:	08005f61 	.word	0x08005f61
 8005f48:	08005f59 	.word	0x08005f59
 8005f4c:	08005f69 	.word	0x08005f69
 8005f50:	2301      	movs	r3, #1
 8005f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f56:	e116      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f5e:	e112      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005f60:	2304      	movs	r3, #4
 8005f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f66:	e10e      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005f68:	2308      	movs	r3, #8
 8005f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6e:	e10a      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005f70:	2310      	movs	r3, #16
 8005f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f76:	e106      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a7c      	ldr	r2, [pc, #496]	@ (8006170 <UART_SetConfig+0x2e8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d138      	bne.n	8005ff4 <UART_SetConfig+0x16c>
 8005f82:	4b7a      	ldr	r3, [pc, #488]	@ (800616c <UART_SetConfig+0x2e4>)
 8005f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f88:	f003 030c 	and.w	r3, r3, #12
 8005f8c:	2b0c      	cmp	r3, #12
 8005f8e:	d82d      	bhi.n	8005fec <UART_SetConfig+0x164>
 8005f90:	a201      	add	r2, pc, #4	@ (adr r2, 8005f98 <UART_SetConfig+0x110>)
 8005f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f96:	bf00      	nop
 8005f98:	08005fcd 	.word	0x08005fcd
 8005f9c:	08005fed 	.word	0x08005fed
 8005fa0:	08005fed 	.word	0x08005fed
 8005fa4:	08005fed 	.word	0x08005fed
 8005fa8:	08005fdd 	.word	0x08005fdd
 8005fac:	08005fed 	.word	0x08005fed
 8005fb0:	08005fed 	.word	0x08005fed
 8005fb4:	08005fed 	.word	0x08005fed
 8005fb8:	08005fd5 	.word	0x08005fd5
 8005fbc:	08005fed 	.word	0x08005fed
 8005fc0:	08005fed 	.word	0x08005fed
 8005fc4:	08005fed 	.word	0x08005fed
 8005fc8:	08005fe5 	.word	0x08005fe5
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	e0d8      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fda:	e0d4      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005fdc:	2304      	movs	r3, #4
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe2:	e0d0      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005fe4:	2308      	movs	r3, #8
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fea:	e0cc      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005fec:	2310      	movs	r3, #16
 8005fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ff2:	e0c8      	b.n	8006186 <UART_SetConfig+0x2fe>
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a5e      	ldr	r2, [pc, #376]	@ (8006174 <UART_SetConfig+0x2ec>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d125      	bne.n	800604a <UART_SetConfig+0x1c2>
 8005ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800616c <UART_SetConfig+0x2e4>)
 8006000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006004:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006008:	2b30      	cmp	r3, #48	@ 0x30
 800600a:	d016      	beq.n	800603a <UART_SetConfig+0x1b2>
 800600c:	2b30      	cmp	r3, #48	@ 0x30
 800600e:	d818      	bhi.n	8006042 <UART_SetConfig+0x1ba>
 8006010:	2b20      	cmp	r3, #32
 8006012:	d00a      	beq.n	800602a <UART_SetConfig+0x1a2>
 8006014:	2b20      	cmp	r3, #32
 8006016:	d814      	bhi.n	8006042 <UART_SetConfig+0x1ba>
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <UART_SetConfig+0x19a>
 800601c:	2b10      	cmp	r3, #16
 800601e:	d008      	beq.n	8006032 <UART_SetConfig+0x1aa>
 8006020:	e00f      	b.n	8006042 <UART_SetConfig+0x1ba>
 8006022:	2300      	movs	r3, #0
 8006024:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006028:	e0ad      	b.n	8006186 <UART_SetConfig+0x2fe>
 800602a:	2302      	movs	r3, #2
 800602c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006030:	e0a9      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006032:	2304      	movs	r3, #4
 8006034:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006038:	e0a5      	b.n	8006186 <UART_SetConfig+0x2fe>
 800603a:	2308      	movs	r3, #8
 800603c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006040:	e0a1      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006042:	2310      	movs	r3, #16
 8006044:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006048:	e09d      	b.n	8006186 <UART_SetConfig+0x2fe>
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a4a      	ldr	r2, [pc, #296]	@ (8006178 <UART_SetConfig+0x2f0>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d125      	bne.n	80060a0 <UART_SetConfig+0x218>
 8006054:	4b45      	ldr	r3, [pc, #276]	@ (800616c <UART_SetConfig+0x2e4>)
 8006056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800605a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800605e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006060:	d016      	beq.n	8006090 <UART_SetConfig+0x208>
 8006062:	2bc0      	cmp	r3, #192	@ 0xc0
 8006064:	d818      	bhi.n	8006098 <UART_SetConfig+0x210>
 8006066:	2b80      	cmp	r3, #128	@ 0x80
 8006068:	d00a      	beq.n	8006080 <UART_SetConfig+0x1f8>
 800606a:	2b80      	cmp	r3, #128	@ 0x80
 800606c:	d814      	bhi.n	8006098 <UART_SetConfig+0x210>
 800606e:	2b00      	cmp	r3, #0
 8006070:	d002      	beq.n	8006078 <UART_SetConfig+0x1f0>
 8006072:	2b40      	cmp	r3, #64	@ 0x40
 8006074:	d008      	beq.n	8006088 <UART_SetConfig+0x200>
 8006076:	e00f      	b.n	8006098 <UART_SetConfig+0x210>
 8006078:	2300      	movs	r3, #0
 800607a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800607e:	e082      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006080:	2302      	movs	r3, #2
 8006082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006086:	e07e      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006088:	2304      	movs	r3, #4
 800608a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608e:	e07a      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006090:	2308      	movs	r3, #8
 8006092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006096:	e076      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006098:	2310      	movs	r3, #16
 800609a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609e:	e072      	b.n	8006186 <UART_SetConfig+0x2fe>
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a35      	ldr	r2, [pc, #212]	@ (800617c <UART_SetConfig+0x2f4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d12a      	bne.n	8006100 <UART_SetConfig+0x278>
 80060aa:	4b30      	ldr	r3, [pc, #192]	@ (800616c <UART_SetConfig+0x2e4>)
 80060ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060b8:	d01a      	beq.n	80060f0 <UART_SetConfig+0x268>
 80060ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060be:	d81b      	bhi.n	80060f8 <UART_SetConfig+0x270>
 80060c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c4:	d00c      	beq.n	80060e0 <UART_SetConfig+0x258>
 80060c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060ca:	d815      	bhi.n	80060f8 <UART_SetConfig+0x270>
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <UART_SetConfig+0x250>
 80060d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060d4:	d008      	beq.n	80060e8 <UART_SetConfig+0x260>
 80060d6:	e00f      	b.n	80060f8 <UART_SetConfig+0x270>
 80060d8:	2300      	movs	r3, #0
 80060da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060de:	e052      	b.n	8006186 <UART_SetConfig+0x2fe>
 80060e0:	2302      	movs	r3, #2
 80060e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060e6:	e04e      	b.n	8006186 <UART_SetConfig+0x2fe>
 80060e8:	2304      	movs	r3, #4
 80060ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ee:	e04a      	b.n	8006186 <UART_SetConfig+0x2fe>
 80060f0:	2308      	movs	r3, #8
 80060f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060f6:	e046      	b.n	8006186 <UART_SetConfig+0x2fe>
 80060f8:	2310      	movs	r3, #16
 80060fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fe:	e042      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a17      	ldr	r2, [pc, #92]	@ (8006164 <UART_SetConfig+0x2dc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d13a      	bne.n	8006180 <UART_SetConfig+0x2f8>
 800610a:	4b18      	ldr	r3, [pc, #96]	@ (800616c <UART_SetConfig+0x2e4>)
 800610c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006110:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006114:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006118:	d01a      	beq.n	8006150 <UART_SetConfig+0x2c8>
 800611a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800611e:	d81b      	bhi.n	8006158 <UART_SetConfig+0x2d0>
 8006120:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006124:	d00c      	beq.n	8006140 <UART_SetConfig+0x2b8>
 8006126:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800612a:	d815      	bhi.n	8006158 <UART_SetConfig+0x2d0>
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <UART_SetConfig+0x2b0>
 8006130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006134:	d008      	beq.n	8006148 <UART_SetConfig+0x2c0>
 8006136:	e00f      	b.n	8006158 <UART_SetConfig+0x2d0>
 8006138:	2300      	movs	r3, #0
 800613a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800613e:	e022      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006140:	2302      	movs	r3, #2
 8006142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006146:	e01e      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006148:	2304      	movs	r3, #4
 800614a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614e:	e01a      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006150:	2308      	movs	r3, #8
 8006152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006156:	e016      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006158:	2310      	movs	r3, #16
 800615a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615e:	e012      	b.n	8006186 <UART_SetConfig+0x2fe>
 8006160:	cfff69f3 	.word	0xcfff69f3
 8006164:	40008000 	.word	0x40008000
 8006168:	40013800 	.word	0x40013800
 800616c:	40021000 	.word	0x40021000
 8006170:	40004400 	.word	0x40004400
 8006174:	40004800 	.word	0x40004800
 8006178:	40004c00 	.word	0x40004c00
 800617c:	40005000 	.word	0x40005000
 8006180:	2310      	movs	r3, #16
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4aae      	ldr	r2, [pc, #696]	@ (8006444 <UART_SetConfig+0x5bc>)
 800618c:	4293      	cmp	r3, r2
 800618e:	f040 8097 	bne.w	80062c0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006192:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006196:	2b08      	cmp	r3, #8
 8006198:	d823      	bhi.n	80061e2 <UART_SetConfig+0x35a>
 800619a:	a201      	add	r2, pc, #4	@ (adr r2, 80061a0 <UART_SetConfig+0x318>)
 800619c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a0:	080061c5 	.word	0x080061c5
 80061a4:	080061e3 	.word	0x080061e3
 80061a8:	080061cd 	.word	0x080061cd
 80061ac:	080061e3 	.word	0x080061e3
 80061b0:	080061d3 	.word	0x080061d3
 80061b4:	080061e3 	.word	0x080061e3
 80061b8:	080061e3 	.word	0x080061e3
 80061bc:	080061e3 	.word	0x080061e3
 80061c0:	080061db 	.word	0x080061db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c4:	f7fe f916 	bl	80043f4 <HAL_RCC_GetPCLK1Freq>
 80061c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061ca:	e010      	b.n	80061ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061cc:	4b9e      	ldr	r3, [pc, #632]	@ (8006448 <UART_SetConfig+0x5c0>)
 80061ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061d0:	e00d      	b.n	80061ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061d2:	f7fe f877 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 80061d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061d8:	e009      	b.n	80061ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061e0:	e005      	b.n	80061ee <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80061e2:	2300      	movs	r3, #0
 80061e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80061ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 8130 	beq.w	8006456 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fa:	4a94      	ldr	r2, [pc, #592]	@ (800644c <UART_SetConfig+0x5c4>)
 80061fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006200:	461a      	mov	r2, r3
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	fbb3 f3f2 	udiv	r3, r3, r2
 8006208:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	4613      	mov	r3, r2
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	4413      	add	r3, r2
 8006214:	69ba      	ldr	r2, [r7, #24]
 8006216:	429a      	cmp	r2, r3
 8006218:	d305      	bcc.n	8006226 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	429a      	cmp	r2, r3
 8006224:	d903      	bls.n	800622e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800622c:	e113      	b.n	8006456 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	2200      	movs	r2, #0
 8006232:	60bb      	str	r3, [r7, #8]
 8006234:	60fa      	str	r2, [r7, #12]
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623a:	4a84      	ldr	r2, [pc, #528]	@ (800644c <UART_SetConfig+0x5c4>)
 800623c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006240:	b29b      	uxth	r3, r3
 8006242:	2200      	movs	r2, #0
 8006244:	603b      	str	r3, [r7, #0]
 8006246:	607a      	str	r2, [r7, #4]
 8006248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800624c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006250:	f7fa f826 	bl	80002a0 <__aeabi_uldivmod>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4610      	mov	r0, r2
 800625a:	4619      	mov	r1, r3
 800625c:	f04f 0200 	mov.w	r2, #0
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	020b      	lsls	r3, r1, #8
 8006266:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800626a:	0202      	lsls	r2, r0, #8
 800626c:	6979      	ldr	r1, [r7, #20]
 800626e:	6849      	ldr	r1, [r1, #4]
 8006270:	0849      	lsrs	r1, r1, #1
 8006272:	2000      	movs	r0, #0
 8006274:	460c      	mov	r4, r1
 8006276:	4605      	mov	r5, r0
 8006278:	eb12 0804 	adds.w	r8, r2, r4
 800627c:	eb43 0905 	adc.w	r9, r3, r5
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	469a      	mov	sl, r3
 8006288:	4693      	mov	fp, r2
 800628a:	4652      	mov	r2, sl
 800628c:	465b      	mov	r3, fp
 800628e:	4640      	mov	r0, r8
 8006290:	4649      	mov	r1, r9
 8006292:	f7fa f805 	bl	80002a0 <__aeabi_uldivmod>
 8006296:	4602      	mov	r2, r0
 8006298:	460b      	mov	r3, r1
 800629a:	4613      	mov	r3, r2
 800629c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062a4:	d308      	bcc.n	80062b8 <UART_SetConfig+0x430>
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062ac:	d204      	bcs.n	80062b8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6a3a      	ldr	r2, [r7, #32]
 80062b4:	60da      	str	r2, [r3, #12]
 80062b6:	e0ce      	b.n	8006456 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062be:	e0ca      	b.n	8006456 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	69db      	ldr	r3, [r3, #28]
 80062c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062c8:	d166      	bne.n	8006398 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80062ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d827      	bhi.n	8006322 <UART_SetConfig+0x49a>
 80062d2:	a201      	add	r2, pc, #4	@ (adr r2, 80062d8 <UART_SetConfig+0x450>)
 80062d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d8:	080062fd 	.word	0x080062fd
 80062dc:	08006305 	.word	0x08006305
 80062e0:	0800630d 	.word	0x0800630d
 80062e4:	08006323 	.word	0x08006323
 80062e8:	08006313 	.word	0x08006313
 80062ec:	08006323 	.word	0x08006323
 80062f0:	08006323 	.word	0x08006323
 80062f4:	08006323 	.word	0x08006323
 80062f8:	0800631b 	.word	0x0800631b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062fc:	f7fe f87a 	bl	80043f4 <HAL_RCC_GetPCLK1Freq>
 8006300:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006302:	e014      	b.n	800632e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006304:	f7fe f88c 	bl	8004420 <HAL_RCC_GetPCLK2Freq>
 8006308:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800630a:	e010      	b.n	800632e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800630c:	4b4e      	ldr	r3, [pc, #312]	@ (8006448 <UART_SetConfig+0x5c0>)
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006310:	e00d      	b.n	800632e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006312:	f7fd ffd7 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 8006316:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006318:	e009      	b.n	800632e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800631a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006320:	e005      	b.n	800632e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800632c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 8090 	beq.w	8006456 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	4a44      	ldr	r2, [pc, #272]	@ (800644c <UART_SetConfig+0x5c4>)
 800633c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006340:	461a      	mov	r2, r3
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	fbb3 f3f2 	udiv	r3, r3, r2
 8006348:	005a      	lsls	r2, r3, #1
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	085b      	lsrs	r3, r3, #1
 8006350:	441a      	add	r2, r3
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	fbb2 f3f3 	udiv	r3, r2, r3
 800635a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800635c:	6a3b      	ldr	r3, [r7, #32]
 800635e:	2b0f      	cmp	r3, #15
 8006360:	d916      	bls.n	8006390 <UART_SetConfig+0x508>
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006368:	d212      	bcs.n	8006390 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	b29b      	uxth	r3, r3
 800636e:	f023 030f 	bic.w	r3, r3, #15
 8006372:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	085b      	lsrs	r3, r3, #1
 8006378:	b29b      	uxth	r3, r3
 800637a:	f003 0307 	and.w	r3, r3, #7
 800637e:	b29a      	uxth	r2, r3
 8006380:	8bfb      	ldrh	r3, [r7, #30]
 8006382:	4313      	orrs	r3, r2
 8006384:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	8bfa      	ldrh	r2, [r7, #30]
 800638c:	60da      	str	r2, [r3, #12]
 800638e:	e062      	b.n	8006456 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006396:	e05e      	b.n	8006456 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006398:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800639c:	2b08      	cmp	r3, #8
 800639e:	d828      	bhi.n	80063f2 <UART_SetConfig+0x56a>
 80063a0:	a201      	add	r2, pc, #4	@ (adr r2, 80063a8 <UART_SetConfig+0x520>)
 80063a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a6:	bf00      	nop
 80063a8:	080063cd 	.word	0x080063cd
 80063ac:	080063d5 	.word	0x080063d5
 80063b0:	080063dd 	.word	0x080063dd
 80063b4:	080063f3 	.word	0x080063f3
 80063b8:	080063e3 	.word	0x080063e3
 80063bc:	080063f3 	.word	0x080063f3
 80063c0:	080063f3 	.word	0x080063f3
 80063c4:	080063f3 	.word	0x080063f3
 80063c8:	080063eb 	.word	0x080063eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063cc:	f7fe f812 	bl	80043f4 <HAL_RCC_GetPCLK1Freq>
 80063d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063d2:	e014      	b.n	80063fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063d4:	f7fe f824 	bl	8004420 <HAL_RCC_GetPCLK2Freq>
 80063d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063da:	e010      	b.n	80063fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063dc:	4b1a      	ldr	r3, [pc, #104]	@ (8006448 <UART_SetConfig+0x5c0>)
 80063de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063e0:	e00d      	b.n	80063fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063e2:	f7fd ff6f 	bl	80042c4 <HAL_RCC_GetSysClockFreq>
 80063e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063e8:	e009      	b.n	80063fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063f0:	e005      	b.n	80063fe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80063f2:	2300      	movs	r3, #0
 80063f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063fc:	bf00      	nop
    }

    if (pclk != 0U)
 80063fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006400:	2b00      	cmp	r3, #0
 8006402:	d028      	beq.n	8006456 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006408:	4a10      	ldr	r2, [pc, #64]	@ (800644c <UART_SetConfig+0x5c4>)
 800640a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800640e:	461a      	mov	r2, r3
 8006410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006412:	fbb3 f2f2 	udiv	r2, r3, r2
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	085b      	lsrs	r3, r3, #1
 800641c:	441a      	add	r2, r3
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	fbb2 f3f3 	udiv	r3, r2, r3
 8006426:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006428:	6a3b      	ldr	r3, [r7, #32]
 800642a:	2b0f      	cmp	r3, #15
 800642c:	d910      	bls.n	8006450 <UART_SetConfig+0x5c8>
 800642e:	6a3b      	ldr	r3, [r7, #32]
 8006430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006434:	d20c      	bcs.n	8006450 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	b29a      	uxth	r2, r3
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	60da      	str	r2, [r3, #12]
 8006440:	e009      	b.n	8006456 <UART_SetConfig+0x5ce>
 8006442:	bf00      	nop
 8006444:	40008000 	.word	0x40008000
 8006448:	00f42400 	.word	0x00f42400
 800644c:	08007b04 	.word	0x08007b04
      }
      else
      {
        ret = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	2201      	movs	r2, #1
 800645a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2201      	movs	r2, #1
 8006462:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2200      	movs	r2, #0
 800646a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	2200      	movs	r2, #0
 8006470:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006472:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006476:	4618      	mov	r0, r3
 8006478:	3730      	adds	r7, #48	@ 0x30
 800647a:	46bd      	mov	sp, r7
 800647c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648c:	f003 0308 	and.w	r3, r3, #8
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00a      	beq.n	80064aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	430a      	orrs	r2, r1
 80064a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00a      	beq.n	80064cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	430a      	orrs	r2, r1
 80064ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00a      	beq.n	80064ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00a      	beq.n	8006510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00a      	beq.n	8006532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006536:	f003 0320 	and.w	r3, r3, #32
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00a      	beq.n	8006554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655c:	2b00      	cmp	r3, #0
 800655e:	d01a      	beq.n	8006596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	430a      	orrs	r2, r1
 8006574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800657a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800657e:	d10a      	bne.n	8006596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00a      	beq.n	80065b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	430a      	orrs	r2, r1
 80065b6:	605a      	str	r2, [r3, #4]
  }
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b098      	sub	sp, #96	@ 0x60
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065d4:	f7fb ffca 	bl	800256c <HAL_GetTick>
 80065d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0308 	and.w	r3, r3, #8
 80065e4:	2b08      	cmp	r3, #8
 80065e6:	d12f      	bne.n	8006648 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065ec:	9300      	str	r3, [sp, #0]
 80065ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065f0:	2200      	movs	r2, #0
 80065f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 f88e 	bl	8006718 <UART_WaitOnFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d022      	beq.n	8006648 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006616:	653b      	str	r3, [r7, #80]	@ 0x50
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	461a      	mov	r2, r3
 800661e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006620:	647b      	str	r3, [r7, #68]	@ 0x44
 8006622:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006626:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800662e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e6      	bne.n	8006602 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e063      	b.n	8006710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0304 	and.w	r3, r3, #4
 8006652:	2b04      	cmp	r3, #4
 8006654:	d149      	bne.n	80066ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006656:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800665e:	2200      	movs	r2, #0
 8006660:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 f857 	bl	8006718 <UART_WaitOnFlagUntilTimeout>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d03c      	beq.n	80066ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	623b      	str	r3, [r7, #32]
   return(result);
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	461a      	mov	r2, r3
 800668c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800668e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006690:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800669c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e6      	bne.n	8006670 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f023 0301 	bic.w	r3, r3, #1
 80066b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3308      	adds	r3, #8
 80066c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066c2:	61fa      	str	r2, [r7, #28]
 80066c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c6:	69b9      	ldr	r1, [r7, #24]
 80066c8:	69fa      	ldr	r2, [r7, #28]
 80066ca:	e841 2300 	strex	r3, r2, [r1]
 80066ce:	617b      	str	r3, [r7, #20]
   return(result);
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1e5      	bne.n	80066a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2220      	movs	r2, #32
 80066da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e012      	b.n	8006710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3758      	adds	r7, #88	@ 0x58
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	603b      	str	r3, [r7, #0]
 8006724:	4613      	mov	r3, r2
 8006726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006728:	e049      	b.n	80067be <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006730:	d045      	beq.n	80067be <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006732:	f7fb ff1b 	bl	800256c <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	429a      	cmp	r2, r3
 8006740:	d302      	bcc.n	8006748 <UART_WaitOnFlagUntilTimeout+0x30>
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e048      	b.n	80067de <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f003 0304 	and.w	r3, r3, #4
 8006756:	2b00      	cmp	r3, #0
 8006758:	d031      	beq.n	80067be <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	f003 0308 	and.w	r3, r3, #8
 8006764:	2b08      	cmp	r3, #8
 8006766:	d110      	bne.n	800678a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2208      	movs	r2, #8
 800676e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 f838 	bl	80067e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2208      	movs	r2, #8
 800677a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e029      	b.n	80067de <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006798:	d111      	bne.n	80067be <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 f81e 	bl	80067e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e00f      	b.n	80067de <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	69da      	ldr	r2, [r3, #28]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	4013      	ands	r3, r2
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	bf0c      	ite	eq
 80067ce:	2301      	moveq	r3, #1
 80067d0:	2300      	movne	r3, #0
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	79fb      	ldrb	r3, [r7, #7]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d0a6      	beq.n	800672a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b095      	sub	sp, #84	@ 0x54
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f6:	e853 3f00 	ldrex	r3, [r3]
 80067fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	461a      	mov	r2, r3
 800680a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800680c:	643b      	str	r3, [r7, #64]	@ 0x40
 800680e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006810:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006812:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006814:	e841 2300 	strex	r3, r2, [r1]
 8006818:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800681a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1e6      	bne.n	80067ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3308      	adds	r3, #8
 8006826:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	e853 3f00 	ldrex	r3, [r3]
 800682e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006836:	f023 0301 	bic.w	r3, r3, #1
 800683a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	3308      	adds	r3, #8
 8006842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006844:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006846:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800684a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800684c:	e841 2300 	strex	r3, r2, [r1]
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1e3      	bne.n	8006820 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800685c:	2b01      	cmp	r3, #1
 800685e:	d118      	bne.n	8006892 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	e853 3f00 	ldrex	r3, [r3]
 800686c:	60bb      	str	r3, [r7, #8]
   return(result);
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	f023 0310 	bic.w	r3, r3, #16
 8006874:	647b      	str	r3, [r7, #68]	@ 0x44
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800687e:	61bb      	str	r3, [r7, #24]
 8006880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006882:	6979      	ldr	r1, [r7, #20]
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	613b      	str	r3, [r7, #16]
   return(result);
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1e6      	bne.n	8006860 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2220      	movs	r2, #32
 8006896:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80068a6:	bf00      	nop
 80068a8:	3754      	adds	r7, #84	@ 0x54
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b085      	sub	sp, #20
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d101      	bne.n	80068c8 <HAL_UARTEx_DisableFifoMode+0x16>
 80068c4:	2302      	movs	r3, #2
 80068c6:	e027      	b.n	8006918 <HAL_UARTEx_DisableFifoMode+0x66>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2224      	movs	r2, #36	@ 0x24
 80068d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 0201 	bic.w	r2, r2, #1
 80068ee:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80068f6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006934:	2b01      	cmp	r3, #1
 8006936:	d101      	bne.n	800693c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006938:	2302      	movs	r3, #2
 800693a:	e02d      	b.n	8006998 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2224      	movs	r2, #36	@ 0x24
 8006948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0201 	bic.w	r2, r2, #1
 8006962:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 f84f 	bl	8006a1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2220      	movs	r2, #32
 800698a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d101      	bne.n	80069b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069b4:	2302      	movs	r3, #2
 80069b6:	e02d      	b.n	8006a14 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2224      	movs	r2, #36	@ 0x24
 80069c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f022 0201 	bic.w	r2, r2, #1
 80069de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	430a      	orrs	r2, r1
 80069f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f811 	bl	8006a1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2220      	movs	r2, #32
 8006a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b085      	sub	sp, #20
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d108      	bne.n	8006a3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a3c:	e031      	b.n	8006aa2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a3e:	2308      	movs	r3, #8
 8006a40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a42:	2308      	movs	r3, #8
 8006a44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	0e5b      	lsrs	r3, r3, #25
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	f003 0307 	and.w	r3, r3, #7
 8006a54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	0f5b      	lsrs	r3, r3, #29
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	f003 0307 	and.w	r3, r3, #7
 8006a64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a66:	7bbb      	ldrb	r3, [r7, #14]
 8006a68:	7b3a      	ldrb	r2, [r7, #12]
 8006a6a:	4911      	ldr	r1, [pc, #68]	@ (8006ab0 <UARTEx_SetNbDataToProcess+0x94>)
 8006a6c:	5c8a      	ldrb	r2, [r1, r2]
 8006a6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a72:	7b3a      	ldrb	r2, [r7, #12]
 8006a74:	490f      	ldr	r1, [pc, #60]	@ (8006ab4 <UARTEx_SetNbDataToProcess+0x98>)
 8006a76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a78:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a84:	7bfb      	ldrb	r3, [r7, #15]
 8006a86:	7b7a      	ldrb	r2, [r7, #13]
 8006a88:	4909      	ldr	r1, [pc, #36]	@ (8006ab0 <UARTEx_SetNbDataToProcess+0x94>)
 8006a8a:	5c8a      	ldrb	r2, [r1, r2]
 8006a8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a90:	7b7a      	ldrb	r2, [r7, #13]
 8006a92:	4908      	ldr	r1, [pc, #32]	@ (8006ab4 <UARTEx_SetNbDataToProcess+0x98>)
 8006a94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a96:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006aa2:	bf00      	nop
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	08007b1c 	.word	0x08007b1c
 8006ab4:	08007b24 	.word	0x08007b24

08006ab8 <siprintf>:
 8006ab8:	b40e      	push	{r1, r2, r3}
 8006aba:	b500      	push	{lr}
 8006abc:	b09c      	sub	sp, #112	@ 0x70
 8006abe:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ac0:	9002      	str	r0, [sp, #8]
 8006ac2:	9006      	str	r0, [sp, #24]
 8006ac4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ac8:	4809      	ldr	r0, [pc, #36]	@ (8006af0 <siprintf+0x38>)
 8006aca:	9107      	str	r1, [sp, #28]
 8006acc:	9104      	str	r1, [sp, #16]
 8006ace:	4909      	ldr	r1, [pc, #36]	@ (8006af4 <siprintf+0x3c>)
 8006ad0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad4:	9105      	str	r1, [sp, #20]
 8006ad6:	6800      	ldr	r0, [r0, #0]
 8006ad8:	9301      	str	r3, [sp, #4]
 8006ada:	a902      	add	r1, sp, #8
 8006adc:	f000 f89c 	bl	8006c18 <_svfiprintf_r>
 8006ae0:	9b02      	ldr	r3, [sp, #8]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	701a      	strb	r2, [r3, #0]
 8006ae6:	b01c      	add	sp, #112	@ 0x70
 8006ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aec:	b003      	add	sp, #12
 8006aee:	4770      	bx	lr
 8006af0:	20000010 	.word	0x20000010
 8006af4:	ffff0208 	.word	0xffff0208

08006af8 <memset>:
 8006af8:	4402      	add	r2, r0
 8006afa:	4603      	mov	r3, r0
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d100      	bne.n	8006b02 <memset+0xa>
 8006b00:	4770      	bx	lr
 8006b02:	f803 1b01 	strb.w	r1, [r3], #1
 8006b06:	e7f9      	b.n	8006afc <memset+0x4>

08006b08 <__errno>:
 8006b08:	4b01      	ldr	r3, [pc, #4]	@ (8006b10 <__errno+0x8>)
 8006b0a:	6818      	ldr	r0, [r3, #0]
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	20000010 	.word	0x20000010

08006b14 <__libc_init_array>:
 8006b14:	b570      	push	{r4, r5, r6, lr}
 8006b16:	4d0d      	ldr	r5, [pc, #52]	@ (8006b4c <__libc_init_array+0x38>)
 8006b18:	4c0d      	ldr	r4, [pc, #52]	@ (8006b50 <__libc_init_array+0x3c>)
 8006b1a:	1b64      	subs	r4, r4, r5
 8006b1c:	10a4      	asrs	r4, r4, #2
 8006b1e:	2600      	movs	r6, #0
 8006b20:	42a6      	cmp	r6, r4
 8006b22:	d109      	bne.n	8006b38 <__libc_init_array+0x24>
 8006b24:	4d0b      	ldr	r5, [pc, #44]	@ (8006b54 <__libc_init_array+0x40>)
 8006b26:	4c0c      	ldr	r4, [pc, #48]	@ (8006b58 <__libc_init_array+0x44>)
 8006b28:	f000 fc66 	bl	80073f8 <_init>
 8006b2c:	1b64      	subs	r4, r4, r5
 8006b2e:	10a4      	asrs	r4, r4, #2
 8006b30:	2600      	movs	r6, #0
 8006b32:	42a6      	cmp	r6, r4
 8006b34:	d105      	bne.n	8006b42 <__libc_init_array+0x2e>
 8006b36:	bd70      	pop	{r4, r5, r6, pc}
 8006b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b3c:	4798      	blx	r3
 8006b3e:	3601      	adds	r6, #1
 8006b40:	e7ee      	b.n	8006b20 <__libc_init_array+0xc>
 8006b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b46:	4798      	blx	r3
 8006b48:	3601      	adds	r6, #1
 8006b4a:	e7f2      	b.n	8006b32 <__libc_init_array+0x1e>
 8006b4c:	08007b68 	.word	0x08007b68
 8006b50:	08007b68 	.word	0x08007b68
 8006b54:	08007b68 	.word	0x08007b68
 8006b58:	08007b6c 	.word	0x08007b6c

08006b5c <__retarget_lock_acquire_recursive>:
 8006b5c:	4770      	bx	lr

08006b5e <__retarget_lock_release_recursive>:
 8006b5e:	4770      	bx	lr

08006b60 <__ssputs_r>:
 8006b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b64:	688e      	ldr	r6, [r1, #8]
 8006b66:	461f      	mov	r7, r3
 8006b68:	42be      	cmp	r6, r7
 8006b6a:	680b      	ldr	r3, [r1, #0]
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	4690      	mov	r8, r2
 8006b72:	d82d      	bhi.n	8006bd0 <__ssputs_r+0x70>
 8006b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b7c:	d026      	beq.n	8006bcc <__ssputs_r+0x6c>
 8006b7e:	6965      	ldr	r5, [r4, #20]
 8006b80:	6909      	ldr	r1, [r1, #16]
 8006b82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b86:	eba3 0901 	sub.w	r9, r3, r1
 8006b8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b8e:	1c7b      	adds	r3, r7, #1
 8006b90:	444b      	add	r3, r9
 8006b92:	106d      	asrs	r5, r5, #1
 8006b94:	429d      	cmp	r5, r3
 8006b96:	bf38      	it	cc
 8006b98:	461d      	movcc	r5, r3
 8006b9a:	0553      	lsls	r3, r2, #21
 8006b9c:	d527      	bpl.n	8006bee <__ssputs_r+0x8e>
 8006b9e:	4629      	mov	r1, r5
 8006ba0:	f000 f958 	bl	8006e54 <_malloc_r>
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	b360      	cbz	r0, 8006c02 <__ssputs_r+0xa2>
 8006ba8:	6921      	ldr	r1, [r4, #16]
 8006baa:	464a      	mov	r2, r9
 8006bac:	f000 fbc4 	bl	8007338 <memcpy>
 8006bb0:	89a3      	ldrh	r3, [r4, #12]
 8006bb2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bba:	81a3      	strh	r3, [r4, #12]
 8006bbc:	6126      	str	r6, [r4, #16]
 8006bbe:	6165      	str	r5, [r4, #20]
 8006bc0:	444e      	add	r6, r9
 8006bc2:	eba5 0509 	sub.w	r5, r5, r9
 8006bc6:	6026      	str	r6, [r4, #0]
 8006bc8:	60a5      	str	r5, [r4, #8]
 8006bca:	463e      	mov	r6, r7
 8006bcc:	42be      	cmp	r6, r7
 8006bce:	d900      	bls.n	8006bd2 <__ssputs_r+0x72>
 8006bd0:	463e      	mov	r6, r7
 8006bd2:	6820      	ldr	r0, [r4, #0]
 8006bd4:	4632      	mov	r2, r6
 8006bd6:	4641      	mov	r1, r8
 8006bd8:	f000 fb84 	bl	80072e4 <memmove>
 8006bdc:	68a3      	ldr	r3, [r4, #8]
 8006bde:	1b9b      	subs	r3, r3, r6
 8006be0:	60a3      	str	r3, [r4, #8]
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	4433      	add	r3, r6
 8006be6:	6023      	str	r3, [r4, #0]
 8006be8:	2000      	movs	r0, #0
 8006bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bee:	462a      	mov	r2, r5
 8006bf0:	f000 fb4a 	bl	8007288 <_realloc_r>
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d1e0      	bne.n	8006bbc <__ssputs_r+0x5c>
 8006bfa:	6921      	ldr	r1, [r4, #16]
 8006bfc:	4650      	mov	r0, sl
 8006bfe:	f000 fba9 	bl	8007354 <_free_r>
 8006c02:	230c      	movs	r3, #12
 8006c04:	f8ca 3000 	str.w	r3, [sl]
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c0e:	81a3      	strh	r3, [r4, #12]
 8006c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c14:	e7e9      	b.n	8006bea <__ssputs_r+0x8a>
	...

08006c18 <_svfiprintf_r>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	4698      	mov	r8, r3
 8006c1e:	898b      	ldrh	r3, [r1, #12]
 8006c20:	061b      	lsls	r3, r3, #24
 8006c22:	b09d      	sub	sp, #116	@ 0x74
 8006c24:	4607      	mov	r7, r0
 8006c26:	460d      	mov	r5, r1
 8006c28:	4614      	mov	r4, r2
 8006c2a:	d510      	bpl.n	8006c4e <_svfiprintf_r+0x36>
 8006c2c:	690b      	ldr	r3, [r1, #16]
 8006c2e:	b973      	cbnz	r3, 8006c4e <_svfiprintf_r+0x36>
 8006c30:	2140      	movs	r1, #64	@ 0x40
 8006c32:	f000 f90f 	bl	8006e54 <_malloc_r>
 8006c36:	6028      	str	r0, [r5, #0]
 8006c38:	6128      	str	r0, [r5, #16]
 8006c3a:	b930      	cbnz	r0, 8006c4a <_svfiprintf_r+0x32>
 8006c3c:	230c      	movs	r3, #12
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c44:	b01d      	add	sp, #116	@ 0x74
 8006c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4a:	2340      	movs	r3, #64	@ 0x40
 8006c4c:	616b      	str	r3, [r5, #20]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c52:	2320      	movs	r3, #32
 8006c54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c58:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c5c:	2330      	movs	r3, #48	@ 0x30
 8006c5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006dfc <_svfiprintf_r+0x1e4>
 8006c62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c66:	f04f 0901 	mov.w	r9, #1
 8006c6a:	4623      	mov	r3, r4
 8006c6c:	469a      	mov	sl, r3
 8006c6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c72:	b10a      	cbz	r2, 8006c78 <_svfiprintf_r+0x60>
 8006c74:	2a25      	cmp	r2, #37	@ 0x25
 8006c76:	d1f9      	bne.n	8006c6c <_svfiprintf_r+0x54>
 8006c78:	ebba 0b04 	subs.w	fp, sl, r4
 8006c7c:	d00b      	beq.n	8006c96 <_svfiprintf_r+0x7e>
 8006c7e:	465b      	mov	r3, fp
 8006c80:	4622      	mov	r2, r4
 8006c82:	4629      	mov	r1, r5
 8006c84:	4638      	mov	r0, r7
 8006c86:	f7ff ff6b 	bl	8006b60 <__ssputs_r>
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	f000 80a7 	beq.w	8006dde <_svfiprintf_r+0x1c6>
 8006c90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c92:	445a      	add	r2, fp
 8006c94:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c96:	f89a 3000 	ldrb.w	r3, [sl]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 809f 	beq.w	8006dde <_svfiprintf_r+0x1c6>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ca6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006caa:	f10a 0a01 	add.w	sl, sl, #1
 8006cae:	9304      	str	r3, [sp, #16]
 8006cb0:	9307      	str	r3, [sp, #28]
 8006cb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006cb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cb8:	4654      	mov	r4, sl
 8006cba:	2205      	movs	r2, #5
 8006cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cc0:	484e      	ldr	r0, [pc, #312]	@ (8006dfc <_svfiprintf_r+0x1e4>)
 8006cc2:	f7f9 fa9d 	bl	8000200 <memchr>
 8006cc6:	9a04      	ldr	r2, [sp, #16]
 8006cc8:	b9d8      	cbnz	r0, 8006d02 <_svfiprintf_r+0xea>
 8006cca:	06d0      	lsls	r0, r2, #27
 8006ccc:	bf44      	itt	mi
 8006cce:	2320      	movmi	r3, #32
 8006cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cd4:	0711      	lsls	r1, r2, #28
 8006cd6:	bf44      	itt	mi
 8006cd8:	232b      	movmi	r3, #43	@ 0x2b
 8006cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cde:	f89a 3000 	ldrb.w	r3, [sl]
 8006ce2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ce4:	d015      	beq.n	8006d12 <_svfiprintf_r+0xfa>
 8006ce6:	9a07      	ldr	r2, [sp, #28]
 8006ce8:	4654      	mov	r4, sl
 8006cea:	2000      	movs	r0, #0
 8006cec:	f04f 0c0a 	mov.w	ip, #10
 8006cf0:	4621      	mov	r1, r4
 8006cf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cf6:	3b30      	subs	r3, #48	@ 0x30
 8006cf8:	2b09      	cmp	r3, #9
 8006cfa:	d94b      	bls.n	8006d94 <_svfiprintf_r+0x17c>
 8006cfc:	b1b0      	cbz	r0, 8006d2c <_svfiprintf_r+0x114>
 8006cfe:	9207      	str	r2, [sp, #28]
 8006d00:	e014      	b.n	8006d2c <_svfiprintf_r+0x114>
 8006d02:	eba0 0308 	sub.w	r3, r0, r8
 8006d06:	fa09 f303 	lsl.w	r3, r9, r3
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	9304      	str	r3, [sp, #16]
 8006d0e:	46a2      	mov	sl, r4
 8006d10:	e7d2      	b.n	8006cb8 <_svfiprintf_r+0xa0>
 8006d12:	9b03      	ldr	r3, [sp, #12]
 8006d14:	1d19      	adds	r1, r3, #4
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	9103      	str	r1, [sp, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	bfbb      	ittet	lt
 8006d1e:	425b      	neglt	r3, r3
 8006d20:	f042 0202 	orrlt.w	r2, r2, #2
 8006d24:	9307      	strge	r3, [sp, #28]
 8006d26:	9307      	strlt	r3, [sp, #28]
 8006d28:	bfb8      	it	lt
 8006d2a:	9204      	strlt	r2, [sp, #16]
 8006d2c:	7823      	ldrb	r3, [r4, #0]
 8006d2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d30:	d10a      	bne.n	8006d48 <_svfiprintf_r+0x130>
 8006d32:	7863      	ldrb	r3, [r4, #1]
 8006d34:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d36:	d132      	bne.n	8006d9e <_svfiprintf_r+0x186>
 8006d38:	9b03      	ldr	r3, [sp, #12]
 8006d3a:	1d1a      	adds	r2, r3, #4
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	9203      	str	r2, [sp, #12]
 8006d40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d44:	3402      	adds	r4, #2
 8006d46:	9305      	str	r3, [sp, #20]
 8006d48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006e0c <_svfiprintf_r+0x1f4>
 8006d4c:	7821      	ldrb	r1, [r4, #0]
 8006d4e:	2203      	movs	r2, #3
 8006d50:	4650      	mov	r0, sl
 8006d52:	f7f9 fa55 	bl	8000200 <memchr>
 8006d56:	b138      	cbz	r0, 8006d68 <_svfiprintf_r+0x150>
 8006d58:	9b04      	ldr	r3, [sp, #16]
 8006d5a:	eba0 000a 	sub.w	r0, r0, sl
 8006d5e:	2240      	movs	r2, #64	@ 0x40
 8006d60:	4082      	lsls	r2, r0
 8006d62:	4313      	orrs	r3, r2
 8006d64:	3401      	adds	r4, #1
 8006d66:	9304      	str	r3, [sp, #16]
 8006d68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d6c:	4824      	ldr	r0, [pc, #144]	@ (8006e00 <_svfiprintf_r+0x1e8>)
 8006d6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d72:	2206      	movs	r2, #6
 8006d74:	f7f9 fa44 	bl	8000200 <memchr>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	d036      	beq.n	8006dea <_svfiprintf_r+0x1d2>
 8006d7c:	4b21      	ldr	r3, [pc, #132]	@ (8006e04 <_svfiprintf_r+0x1ec>)
 8006d7e:	bb1b      	cbnz	r3, 8006dc8 <_svfiprintf_r+0x1b0>
 8006d80:	9b03      	ldr	r3, [sp, #12]
 8006d82:	3307      	adds	r3, #7
 8006d84:	f023 0307 	bic.w	r3, r3, #7
 8006d88:	3308      	adds	r3, #8
 8006d8a:	9303      	str	r3, [sp, #12]
 8006d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d8e:	4433      	add	r3, r6
 8006d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d92:	e76a      	b.n	8006c6a <_svfiprintf_r+0x52>
 8006d94:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d98:	460c      	mov	r4, r1
 8006d9a:	2001      	movs	r0, #1
 8006d9c:	e7a8      	b.n	8006cf0 <_svfiprintf_r+0xd8>
 8006d9e:	2300      	movs	r3, #0
 8006da0:	3401      	adds	r4, #1
 8006da2:	9305      	str	r3, [sp, #20]
 8006da4:	4619      	mov	r1, r3
 8006da6:	f04f 0c0a 	mov.w	ip, #10
 8006daa:	4620      	mov	r0, r4
 8006dac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006db0:	3a30      	subs	r2, #48	@ 0x30
 8006db2:	2a09      	cmp	r2, #9
 8006db4:	d903      	bls.n	8006dbe <_svfiprintf_r+0x1a6>
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0c6      	beq.n	8006d48 <_svfiprintf_r+0x130>
 8006dba:	9105      	str	r1, [sp, #20]
 8006dbc:	e7c4      	b.n	8006d48 <_svfiprintf_r+0x130>
 8006dbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dc2:	4604      	mov	r4, r0
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e7f0      	b.n	8006daa <_svfiprintf_r+0x192>
 8006dc8:	ab03      	add	r3, sp, #12
 8006dca:	9300      	str	r3, [sp, #0]
 8006dcc:	462a      	mov	r2, r5
 8006dce:	4b0e      	ldr	r3, [pc, #56]	@ (8006e08 <_svfiprintf_r+0x1f0>)
 8006dd0:	a904      	add	r1, sp, #16
 8006dd2:	4638      	mov	r0, r7
 8006dd4:	f3af 8000 	nop.w
 8006dd8:	1c42      	adds	r2, r0, #1
 8006dda:	4606      	mov	r6, r0
 8006ddc:	d1d6      	bne.n	8006d8c <_svfiprintf_r+0x174>
 8006dde:	89ab      	ldrh	r3, [r5, #12]
 8006de0:	065b      	lsls	r3, r3, #25
 8006de2:	f53f af2d 	bmi.w	8006c40 <_svfiprintf_r+0x28>
 8006de6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006de8:	e72c      	b.n	8006c44 <_svfiprintf_r+0x2c>
 8006dea:	ab03      	add	r3, sp, #12
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	462a      	mov	r2, r5
 8006df0:	4b05      	ldr	r3, [pc, #20]	@ (8006e08 <_svfiprintf_r+0x1f0>)
 8006df2:	a904      	add	r1, sp, #16
 8006df4:	4638      	mov	r0, r7
 8006df6:	f000 f91b 	bl	8007030 <_printf_i>
 8006dfa:	e7ed      	b.n	8006dd8 <_svfiprintf_r+0x1c0>
 8006dfc:	08007b2c 	.word	0x08007b2c
 8006e00:	08007b36 	.word	0x08007b36
 8006e04:	00000000 	.word	0x00000000
 8006e08:	08006b61 	.word	0x08006b61
 8006e0c:	08007b32 	.word	0x08007b32

08006e10 <sbrk_aligned>:
 8006e10:	b570      	push	{r4, r5, r6, lr}
 8006e12:	4e0f      	ldr	r6, [pc, #60]	@ (8006e50 <sbrk_aligned+0x40>)
 8006e14:	460c      	mov	r4, r1
 8006e16:	6831      	ldr	r1, [r6, #0]
 8006e18:	4605      	mov	r5, r0
 8006e1a:	b911      	cbnz	r1, 8006e22 <sbrk_aligned+0x12>
 8006e1c:	f000 fa7c 	bl	8007318 <_sbrk_r>
 8006e20:	6030      	str	r0, [r6, #0]
 8006e22:	4621      	mov	r1, r4
 8006e24:	4628      	mov	r0, r5
 8006e26:	f000 fa77 	bl	8007318 <_sbrk_r>
 8006e2a:	1c43      	adds	r3, r0, #1
 8006e2c:	d103      	bne.n	8006e36 <sbrk_aligned+0x26>
 8006e2e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006e32:	4620      	mov	r0, r4
 8006e34:	bd70      	pop	{r4, r5, r6, pc}
 8006e36:	1cc4      	adds	r4, r0, #3
 8006e38:	f024 0403 	bic.w	r4, r4, #3
 8006e3c:	42a0      	cmp	r0, r4
 8006e3e:	d0f8      	beq.n	8006e32 <sbrk_aligned+0x22>
 8006e40:	1a21      	subs	r1, r4, r0
 8006e42:	4628      	mov	r0, r5
 8006e44:	f000 fa68 	bl	8007318 <_sbrk_r>
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d1f2      	bne.n	8006e32 <sbrk_aligned+0x22>
 8006e4c:	e7ef      	b.n	8006e2e <sbrk_aligned+0x1e>
 8006e4e:	bf00      	nop
 8006e50:	20000680 	.word	0x20000680

08006e54 <_malloc_r>:
 8006e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e58:	1ccd      	adds	r5, r1, #3
 8006e5a:	f025 0503 	bic.w	r5, r5, #3
 8006e5e:	3508      	adds	r5, #8
 8006e60:	2d0c      	cmp	r5, #12
 8006e62:	bf38      	it	cc
 8006e64:	250c      	movcc	r5, #12
 8006e66:	2d00      	cmp	r5, #0
 8006e68:	4606      	mov	r6, r0
 8006e6a:	db01      	blt.n	8006e70 <_malloc_r+0x1c>
 8006e6c:	42a9      	cmp	r1, r5
 8006e6e:	d904      	bls.n	8006e7a <_malloc_r+0x26>
 8006e70:	230c      	movs	r3, #12
 8006e72:	6033      	str	r3, [r6, #0]
 8006e74:	2000      	movs	r0, #0
 8006e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f50 <_malloc_r+0xfc>
 8006e7e:	f000 f9f7 	bl	8007270 <__malloc_lock>
 8006e82:	f8d8 3000 	ldr.w	r3, [r8]
 8006e86:	461c      	mov	r4, r3
 8006e88:	bb44      	cbnz	r4, 8006edc <_malloc_r+0x88>
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	4630      	mov	r0, r6
 8006e8e:	f7ff ffbf 	bl	8006e10 <sbrk_aligned>
 8006e92:	1c43      	adds	r3, r0, #1
 8006e94:	4604      	mov	r4, r0
 8006e96:	d158      	bne.n	8006f4a <_malloc_r+0xf6>
 8006e98:	f8d8 4000 	ldr.w	r4, [r8]
 8006e9c:	4627      	mov	r7, r4
 8006e9e:	2f00      	cmp	r7, #0
 8006ea0:	d143      	bne.n	8006f2a <_malloc_r+0xd6>
 8006ea2:	2c00      	cmp	r4, #0
 8006ea4:	d04b      	beq.n	8006f3e <_malloc_r+0xea>
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	4639      	mov	r1, r7
 8006eaa:	4630      	mov	r0, r6
 8006eac:	eb04 0903 	add.w	r9, r4, r3
 8006eb0:	f000 fa32 	bl	8007318 <_sbrk_r>
 8006eb4:	4581      	cmp	r9, r0
 8006eb6:	d142      	bne.n	8006f3e <_malloc_r+0xea>
 8006eb8:	6821      	ldr	r1, [r4, #0]
 8006eba:	1a6d      	subs	r5, r5, r1
 8006ebc:	4629      	mov	r1, r5
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	f7ff ffa6 	bl	8006e10 <sbrk_aligned>
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	d03a      	beq.n	8006f3e <_malloc_r+0xea>
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	442b      	add	r3, r5
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	f8d8 3000 	ldr.w	r3, [r8]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	bb62      	cbnz	r2, 8006f30 <_malloc_r+0xdc>
 8006ed6:	f8c8 7000 	str.w	r7, [r8]
 8006eda:	e00f      	b.n	8006efc <_malloc_r+0xa8>
 8006edc:	6822      	ldr	r2, [r4, #0]
 8006ede:	1b52      	subs	r2, r2, r5
 8006ee0:	d420      	bmi.n	8006f24 <_malloc_r+0xd0>
 8006ee2:	2a0b      	cmp	r2, #11
 8006ee4:	d917      	bls.n	8006f16 <_malloc_r+0xc2>
 8006ee6:	1961      	adds	r1, r4, r5
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	6025      	str	r5, [r4, #0]
 8006eec:	bf18      	it	ne
 8006eee:	6059      	strne	r1, [r3, #4]
 8006ef0:	6863      	ldr	r3, [r4, #4]
 8006ef2:	bf08      	it	eq
 8006ef4:	f8c8 1000 	streq.w	r1, [r8]
 8006ef8:	5162      	str	r2, [r4, r5]
 8006efa:	604b      	str	r3, [r1, #4]
 8006efc:	4630      	mov	r0, r6
 8006efe:	f000 f9bd 	bl	800727c <__malloc_unlock>
 8006f02:	f104 000b 	add.w	r0, r4, #11
 8006f06:	1d23      	adds	r3, r4, #4
 8006f08:	f020 0007 	bic.w	r0, r0, #7
 8006f0c:	1ac2      	subs	r2, r0, r3
 8006f0e:	bf1c      	itt	ne
 8006f10:	1a1b      	subne	r3, r3, r0
 8006f12:	50a3      	strne	r3, [r4, r2]
 8006f14:	e7af      	b.n	8006e76 <_malloc_r+0x22>
 8006f16:	6862      	ldr	r2, [r4, #4]
 8006f18:	42a3      	cmp	r3, r4
 8006f1a:	bf0c      	ite	eq
 8006f1c:	f8c8 2000 	streq.w	r2, [r8]
 8006f20:	605a      	strne	r2, [r3, #4]
 8006f22:	e7eb      	b.n	8006efc <_malloc_r+0xa8>
 8006f24:	4623      	mov	r3, r4
 8006f26:	6864      	ldr	r4, [r4, #4]
 8006f28:	e7ae      	b.n	8006e88 <_malloc_r+0x34>
 8006f2a:	463c      	mov	r4, r7
 8006f2c:	687f      	ldr	r7, [r7, #4]
 8006f2e:	e7b6      	b.n	8006e9e <_malloc_r+0x4a>
 8006f30:	461a      	mov	r2, r3
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	42a3      	cmp	r3, r4
 8006f36:	d1fb      	bne.n	8006f30 <_malloc_r+0xdc>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	6053      	str	r3, [r2, #4]
 8006f3c:	e7de      	b.n	8006efc <_malloc_r+0xa8>
 8006f3e:	230c      	movs	r3, #12
 8006f40:	6033      	str	r3, [r6, #0]
 8006f42:	4630      	mov	r0, r6
 8006f44:	f000 f99a 	bl	800727c <__malloc_unlock>
 8006f48:	e794      	b.n	8006e74 <_malloc_r+0x20>
 8006f4a:	6005      	str	r5, [r0, #0]
 8006f4c:	e7d6      	b.n	8006efc <_malloc_r+0xa8>
 8006f4e:	bf00      	nop
 8006f50:	20000684 	.word	0x20000684

08006f54 <_printf_common>:
 8006f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f58:	4616      	mov	r6, r2
 8006f5a:	4698      	mov	r8, r3
 8006f5c:	688a      	ldr	r2, [r1, #8]
 8006f5e:	690b      	ldr	r3, [r1, #16]
 8006f60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f64:	4293      	cmp	r3, r2
 8006f66:	bfb8      	it	lt
 8006f68:	4613      	movlt	r3, r2
 8006f6a:	6033      	str	r3, [r6, #0]
 8006f6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f70:	4607      	mov	r7, r0
 8006f72:	460c      	mov	r4, r1
 8006f74:	b10a      	cbz	r2, 8006f7a <_printf_common+0x26>
 8006f76:	3301      	adds	r3, #1
 8006f78:	6033      	str	r3, [r6, #0]
 8006f7a:	6823      	ldr	r3, [r4, #0]
 8006f7c:	0699      	lsls	r1, r3, #26
 8006f7e:	bf42      	ittt	mi
 8006f80:	6833      	ldrmi	r3, [r6, #0]
 8006f82:	3302      	addmi	r3, #2
 8006f84:	6033      	strmi	r3, [r6, #0]
 8006f86:	6825      	ldr	r5, [r4, #0]
 8006f88:	f015 0506 	ands.w	r5, r5, #6
 8006f8c:	d106      	bne.n	8006f9c <_printf_common+0x48>
 8006f8e:	f104 0a19 	add.w	sl, r4, #25
 8006f92:	68e3      	ldr	r3, [r4, #12]
 8006f94:	6832      	ldr	r2, [r6, #0]
 8006f96:	1a9b      	subs	r3, r3, r2
 8006f98:	42ab      	cmp	r3, r5
 8006f9a:	dc26      	bgt.n	8006fea <_printf_common+0x96>
 8006f9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fa0:	6822      	ldr	r2, [r4, #0]
 8006fa2:	3b00      	subs	r3, #0
 8006fa4:	bf18      	it	ne
 8006fa6:	2301      	movne	r3, #1
 8006fa8:	0692      	lsls	r2, r2, #26
 8006faa:	d42b      	bmi.n	8007004 <_printf_common+0xb0>
 8006fac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fb0:	4641      	mov	r1, r8
 8006fb2:	4638      	mov	r0, r7
 8006fb4:	47c8      	blx	r9
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	d01e      	beq.n	8006ff8 <_printf_common+0xa4>
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	6922      	ldr	r2, [r4, #16]
 8006fbe:	f003 0306 	and.w	r3, r3, #6
 8006fc2:	2b04      	cmp	r3, #4
 8006fc4:	bf02      	ittt	eq
 8006fc6:	68e5      	ldreq	r5, [r4, #12]
 8006fc8:	6833      	ldreq	r3, [r6, #0]
 8006fca:	1aed      	subeq	r5, r5, r3
 8006fcc:	68a3      	ldr	r3, [r4, #8]
 8006fce:	bf0c      	ite	eq
 8006fd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fd4:	2500      	movne	r5, #0
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	bfc4      	itt	gt
 8006fda:	1a9b      	subgt	r3, r3, r2
 8006fdc:	18ed      	addgt	r5, r5, r3
 8006fde:	2600      	movs	r6, #0
 8006fe0:	341a      	adds	r4, #26
 8006fe2:	42b5      	cmp	r5, r6
 8006fe4:	d11a      	bne.n	800701c <_printf_common+0xc8>
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	e008      	b.n	8006ffc <_printf_common+0xa8>
 8006fea:	2301      	movs	r3, #1
 8006fec:	4652      	mov	r2, sl
 8006fee:	4641      	mov	r1, r8
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	47c8      	blx	r9
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	d103      	bne.n	8007000 <_printf_common+0xac>
 8006ff8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007000:	3501      	adds	r5, #1
 8007002:	e7c6      	b.n	8006f92 <_printf_common+0x3e>
 8007004:	18e1      	adds	r1, r4, r3
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	2030      	movs	r0, #48	@ 0x30
 800700a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800700e:	4422      	add	r2, r4
 8007010:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007014:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007018:	3302      	adds	r3, #2
 800701a:	e7c7      	b.n	8006fac <_printf_common+0x58>
 800701c:	2301      	movs	r3, #1
 800701e:	4622      	mov	r2, r4
 8007020:	4641      	mov	r1, r8
 8007022:	4638      	mov	r0, r7
 8007024:	47c8      	blx	r9
 8007026:	3001      	adds	r0, #1
 8007028:	d0e6      	beq.n	8006ff8 <_printf_common+0xa4>
 800702a:	3601      	adds	r6, #1
 800702c:	e7d9      	b.n	8006fe2 <_printf_common+0x8e>
	...

08007030 <_printf_i>:
 8007030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007034:	7e0f      	ldrb	r7, [r1, #24]
 8007036:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007038:	2f78      	cmp	r7, #120	@ 0x78
 800703a:	4691      	mov	r9, r2
 800703c:	4680      	mov	r8, r0
 800703e:	460c      	mov	r4, r1
 8007040:	469a      	mov	sl, r3
 8007042:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007046:	d807      	bhi.n	8007058 <_printf_i+0x28>
 8007048:	2f62      	cmp	r7, #98	@ 0x62
 800704a:	d80a      	bhi.n	8007062 <_printf_i+0x32>
 800704c:	2f00      	cmp	r7, #0
 800704e:	f000 80d2 	beq.w	80071f6 <_printf_i+0x1c6>
 8007052:	2f58      	cmp	r7, #88	@ 0x58
 8007054:	f000 80b9 	beq.w	80071ca <_printf_i+0x19a>
 8007058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800705c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007060:	e03a      	b.n	80070d8 <_printf_i+0xa8>
 8007062:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007066:	2b15      	cmp	r3, #21
 8007068:	d8f6      	bhi.n	8007058 <_printf_i+0x28>
 800706a:	a101      	add	r1, pc, #4	@ (adr r1, 8007070 <_printf_i+0x40>)
 800706c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007070:	080070c9 	.word	0x080070c9
 8007074:	080070dd 	.word	0x080070dd
 8007078:	08007059 	.word	0x08007059
 800707c:	08007059 	.word	0x08007059
 8007080:	08007059 	.word	0x08007059
 8007084:	08007059 	.word	0x08007059
 8007088:	080070dd 	.word	0x080070dd
 800708c:	08007059 	.word	0x08007059
 8007090:	08007059 	.word	0x08007059
 8007094:	08007059 	.word	0x08007059
 8007098:	08007059 	.word	0x08007059
 800709c:	080071dd 	.word	0x080071dd
 80070a0:	08007107 	.word	0x08007107
 80070a4:	08007197 	.word	0x08007197
 80070a8:	08007059 	.word	0x08007059
 80070ac:	08007059 	.word	0x08007059
 80070b0:	080071ff 	.word	0x080071ff
 80070b4:	08007059 	.word	0x08007059
 80070b8:	08007107 	.word	0x08007107
 80070bc:	08007059 	.word	0x08007059
 80070c0:	08007059 	.word	0x08007059
 80070c4:	0800719f 	.word	0x0800719f
 80070c8:	6833      	ldr	r3, [r6, #0]
 80070ca:	1d1a      	adds	r2, r3, #4
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6032      	str	r2, [r6, #0]
 80070d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070d8:	2301      	movs	r3, #1
 80070da:	e09d      	b.n	8007218 <_printf_i+0x1e8>
 80070dc:	6833      	ldr	r3, [r6, #0]
 80070de:	6820      	ldr	r0, [r4, #0]
 80070e0:	1d19      	adds	r1, r3, #4
 80070e2:	6031      	str	r1, [r6, #0]
 80070e4:	0606      	lsls	r6, r0, #24
 80070e6:	d501      	bpl.n	80070ec <_printf_i+0xbc>
 80070e8:	681d      	ldr	r5, [r3, #0]
 80070ea:	e003      	b.n	80070f4 <_printf_i+0xc4>
 80070ec:	0645      	lsls	r5, r0, #25
 80070ee:	d5fb      	bpl.n	80070e8 <_printf_i+0xb8>
 80070f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80070f4:	2d00      	cmp	r5, #0
 80070f6:	da03      	bge.n	8007100 <_printf_i+0xd0>
 80070f8:	232d      	movs	r3, #45	@ 0x2d
 80070fa:	426d      	negs	r5, r5
 80070fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007100:	4859      	ldr	r0, [pc, #356]	@ (8007268 <_printf_i+0x238>)
 8007102:	230a      	movs	r3, #10
 8007104:	e011      	b.n	800712a <_printf_i+0xfa>
 8007106:	6821      	ldr	r1, [r4, #0]
 8007108:	6833      	ldr	r3, [r6, #0]
 800710a:	0608      	lsls	r0, r1, #24
 800710c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007110:	d402      	bmi.n	8007118 <_printf_i+0xe8>
 8007112:	0649      	lsls	r1, r1, #25
 8007114:	bf48      	it	mi
 8007116:	b2ad      	uxthmi	r5, r5
 8007118:	2f6f      	cmp	r7, #111	@ 0x6f
 800711a:	4853      	ldr	r0, [pc, #332]	@ (8007268 <_printf_i+0x238>)
 800711c:	6033      	str	r3, [r6, #0]
 800711e:	bf14      	ite	ne
 8007120:	230a      	movne	r3, #10
 8007122:	2308      	moveq	r3, #8
 8007124:	2100      	movs	r1, #0
 8007126:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800712a:	6866      	ldr	r6, [r4, #4]
 800712c:	60a6      	str	r6, [r4, #8]
 800712e:	2e00      	cmp	r6, #0
 8007130:	bfa2      	ittt	ge
 8007132:	6821      	ldrge	r1, [r4, #0]
 8007134:	f021 0104 	bicge.w	r1, r1, #4
 8007138:	6021      	strge	r1, [r4, #0]
 800713a:	b90d      	cbnz	r5, 8007140 <_printf_i+0x110>
 800713c:	2e00      	cmp	r6, #0
 800713e:	d04b      	beq.n	80071d8 <_printf_i+0x1a8>
 8007140:	4616      	mov	r6, r2
 8007142:	fbb5 f1f3 	udiv	r1, r5, r3
 8007146:	fb03 5711 	mls	r7, r3, r1, r5
 800714a:	5dc7      	ldrb	r7, [r0, r7]
 800714c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007150:	462f      	mov	r7, r5
 8007152:	42bb      	cmp	r3, r7
 8007154:	460d      	mov	r5, r1
 8007156:	d9f4      	bls.n	8007142 <_printf_i+0x112>
 8007158:	2b08      	cmp	r3, #8
 800715a:	d10b      	bne.n	8007174 <_printf_i+0x144>
 800715c:	6823      	ldr	r3, [r4, #0]
 800715e:	07df      	lsls	r7, r3, #31
 8007160:	d508      	bpl.n	8007174 <_printf_i+0x144>
 8007162:	6923      	ldr	r3, [r4, #16]
 8007164:	6861      	ldr	r1, [r4, #4]
 8007166:	4299      	cmp	r1, r3
 8007168:	bfde      	ittt	le
 800716a:	2330      	movle	r3, #48	@ 0x30
 800716c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007170:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007174:	1b92      	subs	r2, r2, r6
 8007176:	6122      	str	r2, [r4, #16]
 8007178:	f8cd a000 	str.w	sl, [sp]
 800717c:	464b      	mov	r3, r9
 800717e:	aa03      	add	r2, sp, #12
 8007180:	4621      	mov	r1, r4
 8007182:	4640      	mov	r0, r8
 8007184:	f7ff fee6 	bl	8006f54 <_printf_common>
 8007188:	3001      	adds	r0, #1
 800718a:	d14a      	bne.n	8007222 <_printf_i+0x1f2>
 800718c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007190:	b004      	add	sp, #16
 8007192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	f043 0320 	orr.w	r3, r3, #32
 800719c:	6023      	str	r3, [r4, #0]
 800719e:	4833      	ldr	r0, [pc, #204]	@ (800726c <_printf_i+0x23c>)
 80071a0:	2778      	movs	r7, #120	@ 0x78
 80071a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	6831      	ldr	r1, [r6, #0]
 80071aa:	061f      	lsls	r7, r3, #24
 80071ac:	f851 5b04 	ldr.w	r5, [r1], #4
 80071b0:	d402      	bmi.n	80071b8 <_printf_i+0x188>
 80071b2:	065f      	lsls	r7, r3, #25
 80071b4:	bf48      	it	mi
 80071b6:	b2ad      	uxthmi	r5, r5
 80071b8:	6031      	str	r1, [r6, #0]
 80071ba:	07d9      	lsls	r1, r3, #31
 80071bc:	bf44      	itt	mi
 80071be:	f043 0320 	orrmi.w	r3, r3, #32
 80071c2:	6023      	strmi	r3, [r4, #0]
 80071c4:	b11d      	cbz	r5, 80071ce <_printf_i+0x19e>
 80071c6:	2310      	movs	r3, #16
 80071c8:	e7ac      	b.n	8007124 <_printf_i+0xf4>
 80071ca:	4827      	ldr	r0, [pc, #156]	@ (8007268 <_printf_i+0x238>)
 80071cc:	e7e9      	b.n	80071a2 <_printf_i+0x172>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	f023 0320 	bic.w	r3, r3, #32
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	e7f6      	b.n	80071c6 <_printf_i+0x196>
 80071d8:	4616      	mov	r6, r2
 80071da:	e7bd      	b.n	8007158 <_printf_i+0x128>
 80071dc:	6833      	ldr	r3, [r6, #0]
 80071de:	6825      	ldr	r5, [r4, #0]
 80071e0:	6961      	ldr	r1, [r4, #20]
 80071e2:	1d18      	adds	r0, r3, #4
 80071e4:	6030      	str	r0, [r6, #0]
 80071e6:	062e      	lsls	r6, r5, #24
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	d501      	bpl.n	80071f0 <_printf_i+0x1c0>
 80071ec:	6019      	str	r1, [r3, #0]
 80071ee:	e002      	b.n	80071f6 <_printf_i+0x1c6>
 80071f0:	0668      	lsls	r0, r5, #25
 80071f2:	d5fb      	bpl.n	80071ec <_printf_i+0x1bc>
 80071f4:	8019      	strh	r1, [r3, #0]
 80071f6:	2300      	movs	r3, #0
 80071f8:	6123      	str	r3, [r4, #16]
 80071fa:	4616      	mov	r6, r2
 80071fc:	e7bc      	b.n	8007178 <_printf_i+0x148>
 80071fe:	6833      	ldr	r3, [r6, #0]
 8007200:	1d1a      	adds	r2, r3, #4
 8007202:	6032      	str	r2, [r6, #0]
 8007204:	681e      	ldr	r6, [r3, #0]
 8007206:	6862      	ldr	r2, [r4, #4]
 8007208:	2100      	movs	r1, #0
 800720a:	4630      	mov	r0, r6
 800720c:	f7f8 fff8 	bl	8000200 <memchr>
 8007210:	b108      	cbz	r0, 8007216 <_printf_i+0x1e6>
 8007212:	1b80      	subs	r0, r0, r6
 8007214:	6060      	str	r0, [r4, #4]
 8007216:	6863      	ldr	r3, [r4, #4]
 8007218:	6123      	str	r3, [r4, #16]
 800721a:	2300      	movs	r3, #0
 800721c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007220:	e7aa      	b.n	8007178 <_printf_i+0x148>
 8007222:	6923      	ldr	r3, [r4, #16]
 8007224:	4632      	mov	r2, r6
 8007226:	4649      	mov	r1, r9
 8007228:	4640      	mov	r0, r8
 800722a:	47d0      	blx	sl
 800722c:	3001      	adds	r0, #1
 800722e:	d0ad      	beq.n	800718c <_printf_i+0x15c>
 8007230:	6823      	ldr	r3, [r4, #0]
 8007232:	079b      	lsls	r3, r3, #30
 8007234:	d413      	bmi.n	800725e <_printf_i+0x22e>
 8007236:	68e0      	ldr	r0, [r4, #12]
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	4298      	cmp	r0, r3
 800723c:	bfb8      	it	lt
 800723e:	4618      	movlt	r0, r3
 8007240:	e7a6      	b.n	8007190 <_printf_i+0x160>
 8007242:	2301      	movs	r3, #1
 8007244:	4632      	mov	r2, r6
 8007246:	4649      	mov	r1, r9
 8007248:	4640      	mov	r0, r8
 800724a:	47d0      	blx	sl
 800724c:	3001      	adds	r0, #1
 800724e:	d09d      	beq.n	800718c <_printf_i+0x15c>
 8007250:	3501      	adds	r5, #1
 8007252:	68e3      	ldr	r3, [r4, #12]
 8007254:	9903      	ldr	r1, [sp, #12]
 8007256:	1a5b      	subs	r3, r3, r1
 8007258:	42ab      	cmp	r3, r5
 800725a:	dcf2      	bgt.n	8007242 <_printf_i+0x212>
 800725c:	e7eb      	b.n	8007236 <_printf_i+0x206>
 800725e:	2500      	movs	r5, #0
 8007260:	f104 0619 	add.w	r6, r4, #25
 8007264:	e7f5      	b.n	8007252 <_printf_i+0x222>
 8007266:	bf00      	nop
 8007268:	08007b3d 	.word	0x08007b3d
 800726c:	08007b4e 	.word	0x08007b4e

08007270 <__malloc_lock>:
 8007270:	4801      	ldr	r0, [pc, #4]	@ (8007278 <__malloc_lock+0x8>)
 8007272:	f7ff bc73 	b.w	8006b5c <__retarget_lock_acquire_recursive>
 8007276:	bf00      	nop
 8007278:	2000067c 	.word	0x2000067c

0800727c <__malloc_unlock>:
 800727c:	4801      	ldr	r0, [pc, #4]	@ (8007284 <__malloc_unlock+0x8>)
 800727e:	f7ff bc6e 	b.w	8006b5e <__retarget_lock_release_recursive>
 8007282:	bf00      	nop
 8007284:	2000067c 	.word	0x2000067c

08007288 <_realloc_r>:
 8007288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800728c:	4680      	mov	r8, r0
 800728e:	4615      	mov	r5, r2
 8007290:	460c      	mov	r4, r1
 8007292:	b921      	cbnz	r1, 800729e <_realloc_r+0x16>
 8007294:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007298:	4611      	mov	r1, r2
 800729a:	f7ff bddb 	b.w	8006e54 <_malloc_r>
 800729e:	b92a      	cbnz	r2, 80072ac <_realloc_r+0x24>
 80072a0:	f000 f858 	bl	8007354 <_free_r>
 80072a4:	2400      	movs	r4, #0
 80072a6:	4620      	mov	r0, r4
 80072a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072ac:	f000 f89c 	bl	80073e8 <_malloc_usable_size_r>
 80072b0:	4285      	cmp	r5, r0
 80072b2:	4606      	mov	r6, r0
 80072b4:	d802      	bhi.n	80072bc <_realloc_r+0x34>
 80072b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80072ba:	d8f4      	bhi.n	80072a6 <_realloc_r+0x1e>
 80072bc:	4629      	mov	r1, r5
 80072be:	4640      	mov	r0, r8
 80072c0:	f7ff fdc8 	bl	8006e54 <_malloc_r>
 80072c4:	4607      	mov	r7, r0
 80072c6:	2800      	cmp	r0, #0
 80072c8:	d0ec      	beq.n	80072a4 <_realloc_r+0x1c>
 80072ca:	42b5      	cmp	r5, r6
 80072cc:	462a      	mov	r2, r5
 80072ce:	4621      	mov	r1, r4
 80072d0:	bf28      	it	cs
 80072d2:	4632      	movcs	r2, r6
 80072d4:	f000 f830 	bl	8007338 <memcpy>
 80072d8:	4621      	mov	r1, r4
 80072da:	4640      	mov	r0, r8
 80072dc:	f000 f83a 	bl	8007354 <_free_r>
 80072e0:	463c      	mov	r4, r7
 80072e2:	e7e0      	b.n	80072a6 <_realloc_r+0x1e>

080072e4 <memmove>:
 80072e4:	4288      	cmp	r0, r1
 80072e6:	b510      	push	{r4, lr}
 80072e8:	eb01 0402 	add.w	r4, r1, r2
 80072ec:	d902      	bls.n	80072f4 <memmove+0x10>
 80072ee:	4284      	cmp	r4, r0
 80072f0:	4623      	mov	r3, r4
 80072f2:	d807      	bhi.n	8007304 <memmove+0x20>
 80072f4:	1e43      	subs	r3, r0, #1
 80072f6:	42a1      	cmp	r1, r4
 80072f8:	d008      	beq.n	800730c <memmove+0x28>
 80072fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007302:	e7f8      	b.n	80072f6 <memmove+0x12>
 8007304:	4402      	add	r2, r0
 8007306:	4601      	mov	r1, r0
 8007308:	428a      	cmp	r2, r1
 800730a:	d100      	bne.n	800730e <memmove+0x2a>
 800730c:	bd10      	pop	{r4, pc}
 800730e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007312:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007316:	e7f7      	b.n	8007308 <memmove+0x24>

08007318 <_sbrk_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	4d06      	ldr	r5, [pc, #24]	@ (8007334 <_sbrk_r+0x1c>)
 800731c:	2300      	movs	r3, #0
 800731e:	4604      	mov	r4, r0
 8007320:	4608      	mov	r0, r1
 8007322:	602b      	str	r3, [r5, #0]
 8007324:	f7fa fe18 	bl	8001f58 <_sbrk>
 8007328:	1c43      	adds	r3, r0, #1
 800732a:	d102      	bne.n	8007332 <_sbrk_r+0x1a>
 800732c:	682b      	ldr	r3, [r5, #0]
 800732e:	b103      	cbz	r3, 8007332 <_sbrk_r+0x1a>
 8007330:	6023      	str	r3, [r4, #0]
 8007332:	bd38      	pop	{r3, r4, r5, pc}
 8007334:	20000688 	.word	0x20000688

08007338 <memcpy>:
 8007338:	440a      	add	r2, r1
 800733a:	4291      	cmp	r1, r2
 800733c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007340:	d100      	bne.n	8007344 <memcpy+0xc>
 8007342:	4770      	bx	lr
 8007344:	b510      	push	{r4, lr}
 8007346:	f811 4b01 	ldrb.w	r4, [r1], #1
 800734a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800734e:	4291      	cmp	r1, r2
 8007350:	d1f9      	bne.n	8007346 <memcpy+0xe>
 8007352:	bd10      	pop	{r4, pc}

08007354 <_free_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4605      	mov	r5, r0
 8007358:	2900      	cmp	r1, #0
 800735a:	d041      	beq.n	80073e0 <_free_r+0x8c>
 800735c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007360:	1f0c      	subs	r4, r1, #4
 8007362:	2b00      	cmp	r3, #0
 8007364:	bfb8      	it	lt
 8007366:	18e4      	addlt	r4, r4, r3
 8007368:	f7ff ff82 	bl	8007270 <__malloc_lock>
 800736c:	4a1d      	ldr	r2, [pc, #116]	@ (80073e4 <_free_r+0x90>)
 800736e:	6813      	ldr	r3, [r2, #0]
 8007370:	b933      	cbnz	r3, 8007380 <_free_r+0x2c>
 8007372:	6063      	str	r3, [r4, #4]
 8007374:	6014      	str	r4, [r2, #0]
 8007376:	4628      	mov	r0, r5
 8007378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800737c:	f7ff bf7e 	b.w	800727c <__malloc_unlock>
 8007380:	42a3      	cmp	r3, r4
 8007382:	d908      	bls.n	8007396 <_free_r+0x42>
 8007384:	6820      	ldr	r0, [r4, #0]
 8007386:	1821      	adds	r1, r4, r0
 8007388:	428b      	cmp	r3, r1
 800738a:	bf01      	itttt	eq
 800738c:	6819      	ldreq	r1, [r3, #0]
 800738e:	685b      	ldreq	r3, [r3, #4]
 8007390:	1809      	addeq	r1, r1, r0
 8007392:	6021      	streq	r1, [r4, #0]
 8007394:	e7ed      	b.n	8007372 <_free_r+0x1e>
 8007396:	461a      	mov	r2, r3
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	b10b      	cbz	r3, 80073a0 <_free_r+0x4c>
 800739c:	42a3      	cmp	r3, r4
 800739e:	d9fa      	bls.n	8007396 <_free_r+0x42>
 80073a0:	6811      	ldr	r1, [r2, #0]
 80073a2:	1850      	adds	r0, r2, r1
 80073a4:	42a0      	cmp	r0, r4
 80073a6:	d10b      	bne.n	80073c0 <_free_r+0x6c>
 80073a8:	6820      	ldr	r0, [r4, #0]
 80073aa:	4401      	add	r1, r0
 80073ac:	1850      	adds	r0, r2, r1
 80073ae:	4283      	cmp	r3, r0
 80073b0:	6011      	str	r1, [r2, #0]
 80073b2:	d1e0      	bne.n	8007376 <_free_r+0x22>
 80073b4:	6818      	ldr	r0, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	6053      	str	r3, [r2, #4]
 80073ba:	4408      	add	r0, r1
 80073bc:	6010      	str	r0, [r2, #0]
 80073be:	e7da      	b.n	8007376 <_free_r+0x22>
 80073c0:	d902      	bls.n	80073c8 <_free_r+0x74>
 80073c2:	230c      	movs	r3, #12
 80073c4:	602b      	str	r3, [r5, #0]
 80073c6:	e7d6      	b.n	8007376 <_free_r+0x22>
 80073c8:	6820      	ldr	r0, [r4, #0]
 80073ca:	1821      	adds	r1, r4, r0
 80073cc:	428b      	cmp	r3, r1
 80073ce:	bf04      	itt	eq
 80073d0:	6819      	ldreq	r1, [r3, #0]
 80073d2:	685b      	ldreq	r3, [r3, #4]
 80073d4:	6063      	str	r3, [r4, #4]
 80073d6:	bf04      	itt	eq
 80073d8:	1809      	addeq	r1, r1, r0
 80073da:	6021      	streq	r1, [r4, #0]
 80073dc:	6054      	str	r4, [r2, #4]
 80073de:	e7ca      	b.n	8007376 <_free_r+0x22>
 80073e0:	bd38      	pop	{r3, r4, r5, pc}
 80073e2:	bf00      	nop
 80073e4:	20000684 	.word	0x20000684

080073e8 <_malloc_usable_size_r>:
 80073e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ec:	1f18      	subs	r0, r3, #4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	bfbc      	itt	lt
 80073f2:	580b      	ldrlt	r3, [r1, r0]
 80073f4:	18c0      	addlt	r0, r0, r3
 80073f6:	4770      	bx	lr

080073f8 <_init>:
 80073f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fa:	bf00      	nop
 80073fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073fe:	bc08      	pop	{r3}
 8007400:	469e      	mov	lr, r3
 8007402:	4770      	bx	lr

08007404 <_fini>:
 8007404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007406:	bf00      	nop
 8007408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800740a:	bc08      	pop	{r3}
 800740c:	469e      	mov	lr, r3
 800740e:	4770      	bx	lr
