Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /dept/enee/software/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab tb_PEA -debug typical -s top 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_in' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_in' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:61]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out_result' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:71]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out_status' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'next_mode_in' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'mode' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:75]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'enable' [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:76]
WARNING: [VRFC 10-3645] port 'wr_addr_data' remains unconnected for this instance [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:69]
ERROR: [VRFC 10-8616] 'PEA_enable' requires 10 arguments [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/test/test_verilog/test_FSM1-GC/test01/tb_PEA.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {run.tcl}
Time resolution is 1 ps
source run.tcl
## run all
FSM1:x,FSM2: x, FSM3_MEM:x, FSM3_GC:x, ramo:    x, instr:  x
FSM1:0,FSM2: 0, FSM3_MEM:0, FSM3_GC:0, ramo:    0, instr:255
FSM1:0,FSM2: 0, FSM3_MEM:1, FSM3_GC:0, ramo:    0, instr:255
FSM1:1,FSM2: 0, FSM3_MEM:2, FSM3_GC:0, ramo:    0, instr:255
FSM1:2,FSM2: 1, FSM3_MEM:3, FSM3_GC:0, ramo:    0, instr:255
FSM1:2,FSM2: 2, FSM3_MEM:4, FSM3_GC:1, ramo:  771, instr:255
FSM1:2,FSM2: 2, FSM3_MEM:0, FSM3_GC:2, ramo:    0, instr:  3
FSM1:2,FSM2: 3, FSM3_MEM:0, FSM3_GC:0, ramo:    0, instr:  3
FSM1:0,FSM2: 0, FSM3_MEM:0, FSM3_GC:0, ramo:    0, instr:  3
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 12 23:22:41 2022...
