{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687731618833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687731618833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 19:20:18 2023 " "Processing started: Sun Jun 25 19:20:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687731618833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731618833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731618833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687731618992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687731618993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reader-behave " "Found design unit 1: reader-behave" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627771 ""} { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627772 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COBS_Encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COBS_Encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COBS_Encode-rtl " "Found design unit 1: COBS_Encode-rtl" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""} { "Info" "ISGN_ENTITY_NAME" "1 COBS_Encode " "Found entity 1: COBS_Encode" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc16-rtl " "Found design unit 1: crc16-rtl" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627774 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc16 " "Found entity 1: crc16" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reader " "Elaborating entity \"reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687731627821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len reader.vhd(25) " "Verilog HDL or VHDL warning at reader.vhd(25): object \"len\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627823 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc reader.vhd(26) " "Verilog HDL or VHDL warning at reader.vhd(26): object \"crc\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627823 "|reader"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_TX_DV reader.vhd(65) " "VHDL Signal Declaration warning at reader.vhd(65): used explicit default value for signal \"r_TX_DV\" because signal was never assigned a value" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687731627825 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_TX_SERIAL reader.vhd(66) " "Verilog HDL or VHDL warning at reader.vhd(66): object \"w_TX_SERIAL\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627825 "|reader"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2041 2051 reader.vhd(157) " "VHDL expression error at reader.vhd(157): expression has 2041 elements, but must have 2051 elements" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 157 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1687731627834 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687731627840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 25 19:20:27 2023 " "Processing ended: Sun Jun 25 19:20:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687731618833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687731618833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 19:20:18 2023 " "Processing started: Sun Jun 25 19:20:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687731618833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731618833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731618833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687731618992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687731618993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reader-behave " "Found design unit 1: reader-behave" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627771 ""} { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627772 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COBS_Encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COBS_Encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COBS_Encode-rtl " "Found design unit 1: COBS_Encode-rtl" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""} { "Info" "ISGN_ENTITY_NAME" "1 COBS_Encode " "Found entity 1: COBS_Encode" {  } { { "COBS_Encode.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/COBS_Encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc16-rtl " "Found design unit 1: crc16-rtl" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627774 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc16 " "Found entity 1: crc16" {  } { { "CRC16.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/CRC16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687731627774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reader " "Elaborating entity \"reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687731627821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len reader.vhd(25) " "Verilog HDL or VHDL warning at reader.vhd(25): object \"len\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627823 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc reader.vhd(26) " "Verilog HDL or VHDL warning at reader.vhd(26): object \"crc\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627823 "|reader"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_TX_DV reader.vhd(65) " "VHDL Signal Declaration warning at reader.vhd(65): used explicit default value for signal \"r_TX_DV\" because signal was never assigned a value" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687731627825 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_TX_SERIAL reader.vhd(66) " "Verilog HDL or VHDL warning at reader.vhd(66): object \"w_TX_SERIAL\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687731627825 "|reader"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2041 2051 reader.vhd(157) " "VHDL expression error at reader.vhd(157): expression has 2041 elements, but must have 2051 elements" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 157 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1687731627834 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687731627840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 25 19:20:27 2023 " "Processing ended: Sun Jun 25 19:20:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687731627917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687731627917 ""}
