
---------- Begin Simulation Statistics ----------
simSeconds                                   0.279972                       # Number of seconds simulated (Second)
simTicks                                 279971790000                       # Number of ticks simulated (Tick)
finalTick                                279971790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  38057.43                       # Real time elapsed on the host (Second)
hostTickRate                                  7356561                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10449760                       # Number of bytes of host memory used (Byte)
simInsts                                   3195112368                       # Number of instructions simulated (Count)
simOps                                     6091087680                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83955                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     160050                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       559126202                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      385401329                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    2068                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     392393672                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 24163                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4710417                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          5516167                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                337                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          554981938                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.707039                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.579813                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                424347561     76.46%     76.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 37748560      6.80%     83.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 26345944      4.75%     88.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 23187852      4.18%     92.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 14217605      2.56%     94.75% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  9956631      1.79%     96.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 11130400      2.01%     98.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  5425387      0.98%     99.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2621998      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            554981938                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                4621840     73.43%     73.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     73.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     73.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 7336      0.12%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     8      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   166      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     73.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   334      0.01%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    8      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  74      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               1140398     18.12%     91.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               192458      3.06%     94.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           107485      1.71%     96.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          223957      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     10502322      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    283460508     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       252588      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        41058      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2301546      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         3240      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8362      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       110840      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        18005      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       324478      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         3191      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       308603      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     60493078     15.42%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     30716302      7.83%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      2069953      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1162380      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     392393672                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.701798                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            6294064                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.016040                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1331462832                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              383111136                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      377104097                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 14624677                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 7004192                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         6844273                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  380708346                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     7477068                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        392348527                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     62554574                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    45145                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          94423441                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      41335641                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    31868867                       # Number of stores executed (Count)
system.cpu0.numRate                          0.701717                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                         241217                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        4144264                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              2.799908                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         2.799908                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.357155                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.357155                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 616569453                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                295855890                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                    4677798                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                   5371746                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                  177786518                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  99874220                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                174706397                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      55027204                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     31925121                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      2036125                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      1995330                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               41602851                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         26099853                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            28252                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            14230728                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               14224935                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999593                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                4934680                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                74                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups        5029670                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits           5015790                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           13880                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         2090                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4692263                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            30019                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    554358029                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.686728                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.098228                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      487083615     87.86%     87.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       10398870      1.88%     89.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        3531941      0.64%     90.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        8283843      1.49%     91.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3158034      0.57%     92.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1448688      0.26%     92.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2012198      0.36%     93.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        1096785      0.20%     93.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       37344055      6.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    554358029                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     37344055                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data     50324214                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         50324214                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data     50324215                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        50324215                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data     15163952                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total       15163952                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data     15163955                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      15163955                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 853597633080                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 853597633080                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 853597633080                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 853597633080                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data     65488166                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     65488166                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data     65488170                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     65488170                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.231553                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.231553                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.231553                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.231553                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 56291.238134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 56291.238134                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 56291.226997                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 56291.226997                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs    102554641                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4513                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs      2961608                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           57                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     34.628027                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    79.175439                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      4257573                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          4257573                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      5216783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5216783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      5216783                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5216783                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data      9947169                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      9947169                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data      9947170                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      9947170                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data 603043417308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 603043417308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data 603043429308                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 603043429308                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.151893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.151893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.151893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.151893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 60624.627701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 60624.627701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 60624.622813                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 60624.622813                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements               9947144                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data     21957059                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       21957059                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data     12525678                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total     12525678                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 675964860000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 675964860000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data     34482737                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     34482737                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.363245                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.363245                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 53966.329008                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 53966.329008                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      5141191                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5141191                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data      7384487                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      7384487                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data 429873737000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 429873737000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.214150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.214150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 58213.080611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 58213.080611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu00.data            1                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu00.data            3                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu00.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu00.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu00.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu00.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu00.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu00.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data     28367155                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      28367155                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data      2638274                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      2638274                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data 177632773080                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 177632773080                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.085091                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.085091                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 67329.160307                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 67329.160307                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data        75592                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        75592                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data      2562682                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total      2562682                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data 173169680308                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 173169680308                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.082653                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.082653                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 67573.612453                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 67573.612453                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse           15.999877                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            60271385                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           9947160                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.059155                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             216500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data    15.999877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         140923500                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        140923500                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                25914146                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            474811146                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 39790172                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             14407665                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 58809                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            14172963                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1874                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             385976457                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 9051                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          69544311                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     203612849                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   41602851                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          24175405                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    485345956                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 121260                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                3751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        26076                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         1106                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 31996442                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 8475                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         554981938                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.698522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.054232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               488537714     88.03%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 3535113      0.64%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3363320      0.61%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 4803003      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 9985934      1.80%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 7818286      1.41%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 3219512      0.58%     93.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 5108261      0.92%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                28610795      5.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           554981938                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.074407                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.364163                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst     31162186                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         31162186                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst     31162186                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        31162186                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst       834250                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total         834250                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst       834250                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total        834250                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst  22069807467                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total  22069807467                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst  22069807467                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total  22069807467                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst     31996436                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     31996436                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst     31996436                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     31996436                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.026073                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.026073                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.026073                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.026073                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 26454.668825                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 26454.668825                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 26454.668825                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 26454.668825                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2388                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           31                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     77.032258                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks       832812                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total           832812                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst         1159                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total         1159                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst         1159                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total         1159                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst       833091                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total       833091                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst       833091                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total       833091                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst  21086190468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total  21086190468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst  21086190468                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total  21086190468                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.026037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.026037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.026037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.026037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 25310.788939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 25310.788939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 25310.788939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 25310.788939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                832812                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst     31162186                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       31162186                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst       834250                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total       834250                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst  22069807467                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total  22069807467                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst     31996436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     31996436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.026073                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.026073                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 26454.668825                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 26454.668825                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst         1159                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total         1159                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst       833091                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total       833091                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst  21086190468                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total  21086190468                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.026037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.026037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 25310.788939                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 25310.788939                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.889314                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            31995277                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs            833091                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             38.405501                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   255.889314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.999568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          169                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           87                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          64825963                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         64825963                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    58809                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  35221553                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                81062492                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             385403397                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1719                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                55027204                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               31925121                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 1422                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                  1028545                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                79111252                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          1541                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         10811                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        23830                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               34641                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               384699575                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              383948370                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                249116932                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                417360953                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.686694                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.596886                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                   20544215                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 277537                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 158                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               1541                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                919706                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  85                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache               2813557                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            32.410166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           85.763700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              40131360     73.30%     73.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              339901      0.62%     73.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              568960      1.04%     74.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              972075      1.78%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49             1229997      2.25%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              968834      1.77%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69             1001230      1.83%     82.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              998478      1.82%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              693493      1.27%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              766781      1.40%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            772549      1.41%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            809327      1.48%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            756389      1.38%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            840731      1.54%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            787938      1.44%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159            556107      1.02%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            416621      0.76%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            380468      0.69%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            370110      0.68%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            289078      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            190038      0.35%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            145292      0.27%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            124478      0.23%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             90729      0.17%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             63289      0.12%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             46767      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             38540      0.07%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             32502      0.06%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             27779      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             24612      0.04%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          315211      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            5526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               55039599                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               31868888                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    78200                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   830950                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               32000210                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     5228                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 58809                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                32532564                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              244575983                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         77493                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 46149661                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            231587428                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             385634160                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              7921988                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              15347489                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents              11124798                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             197490345                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents             43                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          402319952                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  953951077                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               603160495                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  4747863                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 4932091                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1152                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1106                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 90246208                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       902041938                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      771394780                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu1.numCycles                       559517588                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      385411572                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    2067                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     392367172                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 24675                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4720659                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          5520320                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                336                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          555326368                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.706552                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.579516                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                424726388     76.48%     76.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37719849      6.79%     83.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 26348123      4.74%     88.02% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 23176967      4.17%     92.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 14209257      2.56%     94.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  9968283      1.80%     96.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 11124321      2.00%     98.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  5429633      0.98%     99.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2623547      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            555326368                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                4622174     73.47%     73.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     73.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     73.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 7384      0.12%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     8      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   151      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     73.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   322      0.01%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    8      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  88      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               1      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     73.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               1136421     18.06%     91.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               193050      3.07%     94.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           107402      1.71%     96.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          223966      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     10504393      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    283465779     72.25%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       252589      0.06%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        41081      0.01%     75.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      2301542      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         3021      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8393      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       110806      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        18074      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       324515      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         3203      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt       308603      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     60458025     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     30716738      7.83%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2070814      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1162378      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     392367172                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.701260                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            6290975                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.016033                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              1331750074                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              383131841                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      377113294                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 14626288                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 7003964                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         6844256                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  380675937                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     7477817                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        392322122                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     62520407                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    45050                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          94389735                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                      41336566                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    31869328                       # Number of stores executed (Count)
system.cpu1.numRate                          0.701179                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                         242111                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        4191220                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              2.801867                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         2.801867                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.356905                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.356905                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 616506194                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                295861245                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    4677913                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   5371923                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                  177786727                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  99874423                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                174675461                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      55029426                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     31925497                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      2043950                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      2030450                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               41605391                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted         26100199                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            28254                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups            14231672                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits               14225755                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999584                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                4934789                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                84                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups        5031084                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits           5015859                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses           15225                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         2094                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4702509                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            29654                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    554701000                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.686303                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.097720                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      487435794     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       10394935      1.87%     89.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        3529259      0.64%     90.38% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        8280730      1.49%     91.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        3154768      0.57%     92.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1447809      0.26%     92.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        2013172      0.36%     93.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        1096076      0.20%     93.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       37348457      6.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    554701000                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     37348457                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data     50325058                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         50325058                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data     50325059                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        50325059                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data     15166852                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total       15166852                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data     15166855                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total      15166855                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data 854025918458                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 854025918458                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data 854025918458                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 854025918458                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data     65491910                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     65491910                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data     65491914                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     65491914                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.231584                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.231584                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.231584                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.231584                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 56308.713137                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 56308.713137                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 56308.701999                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 56308.701999                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs    101918631                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         7032                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs      2957453                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           85                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     34.461623                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    82.729412                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      4212547                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          4212547                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data      5218071                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      5218071                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data      5218071                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      5218071                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data      9948781                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      9948781                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data      9948782                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      9948782                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data 602425995236                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 602425995236                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data 602426020736                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 602426020736                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.151909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.151909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.151909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.151909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 60552.744626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 60552.744626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 60552.741103                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 60552.741103                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements               9948754                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data     21957826                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       21957826                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data     12528655                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total     12528655                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data 676157996500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 676157996500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data     34486481                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     34486481                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.363292                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.363292                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 53968.921365                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 53968.921365                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data      5142399                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      5142399                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data      7386256                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      7386256                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data 429025458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 429025458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.214178                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.214178                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 58084.293044                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 58084.293044                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu01.data            1                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu01.data            3                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu01.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu01.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu01.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu01.data        25500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total        25500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu01.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu01.data        25500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total        25500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data     28367232                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      28367232                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data      2638197                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total      2638197                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data 177867921958                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total 177867921958                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.085088                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.085088                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 67420.257834                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 67420.257834                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu01.data        75672                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        75672                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data      2562525                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total      2562525                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data 173400537236                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total 173400537236                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.082648                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.082648                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 67667.842162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 67667.842162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse           15.999870                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            60273840                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           9948770                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.058421                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             306500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data    15.999870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         140932598                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        140932598                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                25919200                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            475150967                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 39782944                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             14414817                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 58440                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            14173334                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1865                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             385986524                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 9080                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          69593011                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     203620303                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   41605391                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches          24176403                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    485642750                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 120514                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                3743                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        23846                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles          134                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles         2627                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 31997248                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 8479                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         555326368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.698115                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.053693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               488878128     88.03%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 3535863      0.64%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 3362966      0.61%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 4804578      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 9989388      1.80%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 7817412      1.41%     93.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 3217995      0.58%     93.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 5106912      0.92%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                28613126      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           555326368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.074359                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.363921                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst     31162947                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         31162947                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst     31162947                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        31162947                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst       834281                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         834281                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst       834281                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        834281                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst  22134678342                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total  22134678342                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst  22134678342                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total  22134678342                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst     31997228                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     31997228                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst     31997228                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     31997228                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.026074                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.026074                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.026074                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.026074                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 26531.442454                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 26531.442454                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 26531.442454                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 26531.442454                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         4342                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           40                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs    108.550000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       832822                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           832822                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst         1183                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total         1183                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst         1183                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total         1183                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst       833098                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       833098                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst       833098                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       833098                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst  21143533843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total  21143533843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst  21143533843                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total  21143533843                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.026037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.026037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.026037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.026037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 25379.407756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 25379.407756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 25379.407756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 25379.407756                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                832822                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst     31162947                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       31162947                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst       834281                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       834281                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst  22134678342                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total  22134678342                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst     31997228                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     31997228                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.026074                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.026074                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 26531.442454                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 26531.442454                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst         1183                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total         1183                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst       833098                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       833098                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst  21143533843                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total  21143533843                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.026037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.026037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 25379.407756                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 25379.407756                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          255.868234                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            31996045                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            833098                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             38.406100                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick              92500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   255.868234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.999485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.999485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          174                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           82                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          64827554                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         64827554                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    58440                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  35267539                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                81369668                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             385413639                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1785                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                55029426                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               31925497                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 1427                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                  1029632                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                79417965                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          1535                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         10786                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        23480                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               34266                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               384708536                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              383957550                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                249139117                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                417405048                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.686230                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.596876                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                   20541821                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 279759                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 186                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               1535                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                920082                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  82                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache               2805129                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            32.198508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           82.158495                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              40135259     73.31%     73.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              342151      0.62%     73.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              576211      1.05%     74.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              974886      1.78%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49             1226335      2.24%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              972664      1.78%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69             1002244      1.83%     82.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              996493      1.82%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              693244      1.27%     85.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99              766478      1.40%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109            771694      1.41%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119            804757      1.47%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129            756196      1.38%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139            839613      1.53%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149            785057      1.43%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159            553203      1.01%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169            415206      0.76%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179            380079      0.69%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189            368921      0.67%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199            288493      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209            189355      0.35%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            144730      0.26%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            124365      0.23%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             91177      0.17%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             63031      0.12%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             46840      0.09%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             38483      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             32118      0.06%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             28045      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             24498      0.04%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          317838      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            4747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               55041485                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               31869349                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    78452                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   830979                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               32000653                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     4983                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 58440                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                32533262                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              244867866                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         88966                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 46153320                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            231624514                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             385644314                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents              7954742                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              15306467                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              11120596                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             197538482                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents             39                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          402325274                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  953967008                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               603170199                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  4747706                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 4937413                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1165                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1110                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 90223480                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       902390753                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      771416742                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu10.numCycles                      558365238                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                     385412887                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   2076                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                    392389146                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                23740                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            4721983                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         5532790                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               345                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples         554374108                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.707806                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.586036                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0               424338021     76.54%     76.54% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                37918394      6.84%     83.38% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                25256032      4.56%     87.94% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                23302153      4.20%     92.14% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                14105159      2.54%     94.69% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                10138283      1.83%     96.52% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                11032490      1.99%     98.51% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                 5523370      1.00%     99.50% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                 2760206      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total           554374108                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu               4657235     72.66%     72.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     72.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     72.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd               85421      1.33%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    8      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  146      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  342      0.01%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                  11      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 80      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     74.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead              1145026     17.86%     91.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite              195320      3.05%     94.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead          107874      1.68%     96.59% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite         218316      3.41%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass     10501722      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu    283465714     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult       252589      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        41150      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd      2301094      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         3361      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8380      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu       110820      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        18133      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc       324465      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         3215      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead     60476802     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite     30716733      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2076909      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1162236      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total    392389146                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.702746                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                           6409779                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.016335                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads             1330875302                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites             383135386                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses     377110643                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                14710617                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                7003094                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        6843916                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                 380740646                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    7556557                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                       392343920                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                    62545238                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                   45226                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                         94414546                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                     41336384                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                   31869308                       # Number of stores executed (Count)
system.cpu10.numRate                         0.702665                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                        191727                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       3991130                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             2.796097                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        2.796097                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.357641                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.357641                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                616557742                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites               295861710                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   4678449                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  5371300                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                 177788695                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                 99876304                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads               174698503                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads     55030888                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores     31925229                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads      2430697                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores      2138042                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups              41604677                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted        26100658                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           28285                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups           14230668                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits              14224853                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999591                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed               4935342                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect               89                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups       5030348                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits          5016268                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses          14080                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         2092                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       4704068                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           29717                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples    553748943                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.687483                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.096865                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0     486197715     87.80%     87.80% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1      10501577      1.90%     89.70% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       3594281      0.65%     90.35% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       8427448      1.52%     91.87% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4       3192595      0.58%     92.45% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5       1524083      0.28%     92.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6       2021278      0.37%     93.09% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7       1117694      0.20%     93.29% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8      37172272      6.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total    553748943                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu10.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples     37172272                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data     50315110                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total        50315110                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data     50315111                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total       50315111                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data     15191882                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total      15191882                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data     15191885                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total     15191885                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data 860345050131                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total 860345050131                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data 860345050131                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total 860345050131                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data     65506992                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total     65506992                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data     65506996                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total     65506996                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.231912                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.231912                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.231912                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.231912                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 56631.893937                       # average overall miss latency ((Cycle/Count))
system.cpu10.dcache.demandAvgMissLatency::total 56631.893937                       # average overall miss latency ((Cycle/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 56631.882754                       # average overall miss latency ((Cycle/Count))
system.cpu10.dcache.overallAvgMissLatency::total 56631.882754                       # average overall miss latency ((Cycle/Count))
system.cpu10.dcache.blockedCycles::no_mshrs    105153040                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets         2658                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs      2967334                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           49                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs    35.436874                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets    54.244898                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks      4255990                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total         4255990                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data      5278415                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total      5278415                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data      5278415                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total      5278415                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data      9913467                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total      9913467                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data      9913468                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total      9913468                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data 604890168256                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total 604890168256                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data 604890185756                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total 604890185756                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.151334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.151334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.151334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.151334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 61017.015365                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 61017.015365                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 61017.010975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 61017.010975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.dcache.replacements              9913443                       # number of replacements (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data     21935346                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total      21935346                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data     12566217                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total     12566217                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data 684331513000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total 684331513000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data     34501563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total     34501563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.364222                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.364222                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 54458.037212                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 54458.037212                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data      5204023                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total      5204023                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data      7362194                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total      7362194                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data 433295866500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total 433295866500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.213387                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.213387                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 58854.176690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 58854.176690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.SoftPFReq.hits::cpu10.data            1                       # number of SoftPFReq hits (Count)
system.cpu10.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu10.dcache.SoftPFReq.misses::cpu10.data            3                       # number of SoftPFReq misses (Count)
system.cpu10.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu10.dcache.SoftPFReq.accesses::cpu10.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu10.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu10.dcache.SoftPFReq.missRate::cpu10.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.mshrMisses::cpu10.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu10.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu10.dcache.SoftPFReq.mshrMissLatency::cpu10.data        17500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu10.dcache.SoftPFReq.mshrMissLatency::total        17500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu10.dcache.SoftPFReq.mshrMissRate::cpu10.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.avgMshrMissLatency::cpu10.data        17500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.SoftPFReq.avgMshrMissLatency::total        17500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data     28379764                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total     28379764                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data      2625665                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total      2625665                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data 176013537131                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total 176013537131                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.084684                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.084684                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 67035.793649                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 67035.793649                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrHits::cpu10.data        74392                       # number of WriteReq MSHR hits (Count)
system.cpu10.dcache.WriteReq.mshrHits::total        74392                       # number of WriteReq MSHR hits (Count)
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data      2551273                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total      2551273                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data 171594301756                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total 171594301756                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.082285                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.082285                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 67258.306640                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 67258.306640                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse          15.999864                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs           60228580                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs          9913459                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             6.075435                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick            427500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data    15.999864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses        140927451                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses       140927451                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles               31144799                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles           469520997                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                38678005                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles            14971775                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                58532                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved           14173463                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1846                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts            385991169                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                8955                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles         58063461                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                    203619335                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                  41604677                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches         24176463                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                   496219545                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                120640                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles               4833                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        22859                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.pendingQuiesceStallCycles          139                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles         2951                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                31997009                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                8747                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples        554374108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.699320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.054267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0              487601185     87.96%     87.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                3780737      0.68%     88.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                3547344      0.64%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                4858983      0.88%     90.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                9947464      1.79%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                7784281      1.40%     93.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                3063671      0.55%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                5184472      0.94%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8               28605971      5.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total          554374108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.074512                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.364671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst     31371031                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total        31371031                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst     31371031                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total       31371031                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst       625964                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total        625964                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst       625964                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total       625964                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst  16081951887                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total  16081951887                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst  16081951887                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total  16081951887                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst     31996995                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total     31996995                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst     31996995                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total     31996995                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.019563                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.019563                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.019563                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.019563                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 25691.496455                       # average overall miss latency ((Cycle/Count))
system.cpu10.icache.demandAvgMissLatency::total 25691.496455                       # average overall miss latency ((Cycle/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 25691.496455                       # average overall miss latency ((Cycle/Count))
system.cpu10.icache.overallAvgMissLatency::total 25691.496455                       # average overall miss latency ((Cycle/Count))
system.cpu10.icache.blockedCycles::no_mshrs         4545                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs   103.295455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.writebacks::writebacks       624459                       # number of writebacks (Count)
system.cpu10.icache.writebacks::total          624459                       # number of writebacks (Count)
system.cpu10.icache.demandMshrHits::cpu10.inst         1226                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total         1226                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst         1226                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total         1226                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst       624738                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total       624738                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst       624738                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total       624738                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst  15287199388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total  15287199388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst  15287199388                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total  15287199388                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.019525                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.019525                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.019525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.019525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 24469.776751                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 24469.776751                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 24469.776751                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 24469.776751                       # average overall mshr miss latency ((Cycle/Count))
system.cpu10.icache.replacements               624459                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst     31371031                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total      31371031                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst       625964                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total       625964                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst  16081951887                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total  16081951887                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst     31996995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total     31996995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.019563                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.019563                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 25691.496455                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 25691.496455                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst         1226                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total         1226                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst       624738                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total       624738                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst  15287199388                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total  15287199388                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.019525                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.019525                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 24469.776751                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 24469.776751                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse         255.869606                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs           31995769                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs           624738                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs            51.214700                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick            165500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst   255.869606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.999491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.999491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::2          156                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ageTaskId_1024::4          100                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses         64618728                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses        64618728                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   58532                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                 33845689                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               89263668                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts            385414963                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts               1767                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts               55030888                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts              31925229                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                1428                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                 1028899                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               87246508                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents         1555                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect        10817                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        23519                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              34336                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit              384705354                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount             383954559                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst               249219424                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst               418074698                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.687641                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.596112                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                  20526156                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                281221                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                152                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation              1555                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores               919814                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                 82                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache              2807116                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           33.280182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          93.291729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9             40083830     73.21%     73.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19             319102      0.58%     73.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             538425      0.98%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39             960169      1.75%     76.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49            1255691      2.29%     78.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59             978132      1.79%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69             987961      1.80%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79             991072      1.81%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89             709565      1.30%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99             760380      1.39%     86.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109           769845      1.41%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119           797030      1.46%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129           757006      1.38%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139           865793      1.58%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149           812922      1.48%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159           562272      1.03%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169           426256      0.78%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179           397191      0.73%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189           377552      0.69%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199           292324      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209           189158      0.35%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219           142761      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229           123744      0.23%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239            90663      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249            61324      0.11%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259            45578      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269            37357      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279            31716      0.06%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            26932      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299            24414      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         333499      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           5440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses              55040121                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses              31869329                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                   77963                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                  830908                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses              32000424                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    4702                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                58532                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles               38071287                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles             251033410                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        62919                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                45271943                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles           219876017                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts            385650266                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents             8364138                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents             14415505                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents             14059603                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents            182971561                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents            83                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands         402338230                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                 953993158                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups              603190106                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 4748214                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                4950369                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                  1161                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing              1107                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                93231093                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      901616440                       # The number of ROB reads (Count)
system.cpu10.rob.writes                     771419643                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu11.numCycles                      559943581                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                     385392858                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   2072                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                    392292635                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                24545                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            4701944                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         5496270                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               341                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         554969283                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.706873                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.580020                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0               424561839     76.50%     76.50% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                37461704      6.75%     83.25% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                26353380      4.75%     88.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                23162639      4.17%     92.17% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                14314162      2.58%     94.75% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                10015233      1.80%     96.56% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                11040755      1.99%     98.55% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                 5417657      0.98%     99.52% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                 2641914      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           554969283                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu               4588270     73.42%     73.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     73.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     73.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd               42454      0.68%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    6      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     74.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  166      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  324      0.01%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   8      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 86      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     74.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead              1119445     17.91%     92.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite              169288      2.71%     94.72% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead          107204      1.72%     96.44% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite         222505      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass     10503423      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu    283457757     72.26%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult       252593      0.06%     75.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        41133      0.01%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd      2301498      0.59%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         2938      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8359      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu       110983      0.03%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        18011      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc       324475      0.08%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         3244      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead     60391333     15.39%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite     30714472      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2074195      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1162398      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total    392292635                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.700593                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                           6249756                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.015931                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads             1331162392                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites             383094299                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses     377100804                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                14666462                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                7004108                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        6844135                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                 380524351                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    7514617                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                       392247503                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                    62457212                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                   45132                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                         94324197                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                     41336076                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                   31866985                       # Number of stores executed (Count)
system.cpu11.numRate                         0.700513                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                        297715                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       4974298                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             2.804001                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        2.804001                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.356633                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.356633                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                616366563                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites               295852600                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   4677996                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  5371892                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                 177787330                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                 99873949                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads               174607543                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads     55026707                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores     31922185                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads      2037068                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores      2056079                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups              41601608                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted        26098089                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           28291                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups           14228838                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits              14222868                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999580                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed               4934660                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect               80                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups       5030506                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits          5015622                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses          14884                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         2111                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       4684024                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           30037                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples    554346067                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.686742                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     2.098506                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0     487108513     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1      10383365      1.87%     89.74% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2       3519451      0.63%     90.38% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       8265912      1.49%     91.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4       3154454      0.57%     92.44% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5       1440879      0.26%     92.70% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6       2017306      0.36%     93.06% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7       1102566      0.20%     93.26% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8      37353621      6.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    554346067                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu11.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples     37353621                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data     50353305                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total        50353305                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data     50353306                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total       50353306                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data     15144570                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total      15144570                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data     15144573                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total     15144573                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data 854597425150                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total 854597425150                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data 854597425150                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total 854597425150                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data     65497875                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total     65497875                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data     65497879                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total     65497879                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.231222                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.231222                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.231222                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.231222                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 56429.296121                       # average overall miss latency ((Cycle/Count))
system.cpu11.dcache.demandAvgMissLatency::total 56429.296121                       # average overall miss latency ((Cycle/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 56429.284943                       # average overall miss latency ((Cycle/Count))
system.cpu11.dcache.overallAvgMissLatency::total 56429.284943                       # average overall miss latency ((Cycle/Count))
system.cpu11.dcache.blockedCycles::no_mshrs    101469317                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets         4353                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs      2964308                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           73                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs    34.230356                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets    59.630137                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks      4255065                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total         4255065                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data      5191515                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total      5191515                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data      5191515                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total      5191515                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data      9953055                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total      9953055                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data      9953056                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total      9953056                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data 602055657856                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total 602055657856                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data 602055676856                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total 602055676856                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.151960                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.151960                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.151960                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.151960                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 60489.533903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 60489.533903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 60489.529734                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 60489.529734                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.dcache.replacements              9953027                       # number of replacements (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data     21987303                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total      21987303                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data     12505143                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total     12505143                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data 676013153000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total 676013153000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data     34492446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total     34492446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.362547                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.362547                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 54058.810283                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 54058.810283                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data      5116083                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total      5116083                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data      7389060                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total      7389060                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data 427937336500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total 427937336500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.214223                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.214223                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 57914.990066                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 57914.990066                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.SoftPFReq.hits::cpu11.data            1                       # number of SoftPFReq hits (Count)
system.cpu11.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu11.dcache.SoftPFReq.misses::cpu11.data            3                       # number of SoftPFReq misses (Count)
system.cpu11.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu11.dcache.SoftPFReq.accesses::cpu11.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu11.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu11.dcache.SoftPFReq.missRate::cpu11.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu11.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu11.dcache.SoftPFReq.mshrMisses::cpu11.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu11.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu11.dcache.SoftPFReq.mshrMissLatency::cpu11.data        19000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu11.dcache.SoftPFReq.mshrMissLatency::total        19000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu11.dcache.SoftPFReq.mshrMissRate::cpu11.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu11.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu11.dcache.SoftPFReq.avgMshrMissLatency::cpu11.data        19000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.SoftPFReq.avgMshrMissLatency::total        19000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data     28366002                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total     28366002                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data      2639427                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total      2639427                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data 178584272150                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total 178584272150                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.085128                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.085128                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 67660.242981                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 67660.242981                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrHits::cpu11.data        75432                       # number of WriteReq MSHR hits (Count)
system.cpu11.dcache.WriteReq.mshrHits::total        75432                       # number of WriteReq MSHR hits (Count)
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data      2563995                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total      2563995                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data 174118321356                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total 174118321356                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.082695                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.082695                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 67908.994111                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 67908.994111                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse          15.999867                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs           60306361                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs          9953043                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             6.059088                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick            416500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data    15.999867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses        140948801                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses       140948801                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles               34484132                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles           465950058                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                40324707                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles            14151545                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                58841                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved           14172662                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                1868                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts            385961960                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                9103                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles         81930118                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                    203600001                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                  41601608                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches         24173150                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                   472945172                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                121310                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles               4379                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        26005                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.pendingQuiesceStallCycles           99                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles         2855                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                31993412                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                8962                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        554969283                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.698491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.054929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0              488608764     88.04%     88.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                3472884      0.63%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                3365331      0.61%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                4820563      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                9983375      1.80%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                7737615      1.39%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                3181546      0.57%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                5128494      0.92%     94.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8               28670711      5.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          554969283                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.074296                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.363608                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst     30850937                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total        30850937                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst     30850937                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total       30850937                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst      1142454                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total       1142454                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst      1142454                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total      1142454                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst  28992980877                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total  28992980877                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst  28992980877                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total  28992980877                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst     31993391                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total     31993391                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst     31993391                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total     31993391                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.035709                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.035709                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.035709                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.035709                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 25377.810290                       # average overall miss latency ((Cycle/Count))
system.cpu11.icache.demandAvgMissLatency::total 25377.810290                       # average overall miss latency ((Cycle/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 25377.810290                       # average overall miss latency ((Cycle/Count))
system.cpu11.icache.overallAvgMissLatency::total 25377.810290                       # average overall miss latency ((Cycle/Count))
system.cpu11.icache.blockedCycles::no_mshrs         4096                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs           55                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs    74.472727                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.writebacks::writebacks      1140787                       # number of writebacks (Count)
system.cpu11.icache.writebacks::total         1140787                       # number of writebacks (Count)
system.cpu11.icache.demandMshrHits::cpu11.inst         1387                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total         1387                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst         1387                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total         1387                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst      1141067                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total      1141067                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst      1141067                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total      1141067                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst  27705927878                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total  27705927878                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst  27705927878                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total  27705927878                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.035666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.035666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.035666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.035666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 24280.719605                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 24280.719605                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 24280.719605                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 24280.719605                       # average overall mshr miss latency ((Cycle/Count))
system.cpu11.icache.replacements              1140787                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst     30850937                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total      30850937                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst      1142454                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total      1142454                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst  28992980877                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total  28992980877                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst     31993391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total     31993391                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.035709                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.035709                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 25377.810290                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 25377.810290                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst         1387                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total         1387                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst      1141067                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total      1141067                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst  27705927878                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total  27705927878                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.035666                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.035666                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 24280.719605                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 24280.719605                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse         255.923184                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs           31992003                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs          1141066                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs            28.036944                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick            160500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst   255.923184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ageTaskId_1024::1          111                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses         65127848                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses        65127848                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   58841                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                 32724272                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles               81627100                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts            385394930                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               1782                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts               55026707                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts              31922185                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                1427                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                  973507                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents               79748860                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents         1557                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect        10811                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        23883                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              34694                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit              384695953                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount             383944939                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst               249316919                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst               417171136                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.685685                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.597637                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                  20534704                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                277040                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                166                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation              1557                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores               916770                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                 82                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache              2792073                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           31.847926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev          75.985913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9             40161824     73.36%     73.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19             344944      0.63%     73.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29             592725      1.08%     75.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39             974886      1.78%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49            1229249      2.25%     79.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59             952863      1.74%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69             998052      1.82%     82.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79            1001855      1.83%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89             700892      1.28%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99             770005      1.41%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109           773063      1.41%     88.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119           782581      1.43%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129           739420      1.35%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139           828682      1.51%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149           770693      1.41%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159           547451      1.00%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169           420236      0.77%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179           387767      0.71%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189           373985      0.68%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199           287077      0.52%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209           189506      0.35%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219           146087      0.27%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229           127501      0.23%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239            91765      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249            62958      0.11%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259            47153      0.09%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269            38447      0.07%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279            32686      0.06%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            27820      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299            25107      0.05%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         322384      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value          10569                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses              55040293                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses              31867003                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                   78642                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                  830991                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses              31997158                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    5507                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                58841                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles               40977520                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles             240182267                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        77210                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                46609675                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles           227063770                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts            385624681                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents             7948011                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents             14187128                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents             11174780                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents            193849450                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents            45                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands         402310544                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                 953920735                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups              603135546                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 4747882                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                4922677                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                  1161                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing              1105                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                88142170                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      902012184                       # The number of ROB reads (Count)
system.cpu11.rob.writes                     771377617                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu12.numCycles                      558294438                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                     385428308                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   2097                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                    392413803                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                24192                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            4737425                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         5547226                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               366                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         554619190                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.707537                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.586770                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0               424524222     76.54%     76.54% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                38078101      6.87%     83.41% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                25292930      4.56%     87.97% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                23242004      4.19%     92.16% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                13964249      2.52%     94.68% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                10109962      1.82%     96.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                11030489      1.99%     98.49% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                 5583774      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                 2793459      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           554619190                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu               4650918     72.64%     72.64% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     72.64% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     72.64% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd               44921      0.70%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                   10      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     73.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  161      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  343      0.01%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   7      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 74      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     73.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead              1156700     18.07%     91.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite              218910      3.42%     94.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead          107706      1.68%     96.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite         222678      3.48%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass     10503588      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu    283472763     72.24%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult       252592      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        41171      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd      2301516      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         3100      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8380      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu       110872      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        18062      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc       324486      0.08%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         3168      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead     60491421     15.42%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite     30717830      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2076583      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1162448      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total    392413803                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.702880                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                           6402428                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.016316                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads             1331198914                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites             383165725                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses     377121386                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                14674502                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                7003630                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        6844408                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                 380792372                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    7520271                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                       392368656                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                    62559563                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   45147                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                         94430024                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                     41337167                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                   31870461                       # Number of stores executed (Count)
system.cpu12.numRate                         0.702799                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                        173948                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       3675248                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             2.795742                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        2.795742                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.357687                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.357687                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                616597467                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites               295868939                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   4678100                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  5371918                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                 177790773                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                 99877722                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads               174716188                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads     55033080                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores     31927668                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads      2449087                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores      2058725                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups              41608965                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted        26102691                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           28335                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups           14233233                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits              14227343                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999586                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed               4935435                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect               79                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups       5031623                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits          5017085                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses          14538                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         2106                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       4719127                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           30114                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    553991640                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.687182                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.096565                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     486452682     87.81%     87.81% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1      10492713      1.89%     89.70% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2       3592872      0.65%     90.35% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       8434238      1.52%     91.87% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4       3181473      0.57%     92.45% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5       1520236      0.27%     92.72% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6       2022714      0.37%     93.09% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7       1109243      0.20%     93.29% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8      37185469      6.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    553991640                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu12.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples     37185469                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data     50297349                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total        50297349                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data     50297350                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total       50297350                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data     15214693                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total      15214693                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data     15214696                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total     15214696                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data 860442365391                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total 860442365391                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data 860442365391                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total 860442365391                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data     65512042                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total     65512042                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data     65512046                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total     65512046                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.232243                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.232243                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.232243                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.232243                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 56553.383324                       # average overall miss latency ((Cycle/Count))
system.cpu12.dcache.demandAvgMissLatency::total 56553.383324                       # average overall miss latency ((Cycle/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 56553.372173                       # average overall miss latency ((Cycle/Count))
system.cpu12.dcache.overallAvgMissLatency::total 56553.372173                       # average overall miss latency ((Cycle/Count))
system.cpu12.dcache.blockedCycles::no_mshrs    104841875                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         2791                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs      2952721                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           50                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs    35.506868                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets    55.820000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks      4203299                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total         4203299                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data      5301029                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total      5301029                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data      5301029                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total      5301029                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data      9913664                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total      9913664                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data      9913665                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total      9913665                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data 604763331678                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total 604763331678                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data 604763361178                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total 604763361178                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.151326                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.151326                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.151326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.151326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 61003.008744                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 61003.008744                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 61003.005566                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 61003.005566                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.dcache.replacements              9913642                       # number of replacements (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data     21915019                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total      21915019                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data     12591594                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total     12591594                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data 684936819000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total 684936819000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data     34506613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total     34506613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.364904                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.364904                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 54396.355140                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 54396.355140                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data      5225656                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total      5225656                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data      7365938                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total      7365938                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data 433717194500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total 433717194500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.213465                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.213465                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 58881.461465                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 58881.461465                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.SoftPFReq.hits::cpu12.data            1                       # number of SoftPFReq hits (Count)
system.cpu12.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu12.dcache.SoftPFReq.misses::cpu12.data            3                       # number of SoftPFReq misses (Count)
system.cpu12.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu12.dcache.SoftPFReq.accesses::cpu12.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu12.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu12.dcache.SoftPFReq.missRate::cpu12.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.mshrMisses::cpu12.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu12.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu12.dcache.SoftPFReq.mshrMissLatency::cpu12.data        29500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu12.dcache.SoftPFReq.mshrMissLatency::total        29500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu12.dcache.SoftPFReq.mshrMissRate::cpu12.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.avgMshrMissLatency::cpu12.data        29500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.SoftPFReq.avgMshrMissLatency::total        29500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data     28382330                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total     28382330                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data      2623099                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total      2623099                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data 175505546391                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total 175505546391                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.084601                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.084601                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 66907.709694                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 66907.709694                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrHits::cpu12.data        75373                       # number of WriteReq MSHR hits (Count)
system.cpu12.dcache.WriteReq.mshrHits::total        75373                       # number of WriteReq MSHR hits (Count)
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data      2547726                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total      2547726                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data 171046137178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total 171046137178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.082170                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.082170                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 67136.786757                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 67136.786757                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse          15.999870                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs           60211015                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs          9913658                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             6.073542                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick            331500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data    15.999870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses        140937750                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses       140937750                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles               19724946                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles           481512278                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                37992682                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles            15330359                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                58925                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved           14174041                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1899                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts            386013766                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                9252                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles         46192673                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                    203641188                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                  41608965                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches         24179863                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   508334235                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                121546                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles               3813                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        25582                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.pendingQuiesceStallCycles          101                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles         2013                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                32001448                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                8421                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        554619190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.699083                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.053462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0              487794720     87.95%     87.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                3818550      0.69%     88.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                3515604      0.63%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                4858256      0.88%     90.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4               10005605      1.80%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                7805975      1.41%     93.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                3049890      0.55%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                5216071      0.94%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8               28554519      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          554619190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.074529                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.364756                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst     31681319                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total        31681319                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst     31681319                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total       31681319                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst       320120                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total        320120                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst       320120                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total       320120                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst   9665163391                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total   9665163391                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst   9665163391                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total   9665163391                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst     32001439                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total     32001439                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst     32001439                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total     32001439                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.010003                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.010003                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.010003                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.010003                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 30192.313479                       # average overall miss latency ((Cycle/Count))
system.cpu12.icache.demandAvgMissLatency::total 30192.313479                       # average overall miss latency ((Cycle/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 30192.313479                       # average overall miss latency ((Cycle/Count))
system.cpu12.icache.overallAvgMissLatency::total 30192.313479                       # average overall miss latency ((Cycle/Count))
system.cpu12.icache.blockedCycles::no_mshrs         3249                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs           32                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs   101.531250                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.writebacks::writebacks       318693                       # number of writebacks (Count)
system.cpu12.icache.writebacks::total          318693                       # number of writebacks (Count)
system.cpu12.icache.demandMshrHits::cpu12.inst         1150                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total         1150                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst         1150                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total         1150                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst       318970                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total       318970                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst       318970                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total       318970                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst   9189422391                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total   9189422391                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst   9189422391                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total   9189422391                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.009967                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.009967                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.009967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.009967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 28809.676117                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 28809.676117                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 28809.676117                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 28809.676117                       # average overall mshr miss latency ((Cycle/Count))
system.cpu12.icache.replacements               318693                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst     31681319                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total      31681319                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst       320120                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total       320120                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst   9665163391                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total   9665163391                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst     32001439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total     32001439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.010003                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.010003                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 30192.313479                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 30192.313479                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst         1150                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total         1150                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst       318970                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total       318970                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst   9189422391                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total   9189422391                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.009967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.009967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 28809.676117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 28809.676117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse         254.610979                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs           32000289                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs           318970                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs           100.323820                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick            155500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst   254.610979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.994574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.994574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses         64321848                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses        64321848                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   58925                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                 37382567                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               88326423                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts            385430405                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts               1687                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts               55033080                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts              31927668                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                1431                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                 1060006                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               86236418                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents         1541                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect        10820                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        23936                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              34756                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit              384716953                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount             383965794                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst               249017355                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst               418532479                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.687748                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.594977                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                  20521853                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                283413                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                143                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation              1541                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores               922253                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                 84                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache              2803992                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           33.336001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev          93.496012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9             40067075     73.18%     73.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19             317690      0.58%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29             532851      0.97%     74.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39             961386      1.76%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49            1256630      2.30%     78.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59             986750      1.80%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69             993966      1.82%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79             989759      1.81%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89             704297      1.29%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99             758087      1.38%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109           758422      1.39%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119           795140      1.45%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129           767391      1.40%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139           873847      1.60%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149           826463      1.51%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159           578411      1.06%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169           428553      0.78%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179           387227      0.71%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189           370803      0.68%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199           289079      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209           188084      0.34%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219           141340      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229           122315      0.22%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239            90849      0.17%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249            62366      0.11%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259            45901      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269            37307      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279            31644      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            26981      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299            24403      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         334647      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value          13492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses              55041152                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses              31870482                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                   77959                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                  830909                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses              32005257                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    5090                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                58925                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles               26810887                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles             255197543                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        63063                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                44755908                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles           227732864                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts            385666177                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents             8448644                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents             15706797                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents             14299826                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents            189603595                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents            35                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands         402349411                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                 954028548                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups              603216025                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 4747310                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                4961550                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                  1152                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing              1102                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                95510330                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      901860999                       # The number of ROB reads (Count)
system.cpu12.rob.writes                     771452152                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu13.numCycles                      558356873                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                     385428865                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   2045                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                    392402133                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                24116                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            4737930                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         5551428                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               314                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         557402945                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.703983                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.584218                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0               427374834     76.67%     76.67% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                38128165      6.84%     83.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                25081368      4.50%     88.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                23338347      4.19%     92.20% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                13990112      2.51%     94.71% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                10039695      1.80%     96.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                11008019      1.97%     98.49% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                 5650086      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                 2792319      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           557402945                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu               4658325     73.11%     73.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     73.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     73.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                7213      0.11%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                   11      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  156      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  308      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   8      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     73.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 74      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead              1153944     18.11%     91.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite              219126      3.44%     94.79% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead          108242      1.70%     96.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite         223970      3.52%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass     10502536      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu    283473888     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult       252582      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        41114      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd      2301582      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         2866      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8368      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu       110814      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        18047      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc       324503      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         3227      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead     60479605     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite     30717399      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2077380      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1162399      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total    392402133                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.702780                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                           6371377                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.016237                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads             1333962875                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites             383166518                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses     377121532                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                14639829                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                7003832                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        6844159                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                 380786064                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    7484910                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                       392356656                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                    62548455                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   45477                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                         94418388                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                     41337412                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                   31869933                       # Number of stores executed (Count)
system.cpu13.numRate                         0.702699                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          5668                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        953928                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             2.796055                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        2.796055                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.357647                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.357647                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                616574084                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites               295869745                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   4677744                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  5371992                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                 177789111                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                 99877110                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads               174704519                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads     55033641                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores     31927330                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads      2450306                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores      2091447                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups              41610708                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted        26103273                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           28305                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups           14234863                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits              14229047                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999591                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed               4935486                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect               78                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups       5031520                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits          5017339                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses          14181                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         2066                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       4719622                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           29793                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples    556776069                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.683745                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.092046                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0     489268132     87.88%     87.88% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1      10483358      1.88%     89.76% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2       3561427      0.64%     90.40% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       8430814      1.51%     91.91% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4       3183836      0.57%     92.48% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5       1523733      0.27%     92.76% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6       2028157      0.36%     93.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7       1101521      0.20%     93.32% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8      37195091      6.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    556776069                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu13.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples     37195091                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data     50298487                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total        50298487                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data     50298488                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total       50298488                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data     15210204                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total      15210204                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data     15210207                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total     15210207                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data 859479801439                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total 859479801439                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data 859479801439                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total 859479801439                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data     65508691                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total     65508691                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data     65508695                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total     65508695                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.232186                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.232186                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.232186                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.232186                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 56506.789879                       # average overall miss latency ((Cycle/Count))
system.cpu13.dcache.demandAvgMissLatency::total 56506.789879                       # average overall miss latency ((Cycle/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 56506.778733                       # average overall miss latency ((Cycle/Count))
system.cpu13.dcache.overallAvgMissLatency::total 56506.778733                       # average overall miss latency ((Cycle/Count))
system.cpu13.dcache.blockedCycles::no_mshrs    104764685                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets         6766                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs      2950541                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           77                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs    35.506941                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets    87.870130                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks      4278515                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total         4278515                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data      5299015                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total      5299015                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data      5299015                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total      5299015                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data      9911189                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total      9911189                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data      9911190                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total      9911190                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data 604260987695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total 604260987695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data 604260999695                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total 604260999695                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.151296                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.151296                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.151296                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.151296                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 60967.557747                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 60967.557747                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 60967.552806                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 60967.552806                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.dcache.replacements              9911163                       # number of replacements (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data     21915050                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total      21915050                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data     12588212                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total     12588212                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data 684140600500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total 684140600500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data     34503262                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total     34503262                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.364841                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.364841                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 54347.718365                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 54347.718365                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data      5224135                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total      5224135                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data      7364077                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total      7364077                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data 433337932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total 433337932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.213431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.213431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 58844.839958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 58844.839958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.SoftPFReq.hits::cpu13.data            1                       # number of SoftPFReq hits (Count)
system.cpu13.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu13.dcache.SoftPFReq.misses::cpu13.data            3                       # number of SoftPFReq misses (Count)
system.cpu13.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu13.dcache.SoftPFReq.accesses::cpu13.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu13.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu13.dcache.SoftPFReq.missRate::cpu13.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu13.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu13.dcache.SoftPFReq.mshrMisses::cpu13.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu13.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu13.dcache.SoftPFReq.mshrMissLatency::cpu13.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu13.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu13.dcache.SoftPFReq.mshrMissRate::cpu13.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu13.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu13.dcache.SoftPFReq.avgMshrMissLatency::cpu13.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data     28383437                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total     28383437                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data      2621992                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total      2621992                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data 175339200939                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total 175339200939                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.084566                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.084566                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 66872.515606                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 66872.515606                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrHits::cpu13.data        74880                       # number of WriteReq MSHR hits (Count)
system.cpu13.dcache.WriteReq.mshrHits::total        74880                       # number of WriteReq MSHR hits (Count)
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data      2547112                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total      2547112                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data 170923055195                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total 170923055195                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.082151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.082151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 67104.648400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 67104.648400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse          15.999873                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs           60209678                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs          9911179                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             6.074926                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick            325500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data    15.999873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses        140928569                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses       140928569                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles               12094024                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles           492261761                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                37368947                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles            15619623                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                58590                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved           14174320                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                1880                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts            386014015                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                9152                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles         32408045                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                    203647849                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                  41610708                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches         24181872                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                   524903757                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                120826                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles               5884                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        22429                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.pendingQuiesceStallCycles          105                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles         2312                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                32003220                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                7678                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        557402945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.695613                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.048157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0              490451868     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                3916890      0.70%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                3520101      0.63%     89.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                4877838      0.88%     90.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4               10048726      1.80%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                7811601      1.40%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                3038577      0.55%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                5237081      0.94%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8               28500263      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          557402945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.074523                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.364727                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst     31995362                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total        31995362                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst     31995362                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total       31995362                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst         7849                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total          7849                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst         7849                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total         7849                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst   1117627978                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total   1117627978                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst   1117627978                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total   1117627978                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst     32003211                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total     32003211                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst     32003211                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total     32003211                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000245                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000245                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000245                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000245                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 142391.129825                       # average overall miss latency ((Cycle/Count))
system.cpu13.icache.demandAvgMissLatency::total 142391.129825                       # average overall miss latency ((Cycle/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 142391.129825                       # average overall miss latency ((Cycle/Count))
system.cpu13.icache.overallAvgMissLatency::total 142391.129825                       # average overall miss latency ((Cycle/Count))
system.cpu13.icache.blockedCycles::no_mshrs        11037                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs           53                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs   208.245283                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.writebacks::writebacks         6453                       # number of writebacks (Count)
system.cpu13.icache.writebacks::total            6453                       # number of writebacks (Count)
system.cpu13.icache.demandMshrHits::cpu13.inst         1119                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total         1119                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst         1119                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total         1119                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst         6730                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total         6730                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst         6730                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total         6730                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst    939397981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total    939397981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst    939397981                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total    939397981                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 139583.652452                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 139583.652452                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 139583.652452                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 139583.652452                       # average overall mshr miss latency ((Cycle/Count))
system.cpu13.icache.replacements                 6453                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst     31995362                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total      31995362                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst         7849                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total         7849                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst   1117627978                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total   1117627978                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst     32003211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total     32003211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000245                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000245                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 142391.129825                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 142391.129825                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst         1119                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total         1119                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst         6730                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total         6730                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst    939397981                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total    939397981                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 139583.652452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 139583.652452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse         255.928920                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs           32002092                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs             6730                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs          4755.139970                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick            150500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst   255.928920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.999722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.999722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::2          153                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ageTaskId_1024::4          103                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses         64013152                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses        64013152                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   58590                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                 39562854                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles               81861023                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts            385430910                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               1689                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts               55033641                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts              31927330                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                1413                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                 1101244                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents               79753399                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents         1543                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect        10819                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        23569                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              34388                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit              384716596                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount             383965691                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst               248813813                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst               418546177                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.687671                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.594472                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                  20525686                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                283974                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                138                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation              1543                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores               921915                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                 84                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache              2806626                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           33.288736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          93.257510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9             40071399     73.19%     73.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19             316431      0.58%     73.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29             528065      0.96%     74.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39             961231      1.76%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49            1252480      2.29%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59             998714      1.82%     80.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69             995265      1.82%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79             992430      1.81%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89             701855      1.28%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99             753396      1.38%     86.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109           764353      1.40%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119           815394      1.49%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129           772846      1.41%     91.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139           861468      1.57%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149           829676      1.52%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159           578489      1.06%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169           416855      0.76%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179           374377      0.68%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189           366682      0.67%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199           289551      0.53%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209           189795      0.35%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219           140627      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229           121994      0.22%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239            92065      0.17%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249            63140      0.12%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259            46235      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269            37355      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279            31382      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            27402      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299            24501      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         334211      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           5444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses              55041553                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses              31869959                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                   78019                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                  830928                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses              32006695                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    4857                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                58590                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles               19261373                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles             253245814                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        65659                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                44321271                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles           240450238                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts            385666648                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents             8428548                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents             16526283                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents             14266806                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents            201794868                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents            33                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands         402351270                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                 954030175                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups              603217696                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 4747215                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                4963409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                  1158                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing              1103                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                97330222                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      904636301                       # The number of ROB reads (Count)
system.cpu13.rob.writes                     771452469                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu14.numCycles                      559233328                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                     385395786                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   2042                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                    392349223                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                24507                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            4704848                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         5499404                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               311                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples         554382423                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.707723                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.580646                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0               423923899     76.47%     76.47% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                37518240      6.77%     83.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                26328183      4.75%     87.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                23172508      4.18%     92.16% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                14340837      2.59%     94.75% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                 9991173      1.80%     96.55% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                11053165      1.99%     98.55% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                 5416454      0.98%     99.52% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                 2637964      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total           554382423                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu               4587190     73.29%     73.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     73.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     73.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd               43240      0.69%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    7      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  154      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  336      0.01%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                  10      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 86      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     73.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead              1130190     18.06%     92.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite              167615      2.68%     94.73% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead          107328      1.71%     96.44% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite         222600      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass     10503920      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu    283458375     72.25%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult       252586      0.06%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        41078      0.01%     75.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd      2301535      0.59%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         2930      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8367      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu       110843      0.03%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        18047      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc       324459      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         3212      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt       308606      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead     60448237     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite     30715223      7.83%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2072252      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1162335      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total    392349223                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.701584                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                           6258756                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.015952                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads             1330700940                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites             383100435                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses     377102768                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                14663192                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                7003770                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        6844048                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                 380590577                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    7513482                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                       392304326                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                    62512113                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                   44897                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                         94379902                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                     41335882                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                   31867789                       # Number of stores executed (Count)
system.cpu14.numRate                         0.701504                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                        295661                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       4850905                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             2.800444                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        2.800444                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.357086                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.357086                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                616478597                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites               295853680                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   4677664                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  5371894                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                 177787137                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                 99874497                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads               174663595                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads     55027350                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores     31922227                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads      2027099                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores      2006597                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups              41601448                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted        26098090                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           28289                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups           14228647                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits              14222765                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999587                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed               4934575                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect               85                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups       5030775                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits          5015531                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses          15244                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         2099                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       4686379                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           30103                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples    553758889                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.687471                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.099308                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0     486497875     87.85%     87.85% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1      10390636      1.88%     89.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2       3529486      0.64%     90.37% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       8273953      1.49%     91.86% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4       3160719      0.57%     92.43% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5       1446474      0.26%     92.69% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6       2013837      0.36%     93.06% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7       1104027      0.20%     93.26% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8      37341882      6.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total    553758889                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu14.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples     37341882                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data     50352510                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total        50352510                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data     50352511                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total       50352511                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data     15140008                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total      15140008                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data     15140011                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total     15140011                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data 853126786285                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total 853126786285                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data 853126786285                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total 853126786285                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data     65492518                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total     65492518                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data     65492522                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total     65492522                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.231172                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.231172                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.231172                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.231172                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 56349.163507                       # average overall miss latency ((Cycle/Count))
system.cpu14.dcache.demandAvgMissLatency::total 56349.163507                       # average overall miss latency ((Cycle/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 56349.152341                       # average overall miss latency ((Cycle/Count))
system.cpu14.dcache.overallAvgMissLatency::total 56349.152341                       # average overall miss latency ((Cycle/Count))
system.cpu14.dcache.blockedCycles::no_mshrs    102514844                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets         4748                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs      2962690                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           82                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs    34.601948                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets    57.902439                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks      4265939                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total         4265939                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data      5191435                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total      5191435                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data      5191435                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total      5191435                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data      9948573                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total      9948573                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data      9948574                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total      9948574                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data 602662849949                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total 602662849949                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data 602663028949                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total 602663028949                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.151904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.151904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.151904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.151904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 60577.818542                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 60577.818542                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 60577.830446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 60577.830446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.dcache.replacements              9948549                       # number of replacements (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data     21986901                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total      21986901                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data     12500188                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total     12500188                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data 675520844500                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total 675520844500                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data     34487089                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total     34487089                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.362460                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.362460                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 54040.854786                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 54040.854786                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data      5116099                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total      5116099                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data      7384089                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total      7384089                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data 429512864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total 429512864000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.214112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.214112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 58167.346575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 58167.346575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.SoftPFReq.hits::cpu14.data            1                       # number of SoftPFReq hits (Count)
system.cpu14.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu14.dcache.SoftPFReq.misses::cpu14.data            3                       # number of SoftPFReq misses (Count)
system.cpu14.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu14.dcache.SoftPFReq.accesses::cpu14.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu14.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu14.dcache.SoftPFReq.missRate::cpu14.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.mshrMisses::cpu14.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu14.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu14.dcache.SoftPFReq.mshrMissLatency::cpu14.data       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu14.dcache.SoftPFReq.mshrMissLatency::total       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu14.dcache.SoftPFReq.mshrMissRate::cpu14.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.avgMshrMissLatency::cpu14.data       179000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.SoftPFReq.avgMshrMissLatency::total       179000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data     28365609                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total     28365609                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data      2639820                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total      2639820                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data 177605941785                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total 177605941785                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.085141                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.085141                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 67279.565192                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 67279.565192                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrHits::cpu14.data        75336                       # number of WriteReq MSHR hits (Count)
system.cpu14.dcache.WriteReq.mshrHits::total        75336                       # number of WriteReq MSHR hits (Count)
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data      2564484                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total      2564484                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data 173149985949                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total 173149985949                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.082711                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.082711                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 67518.450475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 67518.450475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse          15.999871                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs           60301089                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs          9948565                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             6.061285                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick            320500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data    15.999871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses        140933609                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses       140933609                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles               34536907                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles           465304751                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                40346304                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles            14135564                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                58897                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved           14172813                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1874                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts            385965654                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                9101                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles         81807367                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                    203600708                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                  41601448                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches         24172871                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                   472480884                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                121422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles               5780                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        25671                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.pendingQuiesceStallCycles          102                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles         1908                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                31993461                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                8953                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples        554382423                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.699229                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.055914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0              488026014     88.03%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                3470795      0.63%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                3368373      0.61%     89.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                4811006      0.87%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                9983918      1.80%     91.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                7740324      1.40%     93.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                3183927      0.57%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                5125922      0.92%     94.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8               28672144      5.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total          554382423                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.074390                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.364071                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst     30849848                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total        30849848                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst     30849848                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total       30849848                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst      1143597                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total       1143597                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst      1143597                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total      1143597                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst  28855277441                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total  28855277441                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst  28855277441                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total  28855277441                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst     31993445                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total     31993445                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst     31993445                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total     31993445                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.035745                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.035745                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.035745                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.035745                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 25232.033173                       # average overall miss latency ((Cycle/Count))
system.cpu14.icache.demandAvgMissLatency::total 25232.033173                       # average overall miss latency ((Cycle/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 25232.033173                       # average overall miss latency ((Cycle/Count))
system.cpu14.icache.overallAvgMissLatency::total 25232.033173                       # average overall miss latency ((Cycle/Count))
system.cpu14.icache.blockedCycles::no_mshrs         3543                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs           47                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs    75.382979                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.writebacks::writebacks      1141905                       # number of writebacks (Count)
system.cpu14.icache.writebacks::total         1141905                       # number of writebacks (Count)
system.cpu14.icache.demandMshrHits::cpu14.inst         1417                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total         1417                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst         1417                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total         1417                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst      1142180                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total      1142180                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst      1142180                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total      1142180                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst  27561238441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total  27561238441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst  27561238441                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total  27561238441                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.035700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.035700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.035700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.035700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 24130.380887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 24130.380887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 24130.380887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 24130.380887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu14.icache.replacements              1141905                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst     30849848                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total      30849848                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst      1143597                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total      1143597                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst  28855277441                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total  28855277441                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst     31993445                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total     31993445                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.035745                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.035745                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 25232.033173                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 25232.033173                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst         1417                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total         1417                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst      1142180                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total      1142180                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst  27561238441                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total  27561238441                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.035700                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.035700                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 24130.380887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 24130.380887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse         255.942264                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs           31992028                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs          1142180                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs            28.009620                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick            145500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst   255.942264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.999774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.999774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::2          168                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           88                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses         65129070                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses        65129070                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   58897                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                 32485930                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               81040948                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts            385397828                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               1763                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts               55027350                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts              31922227                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                1416                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                  975927                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               79160787                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents         1544                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect        10837                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        23914                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              34751                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit              384698195                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount             383946816                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst               249267480                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst               417042591                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.686559                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.597703                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                  20540589                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                277683                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                148                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation              1544                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores               916812                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                 79                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache              2796403                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           32.301196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev          84.919263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9             40156544     73.35%     73.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19             342808      0.63%     73.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29             583035      1.06%     75.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39             974359      1.78%     76.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49            1231919      2.25%     79.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59             954766      1.74%     80.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69            1003368      1.83%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79            1001420      1.83%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89             701195      1.28%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99             771236      1.41%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109           773665      1.41%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119           785385      1.43%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129           740991      1.35%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139           831581      1.52%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149           770747      1.41%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159           549850      1.00%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169           422119      0.77%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179           388479      0.71%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189           373410      0.68%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199           289624      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209           189774      0.35%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219           147247      0.27%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229           125585      0.23%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            91536      0.17%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249            62346      0.11%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259            46648      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269            38417      0.07%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279            32621      0.06%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            27751      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299            24829      0.05%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         316409      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           5431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses              55040760                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses              31867807                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                   78259                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                  830958                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses              31997276                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    5303                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                58897                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles               41034054                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles             240383951                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        89079                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                46609728                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles           226206714                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts            385628649                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents             7866265                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents             14178576                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents             11070943                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents            193112820                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents            34                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands         402314436                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                 953929196                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups              603141072                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 4747500                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                4926575                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                  1156                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing              1104                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                88138820                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      901439087                       # The number of ROB reads (Count)
system.cpu14.rob.writes                     771382639                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu15.numCycles                      558238044                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                     385429208                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   2089                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                    392418168                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                24314                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            4738317                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         5547154                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               358                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples         557343824                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.704086                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.584280                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0               427306399     76.67%     76.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                38129003      6.84%     83.51% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                25088186      4.50%     88.01% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                23341156      4.19%     92.20% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                13989649      2.51%     94.71% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                10040589      1.80%     96.51% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                11007552      1.98%     98.49% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                 5647848      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                 2793442      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total           557343824                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu               4656931     73.07%     73.07% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                7185      0.11%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    9      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  160      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     73.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  317      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                  11      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 80      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead              1157003     18.15%     91.34% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite              219473      3.44%     94.79% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead          108240      1.70%     96.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite         223973      3.51%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass     10504028      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu    283471816     72.24%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult       252592      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        41079      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd      2301553      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         3472      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8345      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu       110790      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        18049      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc       324439      0.08%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         3200      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead     60495057     15.42%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite     30718435      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2077157      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1162333      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total    392418168                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.702958                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                           6373382                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.016241                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads             1333937797                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites             383165897                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses     377121691                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                14640059                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                7005234                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        6844491                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                 380802478                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    7485044                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                       392373096                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                    62563830                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                   45072                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                         94434837                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                     41336808                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                   31871007                       # Number of stores executed (Count)
system.cpu15.numRate                         0.702878                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          5712                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        894220                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                 199694523                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                   380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             2.795460                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        2.795460                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.357723                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.357723                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                616606068                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites               295868416                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   4677992                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  5371818                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                 177789183                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                 99877392                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads               174720599                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                   1080                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads     55033596                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores     31928526                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads      2450250                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores      2086653                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups              41610323                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted        26102798                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           28312                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups           14234178                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits              14228355                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999591                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed               4935399                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect               77                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups       5032373                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits          5017503                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses          14870                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         2095                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       4719912                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls          1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           29912                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples    556716727                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.683818                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     2.092174                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0     489212689     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1      10482102      1.88%     89.76% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2       3559480      0.64%     90.40% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       8428594      1.51%     91.91% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4       3184405      0.57%     92.48% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5       1523016      0.27%     92.76% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6       2028379      0.36%     93.12% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7       1101334      0.20%     93.32% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8      37196728      6.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total    556716727                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted          199694523                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted            380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                  85755082                       # Number of memory references committed (Count)
system.cpu15.commit.loads                    54749667                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                       434                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                 41078429                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  6776280                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                 366587391                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls             4920027                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples     37196728                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data     50296239                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total        50296239                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data     50296240                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total       50296240                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data     15211286                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total      15211286                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data     15211289                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total     15211289                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data 860194565160                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total 860194565160                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data 860194565160                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total 860194565160                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data     65507525                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total     65507525                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data     65507529                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total     65507529                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.232207                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.232207                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.232207                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.232207                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 56549.759511                       # average overall miss latency ((Cycle/Count))
system.cpu15.dcache.demandAvgMissLatency::total 56549.759511                       # average overall miss latency ((Cycle/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 56549.748359                       # average overall miss latency ((Cycle/Count))
system.cpu15.dcache.overallAvgMissLatency::total 56549.748359                       # average overall miss latency ((Cycle/Count))
system.cpu15.dcache.blockedCycles::no_mshrs    105251438                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets         2383                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs      2953110                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           36                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs    35.640880                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets    66.194444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks      4206242                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total         4206242                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data      5300005                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total      5300005                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data      5300005                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total      5300005                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data      9911281                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total      9911281                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data      9911282                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total      9911282                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data 604956444968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total 604956444968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data 604956465468                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total 604956465468                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.151300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.151300                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.151300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.151300                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 61037.160077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 61037.160077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 61037.155987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 61037.155987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.dcache.replacements              9911253                       # number of replacements (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data     21912871                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total      21912871                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data     12589225                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total     12589225                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data 684723859500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total 684723859500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data     34502096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total     34502096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.364883                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.364883                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 54389.675258                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 54389.675258                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data      5225015                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total      5225015                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data      7364210                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total      7364210                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data 433909391500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total 433909391500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.213442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.213442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 58921.376699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 58921.376699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.SoftPFReq.hits::cpu15.data            1                       # number of SoftPFReq hits (Count)
system.cpu15.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu15.dcache.SoftPFReq.misses::cpu15.data            3                       # number of SoftPFReq misses (Count)
system.cpu15.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu15.dcache.SoftPFReq.accesses::cpu15.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu15.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu15.dcache.SoftPFReq.missRate::cpu15.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.mshrMisses::cpu15.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu15.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu15.dcache.SoftPFReq.mshrMissLatency::cpu15.data        20500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu15.dcache.SoftPFReq.mshrMissLatency::total        20500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu15.dcache.SoftPFReq.mshrMissRate::cpu15.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.avgMshrMissLatency::cpu15.data        20500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.SoftPFReq.avgMshrMissLatency::total        20500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data     28383368                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total     28383368                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data      2622061                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total      2622061                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data 175470705660                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total 175470705660                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.084568                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.084568                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 66920.909033                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 66920.909033                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrHits::cpu15.data        74990                       # number of WriteReq MSHR hits (Count)
system.cpu15.dcache.WriteReq.mshrHits::total        74990                       # number of WriteReq MSHR hits (Count)
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data      2547071                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total      2547071                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data 171047053468                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total 171047053468                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.082149                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.082149                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 67154.411270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 67154.411270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse          15.999875                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs           60207522                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs          9911269                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             6.074653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick            313500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data    15.999875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses        140926327                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses       140926327                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles               12092850                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles           492204653                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                37365695                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles            15621924                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                58702                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved           14173738                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1886                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts            386013705                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                9163                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles         32417739                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                    203648049                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                  41610323                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches         24181257                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                   524835815                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                121072                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles               3805                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        24109                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.pendingQuiesceStallCycles           86                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles         1734                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                32003571                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                7632                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples        557343824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.695690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.048249                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0              490391241     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                3917996      0.70%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                3519806      0.63%     89.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                4878496      0.88%     90.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4               10048192      1.80%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                7811821      1.40%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                3039546      0.55%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                5237308      0.94%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8               28499418      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total          557343824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.074539                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.364805                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst     31995783                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total        31995783                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst     31995783                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total       31995783                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst         7775                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total          7775                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst         7775                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total         7775                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst   1047801928                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total   1047801928                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst   1047801928                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total   1047801928                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst     32003558                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total     32003558                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst     32003558                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total     32003558                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000243                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000243                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000243                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000243                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 134765.521286                       # average overall miss latency ((Cycle/Count))
system.cpu15.icache.demandAvgMissLatency::total 134765.521286                       # average overall miss latency ((Cycle/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 134765.521286                       # average overall miss latency ((Cycle/Count))
system.cpu15.icache.overallAvgMissLatency::total 134765.521286                       # average overall miss latency ((Cycle/Count))
system.cpu15.icache.blockedCycles::no_mshrs         4201                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs           41                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs   102.463415                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.writebacks::writebacks         6390                       # number of writebacks (Count)
system.cpu15.icache.writebacks::total            6390                       # number of writebacks (Count)
system.cpu15.icache.demandMshrHits::cpu15.inst         1105                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total         1105                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst         1105                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total         1105                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst         6670                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total         6670                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst         6670                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total         6670                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst    881802429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total    881802429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst    881802429                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total    881802429                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 132204.262219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 132204.262219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 132204.262219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 132204.262219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu15.icache.replacements                 6390                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst     31995783                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total      31995783                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst         7775                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total         7775                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst   1047801928                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total   1047801928                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst     32003558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total     32003558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000243                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000243                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 134765.521286                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 134765.521286                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst         1105                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total         1105                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst         6670                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total         6670                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst    881802429                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total    881802429                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 132204.262219                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 132204.262219                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse         255.856586                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs           32002453                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs             6670                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs          4797.968966                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick            140500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst   255.856586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.999440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.999440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::2          173                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses         64013786                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses        64013786                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   58702                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                 39704379                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles               81914415                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts            385431297                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts               1774                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts               55033596                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts              31928526                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                1433                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                 1103148                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents               79802553                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents         1541                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect        10826                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        23735                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              34561                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit              384717144                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount             383966182                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst               248812239                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst               418550333                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.687818                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.594462                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                  20526657                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                283929                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                137                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation              1541                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores               923111                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                 84                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache              2811806                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples         54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           33.328856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev          93.330335                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9             40068373     73.18%     73.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19             314491      0.57%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29             526854      0.96%     74.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39             963691      1.76%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49            1251885      2.29%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59             999139      1.82%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69             992650      1.81%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79             992902      1.81%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89             700279      1.28%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99             755693      1.38%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109           762267      1.39%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119           817033      1.49%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129           774398      1.41%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139           864366      1.58%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149           826489      1.51%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159           578355      1.06%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169           417635      0.76%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179           376248      0.69%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189           368031      0.67%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199           289048      0.53%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209           188622      0.34%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219           140865      0.26%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229           121621      0.22%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            91649      0.17%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            63639      0.12%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259            46273      0.08%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269            37161      0.07%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279            31475      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            27158      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299            24537      0.04%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         336837      0.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           5292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total           54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses              55041560                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses              31871026                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                   77762                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                  830873                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses              32007184                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    4748                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                58702                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles               19261332                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles             253097141                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        60494                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                44317916                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles           240548239                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts            385665139                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents             8436346                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents             16569673                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents             14307193                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents            201845347                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents            54                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands         402345905                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                 954021499                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups              603212383                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 4748585                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps           397387861                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                4958044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                  1158                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing              1104                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                97356986                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      904575612                       # The number of ROB reads (Count)
system.cpu15.rob.writes                     771453244                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts              199694523                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                380692980                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                 578                       # Number of system calls (Count)
system.cpu2.numCycles                       558337924                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      385431730                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    2056                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     392417596                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                 24254                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             4740806                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          5550619                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                325                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          557360185                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.704065                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.584146                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                427318002     76.67%     76.67% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 38110958      6.84%     83.51% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 25116765      4.51%     88.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 23337939      4.19%     92.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 13991488      2.51%     94.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                 10044699      1.80%     96.51% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                 11001757      1.97%     98.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  5649314      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2789263      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            557360185                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                4656146     73.07%     73.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                 7325      0.11%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     8      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   154      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     73.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   322      0.01%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    9      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  70      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     73.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               1156274     18.15%     91.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               219689      3.45%     94.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           107919      1.69%     96.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          223958      3.51%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass     10504210      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    283474475     72.24%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       252591      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        41165      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      2301547      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         2890      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8376      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu       110843      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        18138      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc       324493      0.08%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         3166      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead     60493508     15.42%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite     30717644      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2076389      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1162338      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     392417596                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.702832                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            6371874                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.016237                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              1333953902                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              383171857                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      377124424                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 14637603                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 7004246                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         6844230                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  380801585                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     7483675                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                        392372421                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     62561351                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    45175                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          94431559                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                      41337663                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    31870208                       # Number of stores executed (Count)
system.cpu2.numRate                          0.702751                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           5759                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         977739                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              2.795960                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         2.795960                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.357659                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.357659                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                 616600849                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                295870535                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    4677910                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   5372062                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                  177790160                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  99877661                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                174718620                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      55034206                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     31927564                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      2451880                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      2124654                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups               41611153                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted         26103103                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            28299                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups            14234792                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits               14228963                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999591                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                4935498                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                81                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups        5032239                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits           5017445                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses           14794                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         2107                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        4722516                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            29647                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    556732593                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.683799                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.092150                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      489230198     87.88%     87.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       10481796      1.88%     89.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        3555780      0.64%     90.40% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        8430347      1.51%     91.91% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        3184679      0.57%     92.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        1522650      0.27%     92.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        2029070      0.36%     93.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1102387      0.20%     93.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       37195686      6.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    556732593                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu2.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     37195686                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data     50293640                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         50293640                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data     50293641                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        50293641                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data     15213975                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total       15213975                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data     15213978                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total      15213978                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data 859583166770                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 859583166770                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data 859583166770                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 859583166770                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data     65507615                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     65507615                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data     65507619                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     65507619                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.232247                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.232247                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.232247                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.232247                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 56499.577972                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 56499.577972                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 56499.566831                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 56499.566831                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs    104952817                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         5163                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs      2952937                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           77                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     35.541841                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    67.051948                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks      4247847                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total          4247847                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data      5298317                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      5298317                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data      5298317                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      5298317                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data      9915658                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      9915658                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data      9915659                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      9915659                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data 604729307470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 604729307470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data 604729333470                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 604729333470                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.151366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.151366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.151366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.151366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 60987.309916                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 60987.309916                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 60987.306388                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 60987.306388                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.replacements               9915634                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data     21911116                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       21911116                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data     12591070                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total     12591070                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data 684305428000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 684305428000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data     34502186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     34502186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.364935                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.364935                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 54348.473005                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 54348.473005                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data      5223265                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      5223265                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data      7367805                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total      7367805                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data 433872125500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total 433872125500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.213546                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.213546                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 58887.569025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 58887.569025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu02.data            1                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu02.data            3                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu02.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu02.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu02.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu02.data        26000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total        26000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu02.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu02.data        26000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total        26000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data     28382524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      28382524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data      2622905                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total      2622905                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data 175277738770                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total 175277738770                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.084595                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.084595                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 66825.805269                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 66825.805269                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu02.data        75052                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        75052                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data      2547853                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total      2547853                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data 170857181970                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total 170857181970                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.082174                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.082174                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 67059.277741                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 67059.277741                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse           15.999871                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            60209300                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           9915650                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.072149                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             299500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data    15.999871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         140930888                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        140930888                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                12107191                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            492205142                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 37358397                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             15631003                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 58452                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            14174214                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1877                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             386016602                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 8990                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles          32428283                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                     203651097                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                   41611153                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches          24181906                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    524842954                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 120540                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                3479                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        22291                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles          103                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles         2805                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                 32003670                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 7697                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         557360185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.695674                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.048210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               490403779     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 3919772      0.70%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 3519645      0.63%     89.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 4882701      0.88%     90.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                10049810      1.80%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 7809262      1.40%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 3038471      0.55%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                 5236541      0.94%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                28500204      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           557360185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.074527                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.364745                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst     31995631                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         31995631                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst     31995631                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        31995631                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst         8020                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           8020                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst         8020                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          8020                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst   1122115352                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total   1122115352                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst   1122115352                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total   1122115352                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst     32003651                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     32003651                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst     32003651                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     32003651                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000251                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000251                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000251                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000251                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 139914.632419                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 139914.632419                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 139914.632419                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 139914.632419                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs         5149                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs           35                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs    147.114286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         6605                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             6605                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst         1141                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total         1141                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst         1141                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total         1141                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst         6879                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         6879                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst         6879                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         6879                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst    955492853                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    955492853                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst    955492853                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    955492853                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000215                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000215                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 138899.964094                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 138899.964094                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 138899.964094                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 138899.964094                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  6605                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst     31995631                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       31995631                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst         8020                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         8020                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst   1122115352                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total   1122115352                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst     32003651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     32003651                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000251                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000251                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 139914.632419                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 139914.632419                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst         1141                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total         1141                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst         6879                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         6879                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst    955492853                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    955492853                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000215                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000215                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 138899.964094                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 138899.964094                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          255.922744                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            32002510                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              6879                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           4652.203809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick              97500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   255.922744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.999698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.999698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          180                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          64014181                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         64014181                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    58452                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  39628727                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                81954570                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             385433786                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1836                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                55034206                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               31927564                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                 1420                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                  1104412                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                79841573                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents          1529                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         10812                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        23473                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               34285                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               384719582                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              383968654                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                248821726                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                418561263                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.687699                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.594469                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                   20526939                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 284539                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 132                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation               1529                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                922149                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  85                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache               2805703                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            33.309901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           93.350551                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              40070056     73.19%     73.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              314712      0.57%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              528217      0.96%     74.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              964803      1.76%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49             1250120      2.28%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              997755      1.82%     80.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              992005      1.81%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              992386      1.81%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89              702506      1.28%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99              755818      1.38%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109            761837      1.39%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119            814577      1.49%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129            774270      1.41%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139            865912      1.58%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149            826244      1.51%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159            578522      1.06%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169            419158      0.77%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179            375022      0.68%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189            367776      0.67%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199            287337      0.52%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209            188696      0.34%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219            141015      0.26%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229            122300      0.22%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             90970      0.17%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             63985      0.12%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             46463      0.08%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             37527      0.07%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             31613      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             27423      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             24750      0.05%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          335889      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            5771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               55042030                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               31870227                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    77925                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                   830906                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               32007023                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     4615                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 58452                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                19272207                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles              253739548                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         64329                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 44323473                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            239902176                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             385669527                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents              8438130                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents              16554041                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents              14225399                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             201273242                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents             66                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands          402351449                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  954032062                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               603218821                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  4747725                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 4963588                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   1159                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               1103                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 97349438                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       904595124                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      771458961                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu3.numCycles                       558384281                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      385424039                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    2064                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     392401274                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                 23958                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             4733123                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          5541421                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                333                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          557440021                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.703935                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.583974                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                427391611     76.67%     76.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 38118987      6.84%     83.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 25120934      4.51%     88.02% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 23336256      4.19%     92.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 13993111      2.51%     94.71% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                 10042121      1.80%     96.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                 10999293      1.97%     98.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  5648820      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2788888      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            557440021                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                4656931     73.13%     73.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                 7314      0.11%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     9      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   149      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   328      0.01%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    8      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  71      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead               1151597     18.08%     91.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               219737      3.45%     94.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           108160      1.70%     96.48% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          224015      3.52%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass     10501905      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    283472160     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       252591      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        41086      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      2301525      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         3232      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8380      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu       110811      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        18122      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc       324474      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         3195      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     60481055     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     30717804      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2076722      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1162389      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     392401274                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.702744                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            6368319                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.016229                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1333995758                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              383155913                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      377119322                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 14639088                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 7004802                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         6844543                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  380783052                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     7484636                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                        392356299                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     62549406                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    44975                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          94419760                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                      41337268                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    31870354                       # Number of stores executed (Count)
system.cpu3.numRate                          0.702664                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           6508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         944260                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              2.796192                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         2.796192                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.357629                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.357629                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                 616576682                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                295867999                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    4678222                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   5371997                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                  177790505                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  99877456                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                174705378                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      55032315                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     31928304                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      2451198                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      2059454                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups               41609374                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted         26102815                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            28336                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups            14234266                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits               14228404                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999588                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                4935417                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                81                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups        5031261                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits           5017417                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses           13844                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         2102                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        4714835                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            29852                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    556813525                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.683699                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.092087                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      489319590     87.88%     87.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       10478733      1.88%     89.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        3554462      0.64%     90.40% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        8424757      1.51%     91.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        3183761      0.57%     92.48% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        1520441      0.27%     92.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        2029291      0.36%     93.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1101863      0.20%     93.32% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       37200627      6.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    556813525                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu3.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     37200627                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data     50294521                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         50294521                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data     50294522                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        50294522                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data     15213466                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total       15213466                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data     15213469                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total      15213469                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data 859925573258                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 859925573258                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data 859925573258                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 859925573258                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data     65507987                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     65507987                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data     65507991                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     65507991                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.232238                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.232238                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.232238                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.232238                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 56523.975093                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 56523.975093                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 56523.963947                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 56523.963947                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs    104816633                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          942                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs      2952805                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           16                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     35.497310                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    58.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks      4252470                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total          4252470                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data      5298596                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      5298596                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data      5298596                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      5298596                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data      9914870                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      9914870                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data      9914871                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      9914871                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data 604648166638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 604648166638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data 604648178638                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 604648178638                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.151354                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.151354                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.151354                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.151354                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 60983.973228                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 60983.973228                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 60983.968287                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 60983.968287                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.replacements               9914842                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data     21911535                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       21911535                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data     12591023                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total     12591023                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data 684552140500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 684552140500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data     34502558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     34502558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.364930                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.364930                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 54368.270195                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 54368.270195                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data      5223480                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      5223480                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data      7367543                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total      7367543                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data 433703428000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total 433703428000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.213536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.213536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 58866.765759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 58866.765759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu03.data            1                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu03.data            3                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu03.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu03.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu03.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu03.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu03.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu03.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data     28382986                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      28382986                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data      2622443                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total      2622443                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data 175373432758                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total 175373432758                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.084580                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.084580                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 66874.068477                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 66874.068477                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu03.data        75116                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        75116                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data      2547327                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total      2547327                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data 170944738638                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total 170944738638                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.082157                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.082157                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 67107.496854                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 67107.496854                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse           15.999868                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            60209392                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           9914858                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.072643                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             288500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data    15.999868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         140930840                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        140930840                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                12145747                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            492244980                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 37364317                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             15626344                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 58633                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            14173965                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1880                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             386009553                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 9029                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles          32485886                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                     203644712                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                   41609374                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches          24181238                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    524864374                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 120940                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                3624                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        24137                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.pendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles         1422                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                 32003392                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 7738                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         557440021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.695559                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.048064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               490484342     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 3920537      0.70%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 3520467      0.63%     89.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 4882238      0.88%     90.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                10048854      1.80%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 7810096      1.40%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 3036855      0.54%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 5235830      0.94%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                28500802      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           557440021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.074517                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.364704                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst     31994016                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         31994016                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst     31994016                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        31994016                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst         9367                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           9367                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst         9367                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          9367                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst   1121807448                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   1121807448                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst   1121807448                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   1121807448                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst     32003383                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     32003383                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst     32003383                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     32003383                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000293                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000293                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000293                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000293                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 119761.657735                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 119761.657735                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 119761.657735                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 119761.657735                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs         5132                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs    116.636364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         7940                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             7940                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst         1151                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         1151                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst         1151                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         1151                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst         8216                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         8216                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst         8216                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         8216                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst    961813948                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    961813948                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst    961813948                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    961813948                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 117065.962512                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 117065.962512                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 117065.962512                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 117065.962512                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  7940                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst     31994016                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       31994016                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst         9367                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         9367                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst   1121807448                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   1121807448                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst     32003383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     32003383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000293                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000293                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 119761.657735                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 119761.657735                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst         1151                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         1151                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst         8216                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         8216                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst    961813948                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    961813948                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 117065.962512                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 117065.962512                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          253.932524                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            32002232                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              8216                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3895.111003                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             102500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   253.932524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.991924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.991924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          182                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          64014982                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         64014982                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    58633                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                  39470025                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                81670650                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             385426103                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                1803                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                55032315                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               31928304                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                 1422                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                  1101623                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                79561957                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents          1512                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         10808                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        23688                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               34496                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               384714629                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              383963865                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                248823927                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                418566080                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.687634                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.594467                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                   20525557                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 282648                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 125                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation               1512                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                922889                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  83                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache               2804327                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            33.308583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           93.333146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              40069212     73.19%     73.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              316300      0.58%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              527058      0.96%     74.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              963042      1.76%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49             1251591      2.29%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              994741      1.82%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              999223      1.83%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              988816      1.81%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89              700499      1.28%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99              756845      1.38%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109            760077      1.39%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119            816709      1.49%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129            771990      1.41%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139            864836      1.58%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149            829407      1.51%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159            579821      1.06%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169            418865      0.77%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179            375499      0.69%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189            369004      0.67%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199            288520      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209            188280      0.34%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219            139695      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229            122597      0.22%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             91144      0.17%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             63939      0.12%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             46126      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             37650      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             31630      0.06%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             27207      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             24332      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          335009      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            7294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               55040490                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               31870376                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    78137                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                   830939                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               32006934                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     4972                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 58633                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                19308099                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles              253317739                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         66838                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 44329894                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            240358818                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             385661989                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents              8457329                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents              16541546                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents              14320372                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             201632623                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents             39                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands          402346261                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  954021633                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               603212290                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  4748263                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 4958400                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   1167                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               1105                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 97297378                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       904663434                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      771442507                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu4.numCycles                       558691510                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      385423199                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    2059                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     392382587                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                 24506                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             4732278                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          5541151                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                328                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          557813340                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.703430                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.583882                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                427810078     76.69%     76.69% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                 38122116      6.83%     83.53% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 25063367      4.49%     88.02% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 23338498      4.18%     92.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 13982213      2.51%     94.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                 10038291      1.80%     96.51% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                 11008984      1.97%     98.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  5654312      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  2795481      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            557813340                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                4660196     73.13%     73.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     73.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                 7225      0.11%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     8      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     73.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   154      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   339      0.01%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    9      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  83      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     73.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead               1152204     18.08%     91.33% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               220009      3.45%     94.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           108206      1.70%     96.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          224053      3.52%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass     10503992      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    283469130     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult       252588      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        41055      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      2301516      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         3144      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8405      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu       110821      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        18121      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc       324507      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         3234      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     60463783     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     30717749      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2076320      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1162399      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     392382587                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.702324                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            6372486                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.016240                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              1334337075                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              383155372                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      377117198                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 14638431                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 7003676                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         6844581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  380766772                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     7484309                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                        392337294                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     62531723                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    45293                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          94402102                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                      41336831                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                    31870379                       # Number of stores executed (Count)
system.cpu4.numRate                          0.702243                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           5941                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         878170                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              2.797731                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         2.797731                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.357433                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.357433                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                 616537205                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                295864755                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    4678411                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   5372094                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                  177788557                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  99876168                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                174687035                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      55032813                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     31927480                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      2447987                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      2080625                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups               41610050                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted         26102490                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            28310                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups            14234106                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits               14228309                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999593                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                4935502                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                74                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups        5032241                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits           5017405                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses           14836                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         2083                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        4714267                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            30275                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    557186466                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.683242                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.091464                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      489692236     87.89%     87.89% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       10476865      1.88%     89.77% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2        3558227      0.64%     90.41% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        8425626      1.51%     91.92% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        3180225      0.57%     92.49% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        1523112      0.27%     92.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        2027490      0.36%     93.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1100097      0.20%     93.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       37202588      6.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    557186466                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu4.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     37202588                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data     50301972                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total         50301972                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data     50301973                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total        50301973                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data     15207000                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total       15207000                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data     15207003                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total      15207003                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data 858673704394                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 858673704394                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data 858673704394                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 858673704394                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data     65508972                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     65508972                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data     65508976                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     65508976                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.232136                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.232136                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.232136                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.232136                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 56465.687144                       # average overall miss latency ((Cycle/Count))
system.cpu4.dcache.demandAvgMissLatency::total 56465.687144                       # average overall miss latency ((Cycle/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 56465.676004                       # average overall miss latency ((Cycle/Count))
system.cpu4.dcache.overallAvgMissLatency::total 56465.676004                       # average overall miss latency ((Cycle/Count))
system.cpu4.dcache.blockedCycles::no_mshrs    103696157                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3759                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs      2947230                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           54                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     35.184277                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    69.611111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks      4197566                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total          4197566                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data      5296697                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      5296697                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data      5296697                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      5296697                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data      9910303                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total      9910303                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data      9910304                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total      9910304                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data 603011677179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total 603011677179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data 603011689179                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total 603011689179                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.151282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.151282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.151282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.151282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 60846.946575                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 60846.946575                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 60846.941646                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 60846.941646                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.dcache.replacements               9910278                       # number of replacements (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data     21917768                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total       21917768                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data     12585775                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total     12585775                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data 683237304500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 683237304500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data     34503543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total     34503543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.364768                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.364768                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 54286.470599                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 54286.470599                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data      5221764                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      5221764                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data      7364011                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total      7364011                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data 431995507500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total 431995507500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.213428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.213428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 58663.072000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 58663.072000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu04.data            1                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu04.data            3                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu04.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu04.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu04.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu04.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu04.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu04.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data     28384204                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total      28384204                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data      2621225                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total      2621225                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data 175436399894                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total 175436399894                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.084541                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.084541                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 66929.164758                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 66929.164758                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrHits::cpu04.data        74933                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrHits::total        74933                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data      2546292                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total      2546292                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data 171016169679                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total 171016169679                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.082124                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.082124                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 67162.827232                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 67162.827232                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse           15.999869                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            60212276                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs           9910294                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.075731                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick             283500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data    15.999869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses         140928246                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses        140928246                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                12116831                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            492648349                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 37373395                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles             15615692                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 59073                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            14173633                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1881                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             386008361                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 9123                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles          32433459                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                     203645180                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                   41610050                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches          24181216                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    525286621                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 121790                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                4239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        26405                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.pendingQuiesceStallCycles          140                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles         1581                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                 32003062                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 7723                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         557813340                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.695093                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.047485                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               490863298     88.00%     88.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 3918497      0.70%     88.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 3516345      0.63%     89.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 4879368      0.87%     90.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                10048566      1.80%     92.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 7813872      1.40%     93.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 3035479      0.54%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                 5236944      0.94%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                28500971      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           557813340                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.074478                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.364504                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst     31994751                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total         31994751                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst     31994751                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total        31994751                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst         8301                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total           8301                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst         8301                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total          8301                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst   1049124445                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total   1049124445                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst   1049124445                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total   1049124445                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst     32003052                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total     32003052                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst     32003052                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total     32003052                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000259                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000259                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000259                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000259                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 126385.308397                       # average overall miss latency ((Cycle/Count))
system.cpu4.icache.demandAvgMissLatency::total 126385.308397                       # average overall miss latency ((Cycle/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 126385.308397                       # average overall miss latency ((Cycle/Count))
system.cpu4.icache.overallAvgMissLatency::total 126385.308397                       # average overall miss latency ((Cycle/Count))
system.cpu4.icache.blockedCycles::no_mshrs         4804                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs           34                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs    141.294118                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks         6886                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total             6886                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu04.inst         1144                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total         1144                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst         1144                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total         1144                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst         7157                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total         7157                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst         7157                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total         7157                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst    878706445                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total    878706445                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst    878706445                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total    878706445                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 122775.806204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 122775.806204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 122775.806204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 122775.806204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu4.icache.replacements                  6886                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst     31994751                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total       31994751                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst         8301                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total         8301                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst   1049124445                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total   1049124445                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst     32003052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total     32003052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000259                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000259                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 126385.308397                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 126385.308397                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst         1144                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total         1144                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst         7157                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total         7157                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst    878706445                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total    878706445                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000224                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000224                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 122775.806204                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 122775.806204                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse          255.962703                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs            32001908                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              7157                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs           4471.413721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick             132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst   255.962703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.999854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.999854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2          158                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           98                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses          64013261                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses         64013261                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    59073                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                  39277990                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                81676603                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             385425258                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                1874                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                55032813                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               31927480                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                 1421                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                  1100670                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                79571770                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents          1531                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         10805                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        24073                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               34878                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               384713095                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              383961779                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                248823026                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                418553563                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.687252                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.594483                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                   20524445                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 283146                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 136                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation               1531                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                922065                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                  80                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache               2802535                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            33.082649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           91.285652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              40077609     73.20%     73.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              316338      0.58%     73.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              529956      0.97%     74.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              965170      1.76%     76.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49             1253759      2.29%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              999002      1.82%     80.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69              996926      1.82%     82.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79              990953      1.81%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89              699320      1.28%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99              752221      1.37%     86.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109            764025      1.40%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119            815119      1.49%     89.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129            771933      1.41%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139            859585      1.57%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149            826613      1.51%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159            578848      1.06%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169            417694      0.76%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179            374652      0.68%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189            365959      0.67%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199            290960      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209            188339      0.34%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219            140598      0.26%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229            121768      0.22%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             91327      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             64107      0.12%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             46307      0.08%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             37504      0.07%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             31642      0.06%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             27525      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             24845      0.05%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          329060      0.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            5889                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               55040999                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               31870398                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                    78078                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                   830923                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               32007022                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     5312                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 59073                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                19284015                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles              253579508                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         81167                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 44322561                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            240487016                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             385660778                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents              8479108                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents              16506562                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents              14194217                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             201912543                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents             39                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands          402341367                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  954012307                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               603207398                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  4747472                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 4953506                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                   1160                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing               1105                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 97300313                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       905033846                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      771441759                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu5.numCycles                       558430646                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                      385414772                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    2089                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     392390899                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                 24709                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             4723881                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          5540754                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                358                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          554440974                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.707723                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.585857                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                424397594     76.55%     76.55% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                 37908428      6.84%     83.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 25274487      4.56%     87.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 23303968      4.20%     92.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 14105661      2.54%     94.69% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                 10145166      1.83%     96.52% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                 11024852      1.99%     98.51% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  5522537      1.00%     99.50% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  2758281      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            554440974                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                4654933     72.63%     72.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     72.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     72.63% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                85471      1.33%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     6      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   166      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   341      0.01%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    9      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     73.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  80      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               1      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     73.98% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               1146798     17.89%     91.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               195035      3.04%     94.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           107820      1.68%     96.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          218197      3.40%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass     10504204      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    283464834     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult       252586      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        41132      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      2301097      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         3151      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8378      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu       110861      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        18077      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       324480      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         3263      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt       308603      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead     60478441     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite     30715404      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2077006      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1162164      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     392390899                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.702667                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            6408857                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.016333                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              1330945980                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites              383140002                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      377110257                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 14710358                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 7002262                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         6843621                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  380739209                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     7556343                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                        392345908                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                     62547148                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    44991                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                          94414936                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                      41336107                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                    31867788                       # Number of stores executed (Count)
system.cpu5.numRate                          0.702587                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                         192050                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        3989672                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              2.796424                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         2.796424                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.357600                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.357600                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                 616555283                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                295860590                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    4678193                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   5371258                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                  177787643                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  99875689                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                174699456                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads      55031416                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     31924342                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads      2436311                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores      2149944                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups               41605495                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted         26100300                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            28259                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups            14230559                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits               14224686                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999587                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                4935306                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                85                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups        5031563                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits           5016154                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses           15409                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         2104                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        4705787                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            30068                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    553815210                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.687401                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.096809                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      486272499     87.80%     87.80% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1       10497767      1.90%     89.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2        3589412      0.65%     90.35% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        8425910      1.52%     91.87% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4        3192663      0.58%     92.45% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        1521709      0.27%     92.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        2022203      0.37%     93.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        1118132      0.20%     93.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       37174915      6.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    553815210                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu5.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     37174915                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data     50310779                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total         50310779                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data     50310780                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total        50310780                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data     15196125                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total       15196125                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data     15196128                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total      15196128                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data 860745884449                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 860745884449                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data 860745884449                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 860745884449                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data     65506904                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total     65506904                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data     65506908                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total     65506908                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.231977                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.231977                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.231977                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.231977                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 56642.458814                       # average overall miss latency ((Cycle/Count))
system.cpu5.dcache.demandAvgMissLatency::total 56642.458814                       # average overall miss latency ((Cycle/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 56642.447632                       # average overall miss latency ((Cycle/Count))
system.cpu5.dcache.overallAvgMissLatency::total 56642.447632                       # average overall miss latency ((Cycle/Count))
system.cpu5.dcache.blockedCycles::no_mshrs    105005049                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2172                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs      2968116                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           50                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     35.377677                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    43.440000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks      4214910                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total          4214910                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data      5280138                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      5280138                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data      5280138                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      5280138                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data      9915987                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total      9915987                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data      9915988                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total      9915988                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data 604946191126                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total 604946191126                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data 604946218126                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total 604946218126                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.151373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.151373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.151373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.151373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 61007.158554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 61007.158554                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 61007.155124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 61007.155124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.dcache.replacements               9915964                       # number of replacements (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data     21931163                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total       21931163                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data     12570312                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total     12570312                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data 684788058500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 684788058500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data     34501475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total     34501475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.364341                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.364341                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 54476.615895                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 54476.615895                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data      5205550                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      5205550                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data      7364762                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total      7364762                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data 433416610500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total 433416610500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.213462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.213462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 58850.049805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 58850.049805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu05.data            1                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu05.data            3                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu05.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu05.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu05.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu05.data        27000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total        27000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu05.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu05.data        27000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total        27000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data     28379616                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total      28379616                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data      2625813                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total      2625813                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data 175957825949                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total 175957825949                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.084689                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.084689                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 67010.798541                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 67010.798541                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrHits::cpu05.data        74588                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrHits::total        74588                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data      2551225                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total      2551225                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data 171529580626                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total 171529580626                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.082283                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.082283                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 67234.203422                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 67234.203422                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse           15.999878                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs            60226768                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs           9915980                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.073708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick             277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data    15.999878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses         140929796                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses        140929796                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                31116068                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            469613864                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                 38676320                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             14975851                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 58871                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            14173303                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1864                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts             385991680                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 8937                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles          58046018                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                     203621018                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                   41605495                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches          24176146                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    496302082                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 121358                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                4038                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        25218                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.pendingQuiesceStallCycles          336                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles         2603                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                 31997404                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 8709                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         554440974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.699235                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.054160                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               487667250     87.96%     87.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 3782637      0.68%     88.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 3543954      0.64%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 4862035      0.88%     90.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                 9950699      1.79%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                 7781109      1.40%     93.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 3060217      0.55%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                 5186208      0.94%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                28606865      5.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           554440974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.074504                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.364631                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst     31371549                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total         31371549                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst     31371549                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total        31371549                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst       625838                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total         625838                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst       625838                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total        625838                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst  16080949379                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total  16080949379                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst  16080949379                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total  16080949379                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst     31997387                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total     31997387                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst     31997387                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total     31997387                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.019559                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.019559                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.019559                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.019559                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 25695.067060                       # average overall miss latency ((Cycle/Count))
system.cpu5.icache.demandAvgMissLatency::total 25695.067060                       # average overall miss latency ((Cycle/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 25695.067060                       # average overall miss latency ((Cycle/Count))
system.cpu5.icache.overallAvgMissLatency::total 25695.067060                       # average overall miss latency ((Cycle/Count))
system.cpu5.icache.blockedCycles::no_mshrs         4877                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs           38                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs    128.342105                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks       624346                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total           624346                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu05.inst         1216                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total         1216                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst         1216                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total         1216                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst       624622                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total       624622                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst       624622                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total       624622                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst  15297894379                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total  15297894379                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst  15297894379                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total  15297894379                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.019521                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.019521                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.019521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.019521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 24491.443431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 24491.443431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 24491.443431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 24491.443431                       # average overall mshr miss latency ((Cycle/Count))
system.cpu5.icache.replacements                624346                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst     31371549                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total       31371549                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst       625838                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total       625838                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst  16080949379                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total  16080949379                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst     31997387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total     31997387                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.019559                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.019559                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 25695.067060                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 25695.067060                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst         1216                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total         1216                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst       624622                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total       624622                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst  15297894379                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total  15297894379                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.019521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.019521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 24491.443431                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 24491.443431                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          255.952974                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs            31996171                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs            624622                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs             51.224854                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick             127500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst   255.952974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.999816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.999816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::2          170                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           86                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses          64619396                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses         64619396                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    58871                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  33882383                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                89132172                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts             385416861                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                1759                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                55031416                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               31924342                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                 1431                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                  1030705                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                87109888                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents          1539                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect         10821                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        23860                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               34681                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               384704922                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              383953878                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                249230192                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                418110186                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.687559                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.596087                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                   20525862                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 281749                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 143                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation               1539                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                918927                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                  84                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache               2804505                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            33.275646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           93.042096                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9              40084002     73.21%     73.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              319488      0.58%     73.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              537673      0.98%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              958433      1.75%     76.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49             1247614      2.28%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              977413      1.79%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69              990300      1.81%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              993042      1.81%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89              709762      1.30%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99              760591      1.39%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109            773075      1.41%     88.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119            797996      1.46%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129            757965      1.38%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139            866699      1.58%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149            810991      1.48%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159            563972      1.03%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169            425059      0.78%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179            399981      0.73%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189            379218      0.69%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199            292460      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209            187938      0.34%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219            142974      0.26%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229            123888      0.23%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             89928      0.16%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             61204      0.11%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             45610      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             36906      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             31315      0.06%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             26840      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             24106      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          333221      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            5849                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               55040670                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               31867805                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                    78096                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                   830933                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses               32001192                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     5189                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 58871                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                38040769                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles              251318162                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         81776                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                 45274110                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            219667286                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts             385651383                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents              8356980                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents              14420090                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents              14058364                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             182756354                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents             50                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands          402336119                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  953988526                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups               603185709                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  4747777                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 4948258                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                   1164                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing               1107                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 93231066                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       901681783                       # The number of ROB reads (Count)
system.cpu5.rob.writes                      771423683                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu6.numCycles                       558370383                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                      385420011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    2074                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     392371167                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                 23996                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             4729105                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          5542821                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                343                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          555814048                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.705940                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.585969                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                425988809     76.64%     76.64% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                 37799786      6.80%     83.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                 25126184      4.52%     87.96% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                 23359605      4.20%     92.17% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                 14055418      2.53%     94.70% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                 10057700      1.81%     96.50% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                 11047469      1.99%     98.49% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  5587404      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  2791673      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            555814048                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                4653170     73.11%     73.11% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     73.11% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     73.11% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                42302      0.66%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     7      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   158      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   324      0.01%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                   12      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  69      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     73.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead               1143987     17.97%     91.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               194381      3.05%     94.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           107801      1.69%     96.50% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          222585      3.50%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass     10503006      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu    283468412     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult       252592      0.06%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        41105      0.01%     75.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      2301549      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         3118      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8359      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu       110844      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        18093      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       324437      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         3202      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt       308606      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead     60454843     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     30716185      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2077257      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1162341      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     392371167                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.702708                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            6364796                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.016221                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads              1332271931                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              383147291                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses      377114591                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 14673243                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 7005414                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         6844227                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  380714742                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     7518215                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                        392325886                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                     62523760                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                    45281                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                          94392399                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                      41336501                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                    31868639                       # Number of stores executed (Count)
system.cpu6.numRate                          0.702627                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                          87910                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        2556335                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              2.796123                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         2.796123                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.357638                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.357638                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                 616514445                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                295864243                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    4677864                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   5371877                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                  177787403                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  99876367                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                174677526                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads      55032718                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     31925477                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      2450695                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      2069964                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups               41606737                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted         26101117                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            28310                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups            14231880                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits               14226048                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999590                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                4935292                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                78                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups        5031282                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits           5016611                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses           14671                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         2122                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        4710425                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            29546                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    555188343                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.685701                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.094604                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      487664063     87.84%     87.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1       10488283      1.89%     89.73% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2        3578397      0.64%     90.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        8427510      1.52%     91.89% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4        3182967      0.57%     92.46% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        1524681      0.27%     92.74% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6        2033312      0.37%     93.10% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        1102812      0.20%     93.30% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8       37186318      6.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    555188343                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu6.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples     37186318                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data     50315812                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total         50315812                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data     50315813                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total        50315813                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data     15193419                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total       15193419                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data     15193422                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total      15193422                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data 860143092038                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 860143092038                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data 860143092038                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 860143092038                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data     65509231                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     65509231                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data     65509235                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     65509235                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.231928                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.231928                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.231928                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.231928                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 56612.872457                       # average overall miss latency ((Cycle/Count))
system.cpu6.dcache.demandAvgMissLatency::total 56612.872457                       # average overall miss latency ((Cycle/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 56612.861279                       # average overall miss latency ((Cycle/Count))
system.cpu6.dcache.overallAvgMissLatency::total 56612.861279                       # average overall miss latency ((Cycle/Count))
system.cpu6.dcache.blockedCycles::no_mshrs    104784783                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3952                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs      2953853                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           55                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     35.473933                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    71.854545                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks      4259974                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total          4259974                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data      5277129                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      5277129                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data      5277129                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      5277129                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data      9916290                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total      9916290                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data      9916291                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total      9916291                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data 604987294771                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total 604987294771                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data 604987356271                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total 604987356271                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.151372                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.151372                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.151372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.151372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 61009.439495                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 61009.439495                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 61009.439545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 61009.439545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.dcache.replacements               9916262                       # number of replacements (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data     21934677                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total       21934677                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data     12569125                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total     12569125                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data 684532553000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 684532553000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data     34503802                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total     34503802                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.364282                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.364282                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 54461.432518                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 54461.432518                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data      5201841                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      5201841                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data      7367284                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total      7367284                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data 433832417500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total 433832417500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.213521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.213521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 58886.343665                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 58886.343665                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu06.data            1                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu06.data            3                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu06.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu06.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu06.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu06.data        61500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total        61500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu06.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu06.data        61500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total        61500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data     28381135                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total      28381135                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data      2624294                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total      2624294                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data 175610539038                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total 175610539038                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.084640                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.084640                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 66917.250521                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 66917.250521                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrHits::cpu06.data        75288                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrHits::total        75288                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data      2549006                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total      2549006                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data 171154877271                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total 171154877271                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.082212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.082212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 67145.733384                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 67145.733384                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse           15.999884                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            60232106                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs           9916278                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.074064                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick             271500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data    15.999884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses         140934748                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses        140934748                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                19452695                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            482891528                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 38214421                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles             15197062                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 58342                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved            14173590                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1882                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts             385997885                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 9110                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles          45735081                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                     203630192                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                   41606737                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches          24177951                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    509991581                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 120342                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                4159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        21024                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.pendingQuiesceStallCycles          126                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles         1906                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                 31999160                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 8268                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         555814048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.697539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.051903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               489048501     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                 3790449      0.68%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                 3485547      0.63%     89.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 4880073      0.88%     90.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                10029878      1.80%     91.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                 7673746      1.38%     93.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 3078262      0.55%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                 5278251      0.95%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                28549341      5.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           555814048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.074515                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.364687                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst     31681613                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total         31681613                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst     31681613                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total        31681613                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst       317532                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total         317532                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst       317532                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total        317532                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst   8896285911                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total   8896285911                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst   8896285911                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total   8896285911                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst     31999145                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total     31999145                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst     31999145                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total     31999145                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.009923                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.009923                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.009923                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.009923                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 28016.974387                       # average overall miss latency ((Cycle/Count))
system.cpu6.icache.demandAvgMissLatency::total 28016.974387                       # average overall miss latency ((Cycle/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 28016.974387                       # average overall miss latency ((Cycle/Count))
system.cpu6.icache.overallAvgMissLatency::total 28016.974387                       # average overall miss latency ((Cycle/Count))
system.cpu6.icache.blockedCycles::no_mshrs        10309                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs           54                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs    190.907407                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks       316087                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total           316087                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu06.inst         1168                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total         1168                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst         1168                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total         1168                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst       316364                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total       316364                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst       316364                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total       316364                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst   8410889911                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total   8410889911                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst   8410889911                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total   8410889911                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.009887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.009887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.009887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.009887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 26586.115712                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 26586.115712                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 26586.115712                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 26586.115712                       # average overall mshr miss latency ((Cycle/Count))
system.cpu6.icache.replacements                316087                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst     31681613                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total       31681613                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst       317532                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total       317532                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst   8896285911                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total   8896285911                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst     31999145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total     31999145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.009923                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.009923                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 28016.974387                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 28016.974387                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst         1168                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total         1168                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst       316364                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total       316364                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst   8410889911                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total   8410889911                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.009887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.009887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 26586.115712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 26586.115712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          255.867460                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs            31997977                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs            316364                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs            101.142914                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick             122500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst   255.867460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.999482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.999482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2          173                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses          64314654                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses         64314654                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    58342                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                  35558197                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                82368744                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts             385422085                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                1819                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                55032718                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               31925477                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                 1427                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                  1022002                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                80368087                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents          1536                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         10805                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        23374                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               34179                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               384709282                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              383958818                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                249026722                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                418247029                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.687642                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.595406                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                   20524868                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 283051                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                 141                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation               1536                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                920062                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                  85                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache               2788573                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            33.268170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           93.123454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              40096517     73.24%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              314344      0.57%     73.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              527620      0.96%     74.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              955501      1.75%     76.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49             1247582      2.28%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              979340      1.79%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69              996001      1.82%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79              996200      1.82%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89              710218      1.30%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99              762350      1.39%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109            761348      1.39%     88.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119            794694      1.45%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129            765554      1.40%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139            864371      1.58%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149            819256      1.50%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159            575524      1.05%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169            427723      0.78%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179            388781      0.71%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189            371866      0.68%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199            289792      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209            188325      0.34%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219            141553      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229            122223      0.22%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             89896      0.16%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             62365      0.11%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             46332      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             37462      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             32187      0.06%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             27056      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             24687      0.05%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          332996      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            5399                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               55041283                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               31868657                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                    77977                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                   830934                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               32002403                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     4561                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 58342                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                26427173                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles              248123795                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         68104                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                 44995258                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            236141376                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts             385656964                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents              8381830                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents              15270521                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents              14216466                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             198618775                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents             83                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands          402342657                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  954001737                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               603195418                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  4748791                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 4954796                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                   1154                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing               1104                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 94569750                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       903048151                       # The number of ROB reads (Count)
system.cpu6.rob.writes                      771432909                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu7.numCycles                       559365218                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      385403186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    2062                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     392370895                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                 24495                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             4712268                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          5521061                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                331                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          555217534                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.706698                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.579735                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                424621465     76.48%     76.48% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                 37729138      6.80%     83.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                 26327952      4.74%     88.02% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 23185590      4.18%     92.19% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 14208247      2.56%     94.75% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  9958065      1.79%     96.54% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                 11131375      2.00%     98.55% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  5428096      0.98%     99.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  2627606      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            555217534                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                4626081     73.45%     73.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     73.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     73.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                 7355      0.12%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     9      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   150      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   344      0.01%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    8      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  80      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     73.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead               1139442     18.09%     91.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               193028      3.06%     94.74% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           107570      1.71%     96.44% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          223948      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass     10503286      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    283459216     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult       252587      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        41112      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      2301538      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         3329      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8399      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu       110857      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        18088      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       324538      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         3241      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead     60469271     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     30716363      7.83%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2070833      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1162414      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     392370895                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.701457                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            6298015                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.016051                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              1331654474                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              383113704                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      377103910                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 14627360                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 7005374                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         6844802                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  380687175                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     7478449                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                        392325895                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                     62531682                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                    45000                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                          94400705                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                      41334981                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                    31869023                       # Number of stores executed (Count)
system.cpu7.numRate                          0.701377                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                         241633                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        4147684                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              2.801104                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         2.801104                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.357002                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.357002                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                 616523011                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                295855300                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    4678576                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   5372156                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                  177784308                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  99873307                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                174682997                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads      55028053                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     31925107                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads      2039055                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores      2139500                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups               41603161                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted         26099704                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            28220                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups            14230337                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits               14224453                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999587                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                4934817                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                83                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups        5030310                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits           5015803                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses           14507                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         2084                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        4694010                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            29924                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    554593635                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.686436                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.097882                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      487326975     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1       10393692      1.87%     89.75% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2        3530860      0.64%     90.38% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        8282373      1.49%     91.88% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        3155459      0.57%     92.44% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        1448160      0.26%     92.71% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        2012361      0.36%     93.07% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        1096393      0.20%     93.27% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       37347362      6.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    554593635                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu7.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     37347362                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data     50328407                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total         50328407                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data     50328408                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total        50328408                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data     15161303                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total       15161303                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data     15161306                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total      15161306                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data 853539652739                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 853539652739                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data 853539652739                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 853539652739                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data     65489710                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     65489710                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data     65489714                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     65489714                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.231507                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.231507                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.231507                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.231507                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 56297.249170                       # average overall miss latency ((Cycle/Count))
system.cpu7.dcache.demandAvgMissLatency::total 56297.249170                       # average overall miss latency ((Cycle/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 56297.238031                       # average overall miss latency ((Cycle/Count))
system.cpu7.dcache.overallAvgMissLatency::total 56297.238031                       # average overall miss latency ((Cycle/Count))
system.cpu7.dcache.blockedCycles::no_mshrs    102172984                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         2836                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs      2957943                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           34                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     34.541904                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets    83.411765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks      4258681                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total          4258681                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data      5214586                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      5214586                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data      5214586                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      5214586                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data      9946717                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total      9946717                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data      9946718                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total      9946718                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data 602507960954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total 602507960954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data 602507972954                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total 602507972954                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.151882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.151882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.151882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.151882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 60573.550143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 60573.550143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 60573.545259                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 60573.545259                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.dcache.replacements               9946690                       # number of replacements (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data     21960620                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total       21960620                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data     12523661                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total     12523661                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data 675850337500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 675850337500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data     34484281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total     34484281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.363170                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.363170                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 53965.876072                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 53965.876072                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data      5139234                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      5139234                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data      7384427                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total      7384427                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data 429273538500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total 429273538500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.214139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.214139                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 58132.274650                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 58132.274650                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu07.data            1                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu07.data            3                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu07.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu07.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu07.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu07.data        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total        12000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu07.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu07.data        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total        12000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data     28367787                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total      28367787                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data      2637642                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total      2637642                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data 177689315239                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total 177689315239                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.085070                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.085070                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 67366.729541                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 67366.729541                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrHits::cpu07.data        75352                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrHits::total        75352                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data      2562290                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total      2562290                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data 173234422454                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total 173234422454                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.082640                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.082640                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 67609.217713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 67609.217713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse           15.999885                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            60275128                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs           9946706                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.059808                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick             264500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data    15.999885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses         140926134                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses        140926134                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                25903500                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            475058359                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 39788472                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles             14408448                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 58755                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            14172586                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1855                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             385979975                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 8854                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles          69566146                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                     203614969                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                   41603161                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches          24175073                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    485560297                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 121102                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                3882                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        25206                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.pendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles         1341                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                 31996984                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 8465                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         555217534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.698233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.053854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               488772365     88.03%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 3536588      0.64%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                 3360367      0.61%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 4802857      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 9989306      1.80%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                 7818839      1.41%     93.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 3218152      0.58%     93.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                 5107245      0.92%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                28611815      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           555217534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.074376                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.364011                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst     31162889                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total         31162889                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst     31162889                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total        31162889                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst       834080                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total         834080                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst       834080                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total        834080                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst  22074196952                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total  22074196952                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst  22074196952                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total  22074196952                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst     31996969                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total     31996969                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst     31996969                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total     31996969                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.026067                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.026067                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.026067                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.026067                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 26465.323413                       # average overall miss latency ((Cycle/Count))
system.cpu7.icache.demandAvgMissLatency::total 26465.323413                       # average overall miss latency ((Cycle/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 26465.323413                       # average overall miss latency ((Cycle/Count))
system.cpu7.icache.overallAvgMissLatency::total 26465.323413                       # average overall miss latency ((Cycle/Count))
system.cpu7.icache.blockedCycles::no_mshrs         4386                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs           39                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs    112.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks       832651                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total           832651                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu07.inst         1150                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total         1150                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst         1150                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total         1150                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst       832930                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total       832930                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst       832930                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total       832930                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst  21088392954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total  21088392954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst  21088392954                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total  21088392954                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.026032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.026032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.026032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.026032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 25318.325614                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 25318.325614                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 25318.325614                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 25318.325614                       # average overall mshr miss latency ((Cycle/Count))
system.cpu7.icache.replacements                832651                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst     31162889                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total       31162889                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst       834080                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total       834080                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst  22074196952                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total  22074196952                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst     31996969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total     31996969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.026067                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.026067                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 26465.323413                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 26465.323413                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst         1150                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total         1150                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst       832930                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total       832930                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst  21088392954                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total  21088392954                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.026032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.026032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 25318.325614                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 25318.325614                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          255.962344                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs            31995819                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs            832930                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs             38.413575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick             117500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst   255.962344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.999853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.999853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses          64826868                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses         64826868                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    58755                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                  35313056                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                81288453                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             385405248                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                1807                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                55028053                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               31925107                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                 1420                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                  1028482                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                79336316                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents          1587                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect         10811                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        23707                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               34518                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               384699731                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              383948712                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                249123179                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                417380835                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.686401                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.596873                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                   20542892                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 278386                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                 175                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation               1587                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                919692                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                  87                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache               2807684                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            32.269873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           83.600091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9              40137509     73.31%     73.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              341692      0.62%     73.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              572899      1.05%     74.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              974851      1.78%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49             1227720      2.24%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              974740      1.78%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69             1001390      1.83%     82.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              996805      1.82%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89              695738      1.27%     85.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99              765179      1.40%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109            771748      1.41%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119            806900      1.47%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129            754853      1.38%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139            836447      1.53%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149            785108      1.43%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159            554675      1.01%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169            413957      0.76%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179            378481      0.69%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189            368651      0.67%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199            288360      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209            190302      0.35%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219            144912      0.26%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229            123917      0.23%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             91016      0.17%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             63741      0.12%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             47372      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             38062      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             32392      0.06%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             27148      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             24797      0.05%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          318302      0.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            5462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               55040269                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               31869043                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                    78418                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                   830964                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               32000664                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     5303                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 58755                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                32520085                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles              244929218                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         86075                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                 46150109                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            231473292                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             385637207                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents              7930084                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents              15301082                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents              11093700                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             197423706                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents             35                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands          402321345                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  953956634                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               603163640                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  4748869                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 4933484                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                   1160                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing               1104                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 90220534                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       902275984                       # The number of ROB reads (Count)
system.cpu7.rob.writes                      771398267                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu8.numCycles                       558411184                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                      385421135                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    2091                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                     392367001                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                 24354                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             4730246                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          5540359                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                360                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          555843025                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.705895                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.586275                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                426044050     76.65%     76.65% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                 37821780      6.80%     83.45% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                 25079153      4.51%     87.96% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                 23343906      4.20%     92.16% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                 14055854      2.53%     94.69% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                 10052452      1.81%     96.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                 11052604      1.99%     98.49% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                  5591911      1.01%     99.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                  2801315      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            555843025                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                4657691     73.07%     73.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     73.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                42432      0.67%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                    10      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   148      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   310      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    9      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     73.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  77      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     73.75% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead               1145561     17.97%     91.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite               197409      3.10%     94.81% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead           107981      1.69%     96.51% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite          222587      3.49%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass     10502945      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu    283470041     72.25%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult       252588      0.06%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        41216      0.01%     75.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      2301514      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         2909      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8407      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu       110840      0.03%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        18113      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc       324505      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         3199      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead     60448560     15.41%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite     30716489      7.83%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2077485      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1162367      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total     392367001                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.702649                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                            6374215                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.016246                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads              1332301931                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites              383151159                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses      377116856                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 14673665                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 7003856                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         6844182                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                  380719617                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     7518654                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                        392321989                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                     62517681                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    45012                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                          94386786                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                      41337068                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                    31869105                       # Number of stores executed (Count)
system.cpu8.numRate                          0.702568                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                          88785                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        2568159                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              2.796327                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         2.796327                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.357612                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.357612                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                 616505530                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                295866050                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    4678049                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   5371998                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                  177788468                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                  99876326                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                174672634                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads      55032767                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores     31925408                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads      2445688                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores      2074368                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups               41607800                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted         26101611                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            28262                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups            14232555                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits               14226642                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999585                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                4935370                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                83                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups        5031313                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits           5016544                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses           14769                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         2061                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        4711573                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            29774                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    555216892                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.685665                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.094676                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      487705590     87.84%     87.84% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1       10481351      1.89%     89.73% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        3579849      0.64%     90.37% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        8423101      1.52%     91.89% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4        3174137      0.57%     92.46% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        1524609      0.27%     92.74% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6        2030712      0.37%     93.10% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7        1101581      0.20%     93.30% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8       37195962      6.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    555216892                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu8.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples     37195962                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data     50323005                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total         50323005                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data     50323006                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total        50323006                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data     15188712                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total       15188712                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data     15188715                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total      15188715                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data 859628816960                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total 859628816960                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data 859628816960                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total 859628816960                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data     65511717                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total     65511717                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data     65511721                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total     65511721                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.231847                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.231847                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.231847                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.231847                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 56596.557823                       # average overall miss latency ((Cycle/Count))
system.cpu8.dcache.demandAvgMissLatency::total 56596.557823                       # average overall miss latency ((Cycle/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 56596.546644                       # average overall miss latency ((Cycle/Count))
system.cpu8.dcache.overallAvgMissLatency::total 56596.546644                       # average overall miss latency ((Cycle/Count))
system.cpu8.dcache.blockedCycles::no_mshrs    104624186                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         4238                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs      2951942                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           78                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs     35.442494                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets    54.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks      4251185                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total          4251185                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data      5273880                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total      5273880                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data      5273880                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total      5273880                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data      9914832                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total      9914832                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data      9914833                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total      9914833                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data 604452427139                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total 604452427139                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data 604452446139                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total 604452446139                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.151344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.151344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.151344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.151344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 60964.464868                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 60964.464868                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 60964.460636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 60964.460636                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.dcache.replacements               9914806                       # number of replacements (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data     21940339                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total       21940339                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data     12565949                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total     12565949                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data 684373700000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total 684373700000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data     34506288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total     34506288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.364164                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.364164                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 54462.555912                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 54462.555912                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data      5198350                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total      5198350                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data      7367599                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total      7367599                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data 433666504500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total 433666504500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.213515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.213515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 58861.306716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 58861.306716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.SoftPFReq.hits::cpu08.data            1                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.misses::cpu08.data            3                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.accesses::cpu08.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.missRate::cpu08.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.mshrMisses::cpu08.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu8.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu8.dcache.SoftPFReq.mshrMissLatency::cpu08.data        19000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu8.dcache.SoftPFReq.mshrMissLatency::total        19000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu8.dcache.SoftPFReq.mshrMissRate::cpu08.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.avgMshrMissLatency::cpu08.data        19000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.SoftPFReq.avgMshrMissLatency::total        19000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data     28382666                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total      28382666                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data      2622763                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total      2622763                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data 175255116960                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total 175255116960                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.084590                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.084590                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 66820.798128                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 66820.798128                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrHits::cpu08.data        75530                       # number of WriteReq MSHR hits (Count)
system.cpu8.dcache.WriteReq.mshrHits::total        75530                       # number of WriteReq MSHR hits (Count)
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data      2547233                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total      2547233                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data 170785922639                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total 170785922639                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.082154                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.082154                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 67047.624869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 67047.624869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse           15.999885                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs            60237838                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs           9914822                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              6.075534                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick             337500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data    15.999885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses         140938264                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses        140938264                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                19433115                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            482942394                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                 38220101                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles             15188807                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 58608                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved            14174078                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1890                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts             385999669                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 9098                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles          45733414                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                     203633243                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                   41607800                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches          24178556                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    510017817                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 120882                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                4136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        24175                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.pendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles         2952                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                 31999696                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 8255                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         555843025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.697509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.051873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               489079989     87.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 3788194      0.68%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                 3484694      0.63%     89.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 4877387      0.88%     90.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                10031518      1.80%     91.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                 7674897      1.38%     93.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 3077941      0.55%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                 5279682      0.95%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                28548723      5.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           555843025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.074511                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.364665                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst     31682050                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total         31682050                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst     31682050                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total        31682050                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst       317625                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total         317625                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst       317625                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total        317625                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst   8883266851                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total   8883266851                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst   8883266851                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total   8883266851                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst     31999675                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total     31999675                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst     31999675                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total     31999675                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.009926                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.009926                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.009926                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.009926                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 27967.782294                       # average overall miss latency ((Cycle/Count))
system.cpu8.icache.demandAvgMissLatency::total 27967.782294                       # average overall miss latency ((Cycle/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 27967.782294                       # average overall miss latency ((Cycle/Count))
system.cpu8.icache.overallAvgMissLatency::total 27967.782294                       # average overall miss latency ((Cycle/Count))
system.cpu8.icache.blockedCycles::no_mshrs         6113                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs           41                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs    149.097561                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks       316147                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total           316147                       # number of writebacks (Count)
system.cpu8.icache.demandMshrHits::cpu08.inst         1203                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total         1203                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst         1203                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total         1203                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst       316422                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total       316422                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst       316422                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total       316422                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst   8406731352                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total   8406731352                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst   8406731352                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total   8406731352                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.009888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.009888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.009888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.009888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 26568.100044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 26568.100044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 26568.100044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 26568.100044                       # average overall mshr miss latency ((Cycle/Count))
system.cpu8.icache.replacements                316147                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst     31682050                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total       31682050                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst       317625                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total       317625                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst   8883266851                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total   8883266851                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst     31999675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total     31999675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.009926                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.009926                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 27967.782294                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 27967.782294                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst         1203                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total         1203                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst       316422                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total       316422                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst   8406731352                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total   8406731352                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.009888                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.009888                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 26568.100044                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 26568.100044                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse          255.850030                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs            31998472                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs            316422                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs            101.125939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick             110500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst   255.850030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.999414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.999414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::2          173                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses          64315772                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses         64315772                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    58608                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                  35507738                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                82113451                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts             385423226                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                1808                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                55032767                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts               31925408                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                 1429                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                  1023534                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                80114278                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents          1561                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect         10819                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        23530                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               34349                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit               384711994                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount              383961038                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                249028508                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                418251245                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.687596                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.595404                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                   20522133                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 283100                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 121                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation               1561                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                919993                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                  77                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache               2790166                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            33.241901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           93.007979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9              40097885     73.24%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19              314234      0.57%     73.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              527551      0.96%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              958866      1.75%     76.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49             1252794      2.29%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59              984734      1.80%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69              996391      1.82%     82.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79              995337      1.82%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89              708080      1.29%     85.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99              761081      1.39%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109            759167      1.39%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119            794064      1.45%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129            763018      1.39%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139            862180      1.57%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149            817866      1.49%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159            575812      1.05%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169            427828      0.78%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179            387296      0.71%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189            370850      0.68%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199            288771      0.53%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209            187652      0.34%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219            141625      0.26%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229            123163      0.22%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239             90041      0.16%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249             62692      0.11%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259             46357      0.08%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269             37567      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279             31452      0.06%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             27100      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299             24569      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          333641      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            5238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses               55041363                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses               31869124                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                    78070                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                   830900                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses               32003220                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     4859                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 58608                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                26411856                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles              248514841                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         82771                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                 44989534                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            235785415                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts             385658805                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents              8378905                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents              15249486                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents              14213041                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents             198268897                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents             41                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands          402345486                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                  954007903                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups               603199618                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  4748021                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 4957625                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                   1161                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing               1104                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                 94558460                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       903068204                       # The number of ROB reads (Count)
system.cpu8.rob.writes                      771435611                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu9.numCycles                       559123055                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                      385408160                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    2066                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                     392399840                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                 24451                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             4717246                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          5514458                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                335                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples          554929672                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.707116                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.579702                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                424273637     76.46%     76.46% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                 37745862      6.80%     83.26% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                 26373366      4.75%     88.01% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                 23190816      4.18%     92.19% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                 14223838      2.56%     94.75% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  9958551      1.79%     96.55% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                 11118013      2.00%     98.55% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                  5426099      0.98%     99.53% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                  2619490      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total            554929672                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                4621059     73.44%     73.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     73.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     73.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                 7313      0.12%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     8      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   161      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   325      0.01%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                   10      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     73.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  77      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     73.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead               1139337     18.11%     91.67% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite               192640      3.06%     94.73% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead           107376      1.71%     96.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite          223998      3.56%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass     10503729      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu    283464758     72.24%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult       252594      0.06%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        41176      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd      2301529      0.59%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         2869      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8391      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu       110819      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        18058      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc       324482      0.08%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         3248      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       308594      0.08%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt       308605      0.08%     75.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv       308566      0.08%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult           58      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead     60492460     15.42%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite     30716354      7.83%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2071146      0.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1162404      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total     392399840                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.701813                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                            6292304                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.016035                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads              1331419510                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites              383125260                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses      377111044                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 14626597                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 7003750                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         6844114                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                  380710453                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     7477962                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                        392354764                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                     62555172                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    45076                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                          94424077                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                      41336684                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                    31868905                       # Number of stores executed (Count)
system.cpu9.numRate                          0.701732                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                         242387                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        4193383                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                  199694523                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                    380692980                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              2.799892                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         2.799892                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.357157                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.357157                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                 616575820                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                295860302                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    4677792                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   5371933                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                  177788667                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                  99875494                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                174708764                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                    1080                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads      55028907                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores     31925070                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads      2041815                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores      2130925                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups               41605075                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted         26100599                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            28334                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups            14231883                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits               14226050                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999590                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                4934805                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                90                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups        5030401                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits           5015930                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses           14471                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         2089                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        4699198                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls           1731                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            30018                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples    554304587                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.686794                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.098450                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0      487048824     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1       10390667      1.87%     89.74% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        3524868      0.64%     90.38% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        8276634      1.49%     91.87% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4        3156451      0.57%     92.44% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5        1445318      0.26%     92.70% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6        2013045      0.36%     93.06% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7        1098229      0.20%     93.26% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8       37350551      6.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total    554304587                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted           199694523                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted             380692980                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                   85755082                       # Number of memory references committed (Count)
system.cpu9.commit.loads                     54749667                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                        434                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                  41078429                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   6776280                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                  366587391                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls              4920027                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass     10463427      2.75%      2.75% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu    280534705     73.69%     76.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult       251918      0.07%     76.51% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        38434      0.01%     76.52% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd      2269030      0.60%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1920      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         7624      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu       105953      0.03%     77.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        15670      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc       322003      0.08%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1407      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       308594      0.08%     77.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt       308595      0.08%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv       308563      0.08%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult           55      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead     52980594     13.92%     91.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite     29856471      7.84%     99.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      1769073      0.46%     99.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1148944      0.30%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total    380692980                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples     37350551                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data     50322851                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total         50322851                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data     50322852                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total        50322852                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data     15167467                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total       15167467                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data     15167470                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total      15167470                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data 853847213278                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total 853847213278                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data 853847213278                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total 853847213278                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data     65490318                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total     65490318                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data     65490322                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total     65490322                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.231599                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.231599                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.231599                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.231599                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 56294.647833                       # average overall miss latency ((Cycle/Count))
system.cpu9.dcache.demandAvgMissLatency::total 56294.647833                       # average overall miss latency ((Cycle/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 56294.636698                       # average overall miss latency ((Cycle/Count))
system.cpu9.dcache.overallAvgMissLatency::total 56294.636698                       # average overall miss latency ((Cycle/Count))
system.cpu9.dcache.blockedCycles::no_mshrs    102536796                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         3881                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs      2961796                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           74                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs     34.619804                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets    52.445946                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks      4170705                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total          4170705                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data      5217064                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total      5217064                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data      5217064                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total      5217064                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data      9950403                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total      9950403                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data      9950404                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total      9950404                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data 603180334521                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total 603180334521                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data 603180347521                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total 603180347521                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.151937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.151937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.151937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.151937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 60618.683939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 60618.683939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 60618.679153                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 60618.679153                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.dcache.replacements               9950373                       # number of replacements (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data     21955706                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total       21955706                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data     12529183                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total     12529183                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data 676418595500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total 676418595500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data     34484889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total     34484889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.363324                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.363324                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 53987.446388                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 53987.446388                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data      5141396                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total      5141396                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data      7387787                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total      7387787                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data 430219000000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total 430219000000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.214233                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.214233                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 58233.812101                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 58233.812101                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.SoftPFReq.hits::cpu09.data            1                       # number of SoftPFReq hits (Count)
system.cpu9.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu9.dcache.SoftPFReq.misses::cpu09.data            3                       # number of SoftPFReq misses (Count)
system.cpu9.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu9.dcache.SoftPFReq.accesses::cpu09.data            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu9.dcache.SoftPFReq.accesses::total            4                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu9.dcache.SoftPFReq.missRate::cpu09.data     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.missRate::total     0.750000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.mshrMisses::cpu09.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu9.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu9.dcache.SoftPFReq.mshrMissLatency::cpu09.data        13000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu9.dcache.SoftPFReq.mshrMissLatency::total        13000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu9.dcache.SoftPFReq.mshrMissRate::cpu09.data     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.mshrMissRate::total     0.250000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.avgMshrMissLatency::cpu09.data        13000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.SoftPFReq.avgMshrMissLatency::total        13000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data     28367145                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total      28367145                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data      2638284                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total      2638284                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data 177428617778                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total 177428617778                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total     31005429                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.085091                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.085091                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 67251.523255                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 67251.523255                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrHits::cpu09.data        75668                       # number of WriteReq MSHR hits (Count)
system.cpu9.dcache.WriteReq.mshrHits::total        75668                       # number of WriteReq MSHR hits (Count)
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data      2562616                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total      2562616                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data 172961334521                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total 172961334521                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.082651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.082651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 67494.050814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 67494.050814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse           15.999868                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs            60273257                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs           9950389                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              6.057377                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick             434500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data    15.999868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses         140931033                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses        140931033                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                25929219                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles            474740822                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                 39788381                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles             14412440                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 58810                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved            14173359                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                 1889                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts             385984308                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 9030                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles          69577965                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                     203620342                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                   41605075                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches          24176785                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                    485259016                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                 121290                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                4292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        24840                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.pendingQuiesceStallCycles          105                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles         2809                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                 31997853                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 8510                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples         554929672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.698613                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.054315                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0               488478280     88.03%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                 3536633      0.64%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                 3364798      0.61%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                 4806715      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                 9988206      1.80%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                 7818153      1.41%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 3218830      0.58%     93.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                 5106458      0.92%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                28611599      5.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total           554929672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.074411                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.364178                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst     31162302                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total         31162302                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst     31162302                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total        31162302                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst       835531                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total         835531                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst       835531                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total        835531                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst  22134376872                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total  22134376872                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst  22134376872                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total  22134376872                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst     31997833                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total     31997833                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst     31997833                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total     31997833                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.026112                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.026112                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.026112                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.026112                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 26491.389155                       # average overall miss latency ((Cycle/Count))
system.cpu9.icache.demandAvgMissLatency::total 26491.389155                       # average overall miss latency ((Cycle/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 26491.389155                       # average overall miss latency ((Cycle/Count))
system.cpu9.icache.overallAvgMissLatency::total 26491.389155                       # average overall miss latency ((Cycle/Count))
system.cpu9.icache.blockedCycles::no_mshrs         6111                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs           46                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs    132.847826                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.writebacks::writebacks       834078                       # number of writebacks (Count)
system.cpu9.icache.writebacks::total           834078                       # number of writebacks (Count)
system.cpu9.icache.demandMshrHits::cpu09.inst         1175                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total         1175                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst         1175                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total         1175                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst       834356                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total       834356                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst       834356                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total       834356                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst  21134982375                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total  21134982375                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst  21134982375                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total  21134982375                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.026075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.026075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.026075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.026075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 25330.892778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 25330.892778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 25330.892778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 25330.892778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu9.icache.replacements                834078                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst     31162302                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total       31162302                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst       835531                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total       835531                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst  22134376872                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total  22134376872                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst     31997833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total     31997833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.026112                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.026112                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 26491.389155                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 26491.389155                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst         1175                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total         1175                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst       834356                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total       834356                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst  21134982375                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total  21134982375                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.026075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.026075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 25330.892778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 25330.892778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse          255.865504                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs            31996658                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs            834356                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs             38.348928                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick             170500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst   255.865504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.999475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.999475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::2          166                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           90                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses          64830022                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses         64830022                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    58810                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                  35164676                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                81152264                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts             385410226                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                1716                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                55028907                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts               31925070                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                 1424                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                  1030688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                79196526                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents          1563                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect         10830                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        23810                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               34640                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit               384706401                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount              383955158                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                249124670                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                417397059                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.686710                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.596853                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                   20542883                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 279240                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 154                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation               1563                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                919655                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                  85                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache               2810270                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples          54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            32.437099                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           86.156021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9              40128634     73.29%     73.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19              339981      0.62%     73.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              569052      1.04%     74.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39              972662      1.78%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49             1225690      2.24%     78.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59              971839      1.78%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69             1000293      1.83%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79              997936      1.82%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89              697286      1.27%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99              766627      1.40%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109            773996      1.41%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119            808970      1.48%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129            758692      1.39%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139            840046      1.53%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149            786976      1.44%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159            556232      1.02%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169            417658      0.76%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179            379781      0.69%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189            368553      0.67%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199            288680      0.53%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209            190082      0.35%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219            145861      0.27%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229            124635      0.23%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239             91294      0.17%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249             63598      0.12%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259             47046      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269             38269      0.07%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279             32419      0.06%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             27399      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299             24725      0.05%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          314752      0.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            5350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total            54749664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses               55040698                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses               31868923                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                    78281                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                   830958                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses               32001547                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     5190                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 58810                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                32543000                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles              245220110                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         81654                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                 46152594                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles            230873504                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts             385641430                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents              7935759                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents              15337366                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents              11070150                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents             196813106                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents             41                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands          402324632                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                  953962479                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups               603168977                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  4747751                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps            397387861                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 4936771                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                   1159                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing               1104                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                 90253314                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       901988935                       # The number of ROB reads (Count)
system.cpu9.rob.writes                      771409818                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts               199694523                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                 380692980                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                  578                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu00.inst               829195                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu00.data              9516091                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.inst               829190                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.data              9515600                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.inst                 2991                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.data              9483636                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.inst                 4309                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.data              9483657                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.inst                 3262                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.data              9475667                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.inst               620750                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.data              9485033                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.inst               312434                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.data              9485264                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.inst               829084                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.data              9513864                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.inst               312517                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.data              9481400                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.inst               830412                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.data              9518796                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.inst               620901                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.data              9482785                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.inst              1137167                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.data              9518810                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.inst               315057                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.data              9482975                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.inst                 2878                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.data              9479049                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.inst              1138278                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.data              9513715                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.inst                 2782                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.data              9481545                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 159709094                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu00.inst              829195                       # number of overall hits (Count)
system.l2.overallHits::cpu00.data             9516091                       # number of overall hits (Count)
system.l2.overallHits::cpu01.inst              829190                       # number of overall hits (Count)
system.l2.overallHits::cpu01.data             9515600                       # number of overall hits (Count)
system.l2.overallHits::cpu02.inst                2991                       # number of overall hits (Count)
system.l2.overallHits::cpu02.data             9483636                       # number of overall hits (Count)
system.l2.overallHits::cpu03.inst                4309                       # number of overall hits (Count)
system.l2.overallHits::cpu03.data             9483657                       # number of overall hits (Count)
system.l2.overallHits::cpu04.inst                3262                       # number of overall hits (Count)
system.l2.overallHits::cpu04.data             9475667                       # number of overall hits (Count)
system.l2.overallHits::cpu05.inst              620750                       # number of overall hits (Count)
system.l2.overallHits::cpu05.data             9485033                       # number of overall hits (Count)
system.l2.overallHits::cpu06.inst              312434                       # number of overall hits (Count)
system.l2.overallHits::cpu06.data             9485264                       # number of overall hits (Count)
system.l2.overallHits::cpu07.inst              829084                       # number of overall hits (Count)
system.l2.overallHits::cpu07.data             9513864                       # number of overall hits (Count)
system.l2.overallHits::cpu08.inst              312517                       # number of overall hits (Count)
system.l2.overallHits::cpu08.data             9481400                       # number of overall hits (Count)
system.l2.overallHits::cpu09.inst              830412                       # number of overall hits (Count)
system.l2.overallHits::cpu09.data             9518796                       # number of overall hits (Count)
system.l2.overallHits::cpu10.inst              620901                       # number of overall hits (Count)
system.l2.overallHits::cpu10.data             9482785                       # number of overall hits (Count)
system.l2.overallHits::cpu11.inst             1137167                       # number of overall hits (Count)
system.l2.overallHits::cpu11.data             9518810                       # number of overall hits (Count)
system.l2.overallHits::cpu12.inst              315057                       # number of overall hits (Count)
system.l2.overallHits::cpu12.data             9482975                       # number of overall hits (Count)
system.l2.overallHits::cpu13.inst                2878                       # number of overall hits (Count)
system.l2.overallHits::cpu13.data             9479049                       # number of overall hits (Count)
system.l2.overallHits::cpu14.inst             1138278                       # number of overall hits (Count)
system.l2.overallHits::cpu14.data             9513715                       # number of overall hits (Count)
system.l2.overallHits::cpu15.inst                2782                       # number of overall hits (Count)
system.l2.overallHits::cpu15.data             9481545                       # number of overall hits (Count)
system.l2.overallHits::total                159709094                       # number of overall hits (Count)
system.l2.demandMisses::cpu00.inst               3884                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu00.data             431069                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.inst               3896                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.data             433171                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.inst               3875                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.data             432015                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.inst               3893                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.data             431202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.inst               3882                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.data             434628                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.inst               3860                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.data             430947                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.inst               3915                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.data             431014                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.inst               3834                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.data             432842                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.inst               3894                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.data             433423                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.inst               3928                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.data             431594                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.inst               3821                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.data             430674                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.inst               3886                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.data             434234                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.inst               3899                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.data             430683                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.inst               3839                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.data             432130                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.inst               3887                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.data             434850                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.inst               3874                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.data             429725                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 6976268                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu00.inst              3884                       # number of overall misses (Count)
system.l2.overallMisses::cpu00.data            431069                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.inst              3896                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.data            433171                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.inst              3875                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.data            432015                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.inst              3893                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.data            431202                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.inst              3882                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.data            434628                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.inst              3860                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.data            430947                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.inst              3915                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.data            431014                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.inst              3834                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.data            432842                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.inst              3894                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.data            433423                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.inst              3928                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.data            431594                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.inst              3821                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.data            430674                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.inst              3886                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.data            434234                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.inst              3899                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.data            430683                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.inst              3839                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.data            432130                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.inst              3887                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.data            434850                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.inst              3874                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.data            429725                       # number of overall misses (Count)
system.l2.overallMisses::total                6976268                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu00.inst     711772538                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu00.data   69608038945                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.inst     714505014                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.data   69771924658                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.inst     788167683                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.data   69604659732                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.inst     777720222                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.data   69539195371                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.inst     693619070                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.data   70009113172                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.inst     780405647                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.data   69379500091                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.inst     783140698                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.data   69327585219                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.inst     682445044                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.data   69872625059                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.inst     761387597                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.data   69572745746                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.inst     723318032                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.data   69564541750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.inst     779817687                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.data   69434895715                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.inst     704026023                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.data   69879045675                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.inst     784640216                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.data   69479067123                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.inst     770496162                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.data   69612458545                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.inst     675930024                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.data   70048232796                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.inst     720804692                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.data   69629965756                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1126185791702                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu00.inst    711772538                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu00.data  69608038945                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.inst    714505014                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.data  69771924658                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.inst    788167683                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.data  69604659732                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.inst    777720222                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.data  69539195371                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.inst    693619070                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.data  70009113172                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.inst    780405647                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.data  69379500091                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.inst    783140698                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.data  69327585219                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.inst    682445044                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.data  69872625059                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.inst    761387597                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.data  69572745746                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.inst    723318032                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.data  69564541750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.inst    779817687                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.data  69434895715                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.inst    704026023                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.data  69879045675                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.inst    784640216                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.data  69479067123                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.inst    770496162                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.data  69612458545                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.inst    675930024                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.data  70048232796                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.inst    720804692                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.data  69629965756                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1126185791702                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu00.inst           833079                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu00.data          9947160                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.inst           833086                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.data          9948771                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.inst             6866                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.data          9915651                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.inst             8202                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.data          9914859                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.inst             7144                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.data          9910295                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.inst           624610                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.data          9915980                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.inst           316349                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.data          9916278                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.inst           832918                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.data          9946706                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.inst           316411                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.data          9914823                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.inst           834340                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.data          9950390                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.inst           624722                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.data          9913459                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.inst          1141053                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.data          9953044                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.inst           318956                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.data          9913658                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.inst             6717                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.data          9911179                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.inst          1142165                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.data          9948565                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.inst             6656                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.data          9911270                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             166685362                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.inst          833079                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.data         9947160                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.inst          833086                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.data         9948771                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.inst            6866                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.data         9915651                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.inst            8202                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.data         9914859                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.inst            7144                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.data         9910295                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.inst          624610                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.data         9915980                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.inst          316349                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.data         9916278                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.inst          832918                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.data         9946706                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.inst          316411                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.data         9914823                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.inst          834340                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.data         9950390                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.inst          624722                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.data         9913459                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.inst         1141053                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.data         9953044                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.inst          318956                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.data         9913658                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.inst            6717                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.data         9911179                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.inst         1142165                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.data         9948565                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.inst            6656                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.data         9911270                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            166685362                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu00.inst         0.004662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu00.data         0.043336                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.inst         0.004677                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.data         0.043540                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.inst         0.564375                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.data         0.043569                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.inst         0.474640                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.data         0.043490                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.inst         0.543393                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.data         0.043856                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.inst         0.006180                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.data         0.043460                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.inst         0.012376                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.data         0.043465                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.inst         0.004603                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.data         0.043516                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.inst         0.012307                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.data         0.043715                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.inst         0.004708                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.data         0.043375                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.inst         0.006116                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.data         0.043443                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.inst         0.003406                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.data         0.043628                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.inst         0.012224                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.data         0.043443                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.inst         0.571535                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.data         0.043600                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.inst         0.003403                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.data         0.043710                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.inst         0.582031                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.data         0.043357                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.041853                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu00.inst        0.004662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu00.data        0.043336                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.inst        0.004677                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.data        0.043540                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.inst        0.564375                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.data        0.043569                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.inst        0.474640                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.data        0.043490                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.inst        0.543393                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.data        0.043856                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.inst        0.006180                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.data        0.043460                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.inst        0.012376                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.data        0.043465                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.inst        0.004603                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.data        0.043516                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.inst        0.012307                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.data        0.043715                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.inst        0.004708                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.data        0.043375                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.inst        0.006116                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.data        0.043443                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.inst        0.003406                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.data        0.043628                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.inst        0.012224                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.data        0.043443                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.inst        0.571535                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.data        0.043600                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.inst        0.003403                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.data        0.043710                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.inst        0.582031                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.data        0.043357                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.041853                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu00.inst 183257.605046                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu00.data 161477.719217                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu01.inst 183394.510780                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu01.data 161072.474053                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu02.inst 203398.111742                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu02.data 161116.303212                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu03.inst 199774.010275                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu03.data 161268.257965                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu04.inst 178675.700670                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu04.data 161078.239718                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu05.inst 202177.628756                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu05.data 160993.115374                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu06.inst 200035.938186                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu06.data 160847.641188                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu07.inst 177998.185707                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu07.data 161427.553377                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu08.inst 195528.401900                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu08.data 160519.275041                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu09.inst 184144.101833                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu09.data 161180.511661                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu10.inst 204087.329757                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu10.data 161223.792741                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu11.inst 181169.846372                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu11.data 160924.860041                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu12.inst 201241.399333                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu12.data 161322.984940                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu13.inst 200702.308414                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu13.data 161091.473735                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu14.inst 173895.040906                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu14.data 161085.967106                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu15.inst 186062.130098                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu15.data 162033.779175                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    161430.981680                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu00.inst 183257.605046                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu00.data 161477.719217                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu01.inst 183394.510780                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu01.data 161072.474053                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu02.inst 203398.111742                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu02.data 161116.303212                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu03.inst 199774.010275                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu03.data 161268.257965                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu04.inst 178675.700670                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu04.data 161078.239718                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu05.inst 202177.628756                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu05.data 160993.115374                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu06.inst 200035.938186                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu06.data 160847.641188                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu07.inst 177998.185707                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu07.data 161427.553377                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu08.inst 195528.401900                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu08.data 160519.275041                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu09.inst 184144.101833                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu09.data 161180.511661                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu10.inst 204087.329757                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu10.data 161223.792741                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu11.inst 181169.846372                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu11.data 160924.860041                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu12.inst 201241.399333                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu12.data 161322.984940                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu13.inst 200702.308414                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu13.data 161091.473735                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu14.inst 173895.040906                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu14.data 161085.967106                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu15.inst 186062.130098                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu15.data 162033.779175                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   161430.981680                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs            12778812                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs              776043                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              16.466629                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              5778568                       # number of writebacks (Count)
system.l2.writebacks::total                   5778568                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu00.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.inst                2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.data                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu04.inst                2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu05.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu06.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.data                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu08.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu09.inst                2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu10.inst                2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu11.data                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu12.data                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu13.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu14.inst                1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu15.inst                2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    21                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu00.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.inst               2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.data               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu04.inst               2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu05.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu06.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.data               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu08.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu09.inst               2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu10.inst               2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu11.data               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu12.data               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu13.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu14.inst               1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu15.inst               2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   21                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu00.inst           3883                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu00.data         431069                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.inst           3896                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.data         433171                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.inst           3875                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.data         432015                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.inst           3891                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.data         431201                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.inst           3880                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.data         434628                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.inst           3859                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.data         430947                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.inst           3914                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.data         431014                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.inst           3833                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.data         432841                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu08.inst           3893                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu08.data         433423                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu09.inst           3926                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu09.data         431594                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu10.inst           3819                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu10.data         430674                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu11.inst           3886                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu11.data         434233                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.inst           3899                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.data         430682                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu13.inst           3838                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu13.data         432130                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu14.inst           3886                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu14.data         434850                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.inst           3872                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.data         429725                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             6976247                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.inst          3883                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.data        431069                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.inst          3896                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.data        433171                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.inst          3875                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.data        432015                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.inst          3891                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.data        431201                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.inst          3880                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.data        434628                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.inst          3859                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.data        430947                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.inst          3914                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.data        431014                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.inst          3833                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.data        432841                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu08.inst          3893                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu08.data        433423                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu09.inst          3926                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu09.data        431594                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu10.inst          3819                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu10.data        430674                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu11.inst          3886                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu11.data        434233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.inst          3899                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.data        430682                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu13.inst          3838                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu13.data        432130                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu14.inst          3886                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu14.data        434850                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.inst          3872                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.data        429725                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            6976247                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu00.inst    672793538                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu00.data  65297348945                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.inst    675545014                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.data  65440214658                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.inst    749417683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.data  65284509732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.inst    738565722                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.data  65227135371                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.inst    654638070                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.data  65662833172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.inst    741672647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.data  65070030091                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.inst    743929698                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.data  65017445219                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.inst    644048544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.data  65544131559                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu08.inst    722428097                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu08.data  65238515746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu09.inst    683917532                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu09.data  65248601750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu10.inst    741438187                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu10.data  65128155715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu11.inst    665176023                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu11.data  65536574675                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.inst    745650216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.data  65172100623                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu13.inst    732008662                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu13.data  65291158545                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu14.inst    637048524                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu14.data  65699732796                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.inst    681207192                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.data  65332715756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1056420689702                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.inst    672793538                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.data  65297348945                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.inst    675545014                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.data  65440214658                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.inst    749417683                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.data  65284509732                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.inst    738565722                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.data  65227135371                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.inst    654638070                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.data  65662833172                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.inst    741672647                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.data  65070030091                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.inst    743929698                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.data  65017445219                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.inst    644048544                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.data  65544131559                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu08.inst    722428097                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu08.data  65238515746                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu09.inst    683917532                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu09.data  65248601750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu10.inst    741438187                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu10.data  65128155715                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu11.inst    665176023                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu11.data  65536574675                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.inst    745650216                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.data  65172100623                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu13.inst    732008662                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu13.data  65291158545                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu14.inst    637048524                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu14.data  65699732796                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.inst    681207192                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.data  65332715756                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1056420689702                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu00.inst     0.004661                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu00.data     0.043336                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.inst     0.004677                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.data     0.043540                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.inst     0.564375                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.data     0.043569                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.inst     0.474396                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.data     0.043490                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.inst     0.543113                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.data     0.043856                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.inst     0.006178                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.data     0.043460                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.inst     0.012372                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.data     0.043465                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.inst     0.004602                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.data     0.043516                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu08.inst     0.012304                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu08.data     0.043715                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu09.inst     0.004706                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu09.data     0.043375                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu10.inst     0.006113                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu10.data     0.043443                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu11.inst     0.003406                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu11.data     0.043628                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.inst     0.012224                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.data     0.043443                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu13.inst     0.571386                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu13.data     0.043600                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu14.inst     0.003402                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu14.data     0.043710                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.inst     0.581731                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.data     0.043357                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.041853                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.inst     0.004661                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.data     0.043336                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.inst     0.004677                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.data     0.043540                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.inst     0.564375                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.data     0.043569                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.inst     0.474396                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.data     0.043490                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.inst     0.543113                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.data     0.043856                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.inst     0.006178                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.data     0.043460                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.inst     0.012372                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.data     0.043465                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.inst     0.004602                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.data     0.043516                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu08.inst     0.012304                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu08.data     0.043715                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu09.inst     0.004706                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu09.data     0.043375                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu10.inst     0.006113                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu10.data     0.043443                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu11.inst     0.003406                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu11.data     0.043628                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.inst     0.012224                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.data     0.043443                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu13.inst     0.571386                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu13.data     0.043600                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu14.inst     0.003402                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu14.data     0.043710                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.inst     0.581731                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.data     0.043357                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.041853                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu00.inst 173266.427505                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu00.data 151477.719217                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu01.inst 173394.510780                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu01.data 151072.474053                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu02.inst 193398.111742                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu02.data 151116.303212                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu03.inst 189813.858134                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu03.data 151268.516008                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu04.inst 168721.152062                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu04.data 151078.239718                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu05.inst 192192.963721                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu05.data 150993.115374                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu06.inst 190068.905979                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu06.data 150847.641188                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu07.inst 168027.274720                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu07.data 151427.733415                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu08.inst 185571.049833                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu08.data 150519.275041                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu09.inst 174202.122262                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu09.data 151180.511661                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu10.inst 194144.589421                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu10.data 151223.792741                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu11.inst 171172.419712                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu11.data 150924.905926                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu12.inst 191241.399333                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu12.data 151323.019358                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu13.inst 190726.592496                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu13.data 151091.473735                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu14.inst 163934.257334                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu14.data 151085.967106                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu15.inst 175931.609504                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu15.data 152033.779175                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 151431.090342                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu00.inst 173266.427505                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu00.data 151477.719217                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu01.inst 173394.510780                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu01.data 151072.474053                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu02.inst 193398.111742                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu02.data 151116.303212                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu03.inst 189813.858134                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu03.data 151268.516008                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu04.inst 168721.152062                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu04.data 151078.239718                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu05.inst 192192.963721                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu05.data 150993.115374                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu06.inst 190068.905979                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu06.data 150847.641188                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu07.inst 168027.274720                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu07.data 151427.733415                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu08.inst 185571.049833                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu08.data 150519.275041                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu09.inst 174202.122262                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu09.data 151180.511661                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu10.inst 194144.589421                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu10.data 151223.792741                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu11.inst 171172.419712                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu11.data 150924.905926                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu12.inst 191241.399333                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu12.data 151323.019358                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu13.inst 190726.592496                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu13.data 151091.473735                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu14.inst 163934.257334                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu14.data 151085.967106                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu15.inst 175931.609504                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu15.data 152033.779175                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 151431.090342                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        6964069                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          136                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            136                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu00.inst        829195                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu01.inst        829190                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu02.inst          2991                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu03.inst          4309                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu04.inst          3262                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu05.inst        620750                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu06.inst        312434                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu07.inst        829084                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu08.inst        312517                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu09.inst        830412                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu10.inst        620901                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu11.inst       1137167                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu12.inst        315057                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu13.inst          2878                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu14.inst       1138278                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu15.inst          2782                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            7791207                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu00.inst         3884                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu01.inst         3896                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu02.inst         3875                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu03.inst         3893                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu04.inst         3882                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu05.inst         3860                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu06.inst         3915                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu07.inst         3834                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu08.inst         3894                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu09.inst         3928                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu10.inst         3821                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu11.inst         3886                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu12.inst         3899                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu13.inst         3839                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu14.inst         3887                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu15.inst         3874                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            62067                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu00.inst    711772538                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu01.inst    714505014                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu02.inst    788167683                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu03.inst    777720222                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu04.inst    693619070                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu05.inst    780405647                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu06.inst    783140698                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu07.inst    682445044                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu08.inst    761387597                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu09.inst    723318032                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu10.inst    779817687                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu11.inst    704026023                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu12.inst    784640216                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu13.inst    770496162                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu14.inst    675930024                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu15.inst    720804692                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  11852196349                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu00.inst       833079                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu01.inst       833086                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu02.inst         6866                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu03.inst         8202                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu04.inst         7144                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu05.inst       624610                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu06.inst       316349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu07.inst       832918                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu08.inst       316411                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu09.inst       834340                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu10.inst       624722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu11.inst      1141053                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu12.inst       318956                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu13.inst         6717                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu14.inst      1142165                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu15.inst         6656                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        7853274                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu00.inst     0.004662                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu01.inst     0.004677                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu02.inst     0.564375                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu03.inst     0.474640                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu04.inst     0.543393                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu05.inst     0.006180                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu06.inst     0.012376                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu07.inst     0.004603                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu08.inst     0.012307                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu09.inst     0.004708                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu10.inst     0.006116                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu11.inst     0.003406                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu12.inst     0.012224                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu13.inst     0.571535                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu14.inst     0.003403                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu15.inst     0.582031                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.007903                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu00.inst 183257.605046                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu01.inst 183394.510780                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu02.inst 203398.111742                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu03.inst 199774.010275                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu04.inst 178675.700670                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu05.inst 202177.628756                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu06.inst 200035.938186                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu07.inst 177998.185707                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu08.inst 195528.401900                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu09.inst 184144.101833                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu10.inst 204087.329757                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu11.inst 181169.846372                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu12.inst 201241.399333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu13.inst 200702.308414                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu14.inst 173895.040906                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu15.inst 186062.130098                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 190958.099296                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu00.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu03.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu04.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu05.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu06.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu07.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu08.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu09.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu10.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu13.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu14.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu15.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             17                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu00.inst         3883                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu01.inst         3896                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu02.inst         3875                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu03.inst         3891                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu04.inst         3880                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu05.inst         3859                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu06.inst         3914                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu07.inst         3833                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu08.inst         3893                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu09.inst         3926                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu10.inst         3819                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu11.inst         3886                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu12.inst         3899                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu13.inst         3838                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu14.inst         3886                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu15.inst         3872                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        62050                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu00.inst    672793538                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu01.inst    675545014                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu02.inst    749417683                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu03.inst    738565722                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu04.inst    654638070                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu05.inst    741672647                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu06.inst    743929698                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu07.inst    644048544                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu08.inst    722428097                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu09.inst    683917532                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu10.inst    741438187                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu11.inst    665176023                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu12.inst    745650216                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu13.inst    732008662                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu14.inst    637048524                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu15.inst    681207192                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  11229485349                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu00.inst     0.004661                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu01.inst     0.004677                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu02.inst     0.564375                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu03.inst     0.474396                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu04.inst     0.543113                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu05.inst     0.006178                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu06.inst     0.012372                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu07.inst     0.004602                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu08.inst     0.012304                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu09.inst     0.004706                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu10.inst     0.006113                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu11.inst     0.003406                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu12.inst     0.012224                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu13.inst     0.571386                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu14.inst     0.003402                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu15.inst     0.581731                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.007901                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu00.inst 173266.427505                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu01.inst 173394.510780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu02.inst 193398.111742                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu03.inst 189813.858134                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu04.inst 168721.152062                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu05.inst 192192.963721                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu06.inst 190068.905979                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu07.inst 168027.274720                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu08.inst 185571.049833                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu09.inst 174202.122262                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu10.inst 194144.589421                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu11.inst 171172.419712                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu12.inst 191241.399333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu13.inst 190726.592496                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu14.inst 163934.257334                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu15.inst 175931.609504                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 180974.784029                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu00.data          2312429                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu01.data          2312029                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu02.data          2298476                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu03.data          2298052                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu04.data          2296536                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu05.data          2301436                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu06.data          2300401                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu07.data          2312188                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu08.data          2299614                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu09.data          2312882                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu10.data          2301311                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu11.data          2315029                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu12.data          2299400                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu13.data          2296814                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu14.data          2314302                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu15.data          2298353                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total              36869252                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu00.data         319848                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu01.data         320090                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu02.data         318230                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu03.data         318218                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu04.data         318463                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu05.data         319295                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu06.data         319048                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu07.data         319464                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu08.data         318320                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu09.data         319390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu10.data         319286                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu11.data         318754                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu12.data         318667                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu13.data         319127                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu14.data         319952                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu15.data         317570                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             5103722                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu00.data  48899541581                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu01.data  48847201875                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu02.data  48581861177                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu03.data  48636970689                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu04.data  48771481630                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu05.data  48815514172                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu06.data  48708846218                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu07.data  48854484462                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu08.data  48528457718                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu09.data  48764921455                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu10.data  48836769232                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu11.data  48772565193                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu12.data  48672144725                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu13.data  48743343740                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu14.data  48766952952                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu15.data  48602095689                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   779803152508                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu00.data      2632277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu01.data      2632119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu02.data      2616706                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu03.data      2616270                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu04.data      2614999                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu05.data      2620731                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu06.data      2619449                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu07.data      2631652                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu08.data      2617934                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu09.data      2632272                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu10.data      2620597                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu11.data      2633783                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu12.data      2618067                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu13.data      2615941                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu14.data      2634254                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu15.data      2615923                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          41972974                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu00.data     0.121510                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu01.data     0.121609                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu02.data     0.121615                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu03.data     0.121630                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu04.data     0.121783                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu05.data     0.121834                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu06.data     0.121800                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu07.data     0.121393                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu08.data     0.121592                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu09.data     0.121336                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu10.data     0.121837                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu11.data     0.121025                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu12.data     0.121718                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu13.data     0.121993                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu14.data     0.121458                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu15.data     0.121399                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.121595                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu00.data 152883.687192                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu01.data 152604.585820                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu02.data 152662.731914                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu03.data 152841.670455                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu04.data 153146.461693                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu05.data 152885.307230                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu06.data 152669.335705                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu07.data 152926.415690                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu08.data 152451.802331                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu09.data 152681.428520                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu10.data 152956.187343                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu11.data 153010.049107                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu12.data 152736.696065                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu13.data 152739.642023                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu14.data 152419.590914                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu15.data 153043.724813                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 152791.071400                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu00.data       319848                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu01.data       320090                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu02.data       318230                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu03.data       318218                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu04.data       318463                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu05.data       319295                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu06.data       319048                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu07.data       319464                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu08.data       318320                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu09.data       319390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu10.data       319286                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu11.data       318754                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu12.data       318667                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu13.data       319127                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu14.data       319952                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu15.data       317570                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         5103722                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu00.data  45701061581                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu01.data  45646301875                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu02.data  45399561177                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu03.data  45454790689                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu04.data  45586851630                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu05.data  45622564172                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu06.data  45518366218                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu07.data  45659844462                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu08.data  45345257718                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu09.data  45571021455                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu10.data  45643909232                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu11.data  45585025193                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu12.data  45485474725                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu13.data  45552073740                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu14.data  45567432952                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu15.data  45426395689                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 728765932508                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu00.data     0.121510                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu01.data     0.121609                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu02.data     0.121615                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu03.data     0.121630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu04.data     0.121783                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu05.data     0.121834                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu06.data     0.121800                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu07.data     0.121393                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu08.data     0.121592                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu09.data     0.121336                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu10.data     0.121837                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu11.data     0.121025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu12.data     0.121718                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu13.data     0.121993                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu14.data     0.121458                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu15.data     0.121399                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.121595                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu00.data 142883.687192                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu01.data 142604.585820                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu02.data 142662.731914                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu03.data 142841.670455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu04.data 143146.461693                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu05.data 142885.307230                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu06.data 142669.335705                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu07.data 142926.415690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu08.data 142451.802331                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu09.data 142681.428520                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu10.data 142956.187343                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu11.data 143010.049107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu12.data 142736.696065                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu13.data 142739.642023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu14.data 142419.590914                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu15.data 143043.724813                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 142791.071400                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu00.data      7203662                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu01.data      7203571                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu02.data      7185160                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu03.data      7185605                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu04.data      7179131                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu05.data      7183597                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu06.data      7184863                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu07.data      7201676                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu08.data      7181786                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu09.data      7205914                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu10.data      7181474                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu11.data      7203781                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu12.data      7183575                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu13.data      7182235                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu14.data      7199413                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu15.data      7183192                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         115048635                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu00.data       111221                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu01.data       113081                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu02.data       113785                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu03.data       112984                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu04.data       116165                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu05.data       111652                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu06.data       111966                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu07.data       113378                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu08.data       115103                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu09.data       112204                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu10.data       111388                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu11.data       115480                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu12.data       112016                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu13.data       113003                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu14.data       114898                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu15.data       112155                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1810479                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu00.data  20708497364                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu01.data  20924722783                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu02.data  21022798555                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu03.data  20902224682                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu04.data  21237631542                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu05.data  20563985919                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu06.data  20618739001                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu07.data  21018140597                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu08.data  21044288028                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu09.data  20799620295                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu10.data  20598126483                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu11.data  21106480482                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu12.data  20806922398                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu13.data  20869114805                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu14.data  21281279844                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu15.data  21027870067                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 334530442845                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu00.data      7314883                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu01.data      7316652                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu02.data      7298945                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu03.data      7298589                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu04.data      7295296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu05.data      7295249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu06.data      7296829                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu07.data      7315054                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu08.data      7296889                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu09.data      7318118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu10.data      7292862                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu11.data      7319261                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu12.data      7295591                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu13.data      7295238                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu14.data      7314311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu15.data      7295347                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     116859114                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu00.data     0.015205                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu01.data     0.015455                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu02.data     0.015589                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu03.data     0.015480                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu04.data     0.015923                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu05.data     0.015305                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu06.data     0.015344                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu07.data     0.015499                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu08.data     0.015774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu09.data     0.015332                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu10.data     0.015274                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu11.data     0.015778                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu12.data     0.015354                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu13.data     0.015490                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu14.data     0.015709                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu15.data     0.015373                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.015493                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu00.data 186192.332060                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu01.data 185041.897251                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu02.data 184758.962561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu03.data 185001.634585                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu04.data 182822.980605                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu05.data 184179.288495                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu06.data 184151.787159                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu07.data 185381.119768                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu08.data 182830.056801                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu09.data 185373.251355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu10.data 184922.311946                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu11.data 182771.739539                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu12.data 185749.557188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu13.data 184677.528959                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu14.data 185218.888440                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu15.data 187489.367991                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 184774.550185                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu03.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu07.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu11.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu12.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu00.data       111221                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu01.data       113081                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu02.data       113785                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu03.data       112983                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu04.data       116165                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu05.data       111652                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu06.data       111966                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu07.data       113377                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu08.data       115103                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu09.data       112204                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu10.data       111388                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu11.data       115479                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu12.data       112015                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu13.data       113003                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu14.data       114898                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu15.data       112155                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1810475                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu00.data  19596287364                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu01.data  19793912783                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu02.data  19884948555                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu03.data  19772344682                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu04.data  20075981542                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu05.data  19447465919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu06.data  19499079001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu07.data  19884287097                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu08.data  19893258028                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu09.data  19677580295                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu10.data  19484246483                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu11.data  19951549482                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu12.data  19686625898                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu13.data  19739084805                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu14.data  20132299844                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu15.data  19906320067                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 316425271845                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu00.data     0.015205                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu01.data     0.015455                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu02.data     0.015589                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu03.data     0.015480                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu04.data     0.015923                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu05.data     0.015305                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu06.data     0.015344                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu07.data     0.015499                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu08.data     0.015774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu09.data     0.015332                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu10.data     0.015274                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu11.data     0.015777                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu12.data     0.015354                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu13.data     0.015490                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu14.data     0.015709                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu15.data     0.015373                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.015493                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu00.data 176192.332060                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu01.data 175041.897251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu02.data 174758.962561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu03.data 175002.829470                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu04.data 172822.980605                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu05.data 174179.288495                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu06.data 174151.787159                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu07.data 175382.018372                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu08.data 172830.056801                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu09.data 175373.251355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu10.data 174922.311946                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu11.data 172772.101265                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu12.data 175749.907584                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu13.data 174677.528959                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu14.data 175218.888440                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu15.data 177489.367991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 174774.725884                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu00.data               9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu01.data              10                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu02.data               8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu03.data              12                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu04.data               9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu05.data               8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu06.data              12                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu07.data              12                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu08.data               9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu09.data              13                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu10.data               9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu11.data              12                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu12.data               7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu13.data              11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu14.data              10                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu15.data              11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  162                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu00.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu01.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu06.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu08.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu09.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu10.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu15.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  7                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu00.data        33500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu01.data        34500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu06.data        32000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu08.data        33500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu09.data        29500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu10.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu15.data        33500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        227000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu00.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu01.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu02.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu03.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu04.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu05.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu06.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu07.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu08.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu09.data           14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu10.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu11.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu12.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu13.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu14.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu15.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              169                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu00.data     0.100000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu01.data     0.090909                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu06.data     0.076923                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu08.data     0.100000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu09.data     0.071429                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu10.data     0.100000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu15.data     0.083333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.041420                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu00.data        33500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu01.data        34500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu06.data        32000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu08.data        33500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu09.data        29500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu10.data        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu15.data        33500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 32428.571429                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu00.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu01.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu06.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu08.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu09.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu10.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu15.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              7                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu00.data        23500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu01.data        24500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu06.data        22000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu08.data        23500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu09.data        19500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu10.data        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu15.data        23500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       157000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu00.data     0.100000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu01.data     0.090909                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu06.data     0.076923                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu08.data     0.100000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu09.data     0.071429                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu10.data     0.100000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu15.data     0.083333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.041420                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu00.data        23500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu01.data        24500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu06.data        22000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu08.data        23500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu09.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu10.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu15.data        23500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 22428.571429                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      7849020                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          7849020                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      7849020                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      7849020                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     67788508                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         67788508                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     67788508                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     67788508                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32747.598621                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    323165085                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    6996837                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      46.187311                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     407.208882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.inst      50.284100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.data    2351.053244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.inst      47.240891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.data    2704.919361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.inst      49.161694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.data    1480.173095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.inst      53.434399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.data    1504.904352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.inst      51.656301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.data    1842.720869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.inst      53.398352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.data    1710.380483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.inst      51.751104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.data    1626.468904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.inst      49.641484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.data    2614.567591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.inst      52.441247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.data    1599.947589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.inst      50.797410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.data    2112.056321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.inst      53.152758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.data    1706.170188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.inst      48.688076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.data    3428.783951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.inst      51.809039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.data    1546.630865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.inst      52.187260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.data    1678.857914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.inst      49.932277                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.data    2040.528870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.inst      48.451045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.data    1578.198705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.012427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.inst           0.001535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.data           0.071748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.inst           0.001442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.data           0.082548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.inst           0.001500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.data           0.045171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.inst           0.001631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.data           0.045926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.inst           0.001576                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.data           0.056235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.inst           0.001630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.data           0.052197                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.inst           0.001579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.data           0.049636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.inst           0.001515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.data           0.079790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.inst           0.001600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.data           0.048827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.inst           0.001550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.data           0.064455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.inst           0.001622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.data           0.052068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.inst           0.001486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.data           0.104638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.inst           0.001581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.data           0.047199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.inst           0.001593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.data           0.051235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.inst           0.001524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.data           0.062272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.inst           0.001479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.data           0.048163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  152                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  928                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                26705                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4727                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  256                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 2592318781                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                2592318781                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency::0   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::1   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::2   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::3   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::4   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::5   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::6   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::7   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::8   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::9   0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::10  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::11  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::12  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::13  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::14  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMinLatency::15  0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::0   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::1   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::2   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::3   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::4   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::5   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::6   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::7   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::8   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::9   0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::10  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::11  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::12  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::13  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::14  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency::15  0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        52925                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        52925                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            10915712                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            5759068                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     6976238                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    5778568                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   6976238                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5778568                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 297380                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1160                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       135                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               6976238                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              5778568                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2193549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  975226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  582280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  484300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  533349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  604768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  572663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  465297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  242182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   24967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                 5777408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        52925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     126.194634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    288.589201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        52611     99.41%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047          181      0.34%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           58      0.11%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           20      0.04%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           31      0.06%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           10      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         52925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        52925                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean     109.155824                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean    106.346642                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     21.195793                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-3               2      0.00%      0.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::4-7               3      0.01%      0.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::8-11              5      0.01%      0.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::12-15            19      0.04%      0.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19            29      0.05%      0.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23            48      0.09%      0.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            58      0.11%      0.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            71      0.13%      0.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35           115      0.22%      0.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39           126      0.24%      0.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43           152      0.29%      1.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47           169      0.32%      1.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51           239      0.45%      1.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55           314      0.59%      2.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59           397      0.75%      3.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63           519      0.98%      4.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67           943      1.78%      6.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71          1368      2.58%      8.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75          1075      2.03%     10.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79           855      1.62%     12.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83           911      1.72%     14.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87          1054      1.99%     16.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91          1292      2.44%     18.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95          1516      2.86%     21.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99          1662      3.14%     24.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103         1977      3.74%     28.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107         2451      4.63%     32.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111         2913      5.50%     38.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115         3904      7.38%     45.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119         4499      8.50%     54.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123         7100     13.42%     67.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127        14293     27.01%     94.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131         2836      5.36%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-135           10      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         52925                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                19032320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               446479232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            369828352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1594729354.69677138                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1320948628.43145728                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  279971772500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21950.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu00.inst       248512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu00.data     26365376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu01.inst       249344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu01.data     26505600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu02.inst       248000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu02.data     26511104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu03.inst       249024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu03.data     26448960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu04.inst       248320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu04.data     26668352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu05.inst       246976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu05.data     26357120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu06.inst       250496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu06.data     26363136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu07.inst       245312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu07.data     26523776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu08.inst       249152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu08.data     26551616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu09.inst       251200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu09.data     26392192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu10.inst       244416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu10.data     26363968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu11.inst       248640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu11.data     26648448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu12.inst       249472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu12.data     26377984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu13.inst       245632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu13.data     26437760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu14.inst       248704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu14.data     26611712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu15.inst       247808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu15.data     26348800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    369732608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu00.inst 887632.286095681251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu00.data 94171544.926008433104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu01.inst 890604.014068703167                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu01.data 94672395.386692360044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu02.inst 885803.530419975519                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu02.data 94692054.510206192732                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu03.inst 889461.041771387099                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu03.data 94470089.290067404509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu04.inst 886946.502717291587                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu04.data 95253711.097107321024                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu05.inst 882146.019068564055                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu05.data 94142056.240737676620                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu06.inst 894718.714339041035                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu06.data 94163544.119927227497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu07.inst 876202.563122520340                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu07.data 94737316.213179901242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu08.inst 889918.230690313503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu08.data 94836754.803046405315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu09.inst 897233.253393136547                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu09.data 94267326.004523530602                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu10.inst 873002.240690035280                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu10.data 94166515.847900241613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu11.inst 888089.475014607771                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu11.data 95182618.220214262605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu12.inst 891061.202987629571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu12.data 94216578.034522697330                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu13.inst 877345.535419836408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu13.data 94430085.259661346674                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu14.inst 888318.069474070915                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu14.data 95051405.000482365489                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu15.inst 885117.747041585855                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu15.data 94112338.961007460952                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1320606651.120100259781                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu00.inst         3883                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu00.data       431068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu01.inst         3896                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu01.data       433171                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu02.inst         3875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu02.data       432015                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu03.inst         3891                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu03.data       431200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu04.inst         3880                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu04.data       434628                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu05.inst         3859                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu05.data       430947                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu06.inst         3914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu06.data       431013                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu07.inst         3833                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu07.data       432841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu08.inst         3893                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu08.data       433422                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu09.inst         3926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu09.data       431593                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu10.inst         3819                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu10.data       430673                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu11.inst         3885                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu11.data       434233                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu12.inst         3899                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu12.data       430682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu13.inst         3838                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu13.data       432129                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu14.inst         3886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu14.data       434850                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu15.inst         3872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu15.data       429724                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5778568                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu00.inst    510804845                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu00.data  47375922453                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu01.inst    513036807                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu01.data  47436306781                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu02.inst    587118856                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu02.data  47314094740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu03.inst    575854895                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu03.data  47290239661                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu04.inst    492843686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu04.data  47589813276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu05.inst    580103603                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu05.data  47169434967                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu06.inst    580044610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu06.data  47103052949                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu07.inst    484458379                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu07.data  47551890737                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu08.inst    559428922                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu08.data  47220256000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu09.inst    520125181                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu09.data  47309910595                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu10.inst    581539153                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu10.data  47234781133                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu11.inst    503226511                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu11.data  47482463503                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu12.inst    582628138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu12.data  47261889172                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu13.inst    571364412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu13.data  47329375675                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu14.inst    474940585                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu14.data  47628769753                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu15.inst    519620111                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu15.data  47462668046                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 121681235725433                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu00.inst    131549.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu00.data    109903.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu01.inst    131682.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu01.data    109509.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu02.inst    151514.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu02.data    109519.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu03.inst    147996.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu03.data    109671.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu04.inst    127021.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu04.data    109495.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu05.inst    150324.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu05.data    109455.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu06.inst    148197.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu06.data    109284.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu07.inst    126391.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu07.data    109859.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu08.inst    143701.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu08.data    108947.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu09.inst    132482.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu09.data    109616.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu10.inst    152275.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu10.data    109676.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu11.inst    129530.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu11.data    109347.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu12.inst    149430.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu12.data    109737.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu13.inst    148870.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu13.data    109526.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu14.inst    122218.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu14.data    109529.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu15.inst    134199.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu15.data    110449.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  21057333.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.network                      6372469                       # amount of network packets in memory ctrl (Count)
system.mem_ctrls.cpu                          6382472                       # amount of cpu packets in memory ctrl (Count)
system.mem_ctrls.mempktNetwork                      0                       # amount of packet that come from network which split to mempkt (Count)
system.mem_ctrls.mempktCpu                   12456266                       # amount of packet that come from cpu which split to mempkt (Count)
system.mem_ctrls.pktNetWork::0                      0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::1                 797751                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::2                      0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::3                 796288                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::4                      0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::5                 795701                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::6                      0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::7                 797325                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::8                      0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::9                 795416                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::10                     0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::11                798669                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::12                     0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::13                798054                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::14                     0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::15                793265                       # amount packet come from cpu (Count)
system.mem_ctrls.pktNetWork::16                     0                       # amount packet come from cpu (Count)
system.mem_ctrls.pktCpus::0                    794415                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::1                         0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::2                    797819                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::3                         0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::4                    802776                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::5                         0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::6                    795519                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::7                         0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::8                    800405                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::9                         0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::10                   794983                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::11                        0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::12                   794853                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::13                        0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::14                   801702                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::15                        0                       # amount packet come from network (Count)
system.mem_ctrls.pktCpus::16                        0                       # amount packet come from network (Count)
system.mem_ctrls.selectedHit                  6678858                       # selected to dram hit (Count)
system.mem_ctrls.selectedMiss                  707753                       # selected to dram miss (Count)
system.mem_ctrls.dram.bytesRead::cpu00.inst       248512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu00.data     27588352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.inst       249344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.data     27722944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.inst       248000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.data     27648960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.inst       249024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.data     27596800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.inst       248320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.data     27816192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.inst       246976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.data     27580608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.inst       250496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.data     27584832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.inst       245312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.data     27701824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.inst       249152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.data     27739008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.inst       251264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.data     27621952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.inst       244416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.data     27563072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.inst       248640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.data     27790912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.inst       249536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.data     27563648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.inst       245632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.data     27656256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.inst       248704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.data     27830400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.inst       247808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.data     27502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      446479232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu00.inst       248512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu01.inst       249344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu02.inst       248000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu03.inst       249024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu04.inst       248320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu05.inst       246976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu06.inst       250496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu07.inst       245312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu08.inst       249152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu09.inst       251264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu10.inst       244416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu11.inst       248640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu12.inst       249536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu13.inst       245632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu14.inst       248704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu15.inst       247808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      3971136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    369828352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    369828352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu00.inst         3883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu00.data       431068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.inst         3896                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.data       433171                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.inst         3875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.data       432015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.inst         3891                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.data       431200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.inst         3880                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.data       434628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.inst         3859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.data       430947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.inst         3914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.data       431013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.inst         3833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.data       432841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.inst         3893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.data       433422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.inst         3926                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.data       431593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.inst         3819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.data       430673                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.inst         3885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.data       434233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.inst         3899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.data       430682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.inst         3838                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.data       432129                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.inst         3886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.data       434850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.inst         3872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.data       429724                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         6976238                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      5778568                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        5778568                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu00.inst       887632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu00.data     98539756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.inst       890604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.data     99020491                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.inst       885804                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.data     98756235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.inst       889461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.data     98569931                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.inst       886947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.data     99353553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.inst       882146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.data     98512097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.inst       894719                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.data     98527184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.inst       876203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.data     98945054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.inst       889918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.data     99077868                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.inst       897462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.data     98659769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.inst       873002                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.data     98449462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.inst       888089                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.data     99263258                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.inst       891290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.data     98451519                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.inst       877346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.data     98782295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.inst       888318                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.data     99404301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.inst       885118                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.data     98232525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1594729355                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu00.inst       887632                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu01.inst       890604                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu02.inst       885804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu03.inst       889461                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu04.inst       886947                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu05.inst       882146                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu06.inst       894719                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu07.inst       876203                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu08.inst       889918                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu09.inst       897462                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu10.inst       873002                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu11.inst       888089                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu12.inst       891290                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu13.inst       877346                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu14.inst       888318                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu15.inst       885118                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      14184058                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1320948628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1320948628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1320948628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.inst       887632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.data     98539756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.inst       890604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.data     99020491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.inst       885804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.data     98756235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.inst       889461                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.data     98569931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.inst       886947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.data     99353553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.inst       882146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.data     98512097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.inst       894719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.data     98527184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.inst       876203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.data     98945054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.inst       889918                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.data     99077868                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.inst       897462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.data     98659769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.inst       873002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.data     98449462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.inst       888089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.data     99263258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.inst       891290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.data     98451519                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.inst       877346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.data     98782295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.inst       888318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.data     99404301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.inst       885118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.data     98232525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2915677983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              6678858                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5777072                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.networkPack                   0                       # amount of network packets (Count)
system.mem_ctrls.dram.cpuPack                       0                       # amount of cpu packets (Count)
system.mem_ctrls.dram.perBankRdBursts::0       415385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       424131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       415761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       427378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       414775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       410237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       421547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       414848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       422561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       423767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       413037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       411331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       421315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       410347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       415776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       416662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       358377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       368144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       362343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       369173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       359273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       352760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       362353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       358888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       365159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       367967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       361563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       356240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       362279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       354761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       360277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       357515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            641169420635                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           33394290000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       766398008135                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                95999.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          114749.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3848565                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3442242                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           59.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      5165109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   154.338982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   121.886024                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   124.850475                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      2271352     43.97%     43.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      2022337     39.15%     83.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       550271     10.65%     93.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       162083      3.14%     96.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        90470      1.75%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        35734      0.69%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        17050      0.33%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6969      0.13%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8843      0.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      5165109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             427446912                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          369732608                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1526.749934                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1320.606651                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               58.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     18473757540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      9819008430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    23876602680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   15092643420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 22100610480.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 125003599200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2242978560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  216609200310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   773.682235                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4779282505                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9348820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 265843687495                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     18405220680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      9782580225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    23810443440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   15063672420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 22100610480.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 124879076430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2347839840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  216389443515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   772.897311                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5053506511                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9348820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 265569463489                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.iterSched.turnrr_all        16780630                       # amount of times that scheduler decide turnaround policy (Count)
system.mem_ctrls.iterSched.turnToR_cooldown        44716                       # times that switch to read by cool down method (Count)
system.mem_ctrls.iterSched.turnToR_lower         8209                       # times that switch to read due to lower thredshold (Count)
system.mem_ctrls.iterSched.turnToR_noWrite            0                       # times that switch to read due to lack of write request (Count)
system.mem_ctrls.iterSched.turnToW_exceed        52925                       # times that switch to write due to exceed of write request (Count)
system.mem_ctrls.iterSched.readStages.selectedByRR     10456457                       # amount of times that scheduler select by using rubin (Count)
system.mem_ctrls.iterSched.readStages.selectedBySJF     10463581                       # amount of times that scheduler select by using short job first (Count)
system.mem_ctrls.iterSched.readStages.selectedByS1MF            0                       # amount of times that scheduler select by using stage1 max first (Count)
system.mem_ctrls.iterSched.readStages.dramChooseHit      6678858                       # number of times that dram is ready in all selected batch when scheduler need to select (Count)
system.mem_ctrls.iterSched.readStages.dramChoosemiss       707753                       # number of time that dram is not ready in all selected batch when scheduler need to select (Count)
system.mem_ctrls.iterSched.readStages.amountPkt      1650416                       # amount of packet that get throught  stage1 (Count)
system.mem_ctrls.iterSched.readStages.amountBypass      5028442                       # amount of packet that get bypass to stage3 (Count)
system.mem_ctrls.iterSched.readStages.serveByWriteQ            0                       # amount of memory packet that is serve by write queue (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::0       101149                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::1       101633                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::2        99143                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::3        99244                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::4       101129                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::5        99691                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::6        99494                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::7       101706                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::8       100121                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::9       101108                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::10        99403                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::11       101513                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::12        99471                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::13        99585                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::14       101757                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.batchExpire::15        98833                       # number of expire batch (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::0            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::1            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::2            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::3            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::4            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::5            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::6            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::7            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::8            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::9            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::10            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::11            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::12            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::13            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::14            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.exceedStage1::15            0                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::0            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::1            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::2            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::3            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::4            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::5            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::6            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::7            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::8            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::9            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::10            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::11            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::12            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::13            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::14            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.lowerStage1::15            0                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::0         6676                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::1         8377                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::2         4587                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::3         4494                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::4         4750                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::5         4488                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::6         4671                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::7         7509                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::8         4510                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::9         6409                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::10         4493                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::11        11911                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::12         4644                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::13         4450                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::14         6904                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.exploitBatch::15         4961                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::0        97238                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::1        96580                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::2        97026                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::3        97302                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::4        98897                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::5        97765                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::6        97535                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::7        97326                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::8        98178                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::9        97392                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::10        97534                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::11        94102                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::12        97414                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::13        97787                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::14        97829                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.startNewBatch::15        96677                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::samples      1556582                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::mean     1.060170                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::gmean     1.041943                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::stdev     0.247118                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::1      1466160     94.19%     94.19% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::2        87462      5.62%     99.81% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::3         2682      0.17%     99.98% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::4          278      0.02%    100.00% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.batchedSize::total      1556582                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::samples      6678858                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::mean     1.919586                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::gmean     1.452988                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::stdev     1.904833                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::0            0      0.00%      0.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::1      4783049     71.61%     71.61% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::2       487325      7.30%     78.91% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::3       412260      6.17%     85.08% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::4       347474      5.20%     90.29% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::5       231044      3.46%     93.75% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::6       124787      1.87%     95.61% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::7        84115      1.26%     96.87% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::8        73118      1.09%     97.97% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::9        58391      0.87%     98.84% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::10        37298      0.56%     99.40% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::11        24410      0.37%     99.77% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::12        11644      0.17%     99.94% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::13         3402      0.05%     99.99% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::14          502      0.01%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::15           39      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_hitDBG::total      6678858                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::samples       707753                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::mean     0.055447                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::gmean            0                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::stdev     0.420107                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::0       689472     97.42%     97.42% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::1         8313      1.17%     98.59% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::2         5033      0.71%     99.30% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::3         2257      0.32%     99.62% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::4         1000      0.14%     99.76% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::5          643      0.09%     99.85% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::6          522      0.07%     99.93% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::7          358      0.05%     99.98% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::8          155      0.02%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::9            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::10            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::11            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::12            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::13            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::14            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::15            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.selStage3_missDBG::total       707753                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::samples      6976238                       # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::mean     1.643859                       # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::gmean            0                       # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::stdev     2.478950                       # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::0-3      5747311     82.38%     82.38% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::4-7      1040943     14.92%     97.31% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::8-11       146861      2.11%     99.41% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::12-15        22407      0.32%     99.73% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::16-19         6314      0.09%     99.82% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::20-23         4268      0.06%     99.88% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::24-27         2839      0.04%     99.92% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::28-31         2125      0.03%     99.95% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::32-35         1472      0.02%     99.98% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::36-39          738      0.01%     99.99% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::40-43          544      0.01%     99.99% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::44-47          181      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::48-51           89      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::52-55           66      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::56-59           14      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::60-63           14      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::64-67           36      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::68-71            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::72-75            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::76-79            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::80-83            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::84-87            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::88-91            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::92-95            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::96-99            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::100-103            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::104-107            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::108-111            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::112-115           16      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::116-119            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::120-123            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::124-127            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::128-131            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::132-135            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::136-139            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::140-143            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::144-147            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::148-151            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::152-155            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::156-159            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::160-163            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::164-167            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::168-171            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::172-175            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::176-179            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::180-183            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::184-187            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::188-191            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::192-195            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::196-199            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.readStages.MPKC_val::total      6976238                       # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.selectedByRR            0                       # amount of times that scheduler select by using rubin (Count)
system.mem_ctrls.iterSched.writeStages.selectedBySJF            0                       # amount of times that scheduler select by using short job first (Count)
system.mem_ctrls.iterSched.writeStages.selectedByS1MF      1926720                       # amount of times that scheduler select by using stage1 max first (Count)
system.mem_ctrls.iterSched.writeStages.dramChooseHit      5777072                       # number of times that dram is ready in all selected batch when scheduler need to select (Count)
system.mem_ctrls.iterSched.writeStages.dramChoosemiss           93                       # number of time that dram is not ready in all selected batch when scheduler need to select (Count)
system.mem_ctrls.iterSched.writeStages.amountPkt      5777408                       # amount of packet that get throught  stage1 (Count)
system.mem_ctrls.iterSched.writeStages.amountBypass            0                       # amount of packet that get bypass to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.serveByWriteQ       297380                       # amount of memory packet that is serve by write queue (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::0    274786420                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::1    274741436                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::2    274962303                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::3    275035406                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::4    274925878                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::5    275200865                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::6    274990973                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::7    274887538                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::8    274881487                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::9    274934109                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::10    275216753                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::11    274779620                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::12    275267478                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::13    275124481                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::14    274969029                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.batchExpire::15    275132815                       # number of expire batch (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::0         2768                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::1         2934                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::2         3153                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::3         3131                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::4         3226                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::5         3149                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::6         3259                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::7         3387                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::8         3369                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::9         3331                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::10         3427                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::11         3889                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::12         3640                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::13         3762                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::14         3899                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.exceedStage1::15         3869                       # for write queue, count if the req over stage1 exceed rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::0      4948634                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::1       436808                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::2       152878                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::3        63878                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::4        40630                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::5        25111                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::6        17106                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::7        13802                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::8        10525                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::9         9983                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::10         8127                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::11         7427                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::12         6268                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::13         5743                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::14         6728                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.lowerStage1::15         5414                       # for write queue, count if the req below stage1 min rate (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::0       239299                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::1       238079                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::2       244286                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::3       244021                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::4       241415                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::5       243464                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::6       243762                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::7       237902                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::8       243047                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::9       240543                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::10       243645                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::11       234792                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::12       244440                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::13       244077                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::14       241208                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.exploitBatch::15       243782                       # amount of packet that can tie within the last of fifo stage (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::0       120046                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::1       122533                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::2       117576                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::3       117134                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::4       122783                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::5       117368                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::6       116743                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::7       122682                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::8       119967                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::9       119249                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::10       116773                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::11       125677                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::12       115716                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::13       117912                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::14       121684                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.startNewBatch::15       115803                       # amount of packet that must assign new batch number (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::samples      1909555                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::mean     3.007765                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::gmean     2.394544                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::stdev     2.447154                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::1       549745     28.79%     28.79% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::2       277402     14.53%     43.32% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::3       559732     29.31%     72.63% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::4       199045     10.42%     83.05% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::5       240403     12.59%     95.64% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::6        12415      0.65%     96.29% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::7         7385      0.39%     96.68% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::8         6798      0.36%     97.03% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::9         6490      0.34%     97.37% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::10         6061      0.32%     97.69% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::11         6350      0.33%     98.02% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::12         6048      0.32%     98.34% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::13         5485      0.29%     98.63% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::14         4976      0.26%     98.89% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::15         4580      0.24%     99.13% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::16         3651      0.19%     99.32% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::17         3222      0.17%     99.49% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::18         2686      0.14%     99.63% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::19         1980      0.10%     99.73% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::20         1655      0.09%     99.82% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::21         1234      0.06%     99.88% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::22          882      0.05%     99.93% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::23          538      0.03%     99.96% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::24          358      0.02%     99.98% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::25          197      0.01%     99.99% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::26          111      0.01%     99.99% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::27           58      0.00%    100.00% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::28           26      0.00%    100.00% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::29           38      0.00%    100.00% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::30            4      0.00%    100.00% # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.batchedSize::total      1909555                       # batch size in stage1 before picked to stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::samples      5777072                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::mean    12.723726                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::gmean    12.108369                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::stdev     3.433736                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::0-1         3344      0.06%      0.06% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::2-3        45148      0.78%      0.84% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::4-5       155323      2.69%      3.53% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::6-7       348139      6.03%      9.55% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::8-9       612242     10.60%     20.15% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::10-11       761804     13.19%     33.34% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::12-13       854873     14.80%     48.14% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::14-15      1036873     17.95%     66.08% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::16-17      1959326     33.92%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::18-19            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::20-21            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::22-23            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::24-25            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::26-27            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::28-29            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::30-31            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_hitDBG::total      5777072                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::samples           93                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::mean     4.236559                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::gmean     3.749305                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::stdev     1.873139                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::0            0      0.00%      0.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::1            6      6.45%      6.45% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::2           15     16.13%     22.58% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::3           11     11.83%     34.41% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::4           21     22.58%     56.99% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::5           16     17.20%     74.19% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::6           10     10.75%     84.95% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::7           11     11.83%     96.77% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::8            3      3.23%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::9            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::10            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::11            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::12            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::13            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::14            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::15            0      0.00%    100.00% # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.selStage3_missDBG::total           93                       # incase stage3 selection is hit so sample stage3 (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::samples      5782174                       # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::mean     1.125198                       # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::gmean            0                       # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::stdev     1.828303                       # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::0-3      5244578     90.70%     90.70% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::4-7       513412      8.88%     99.58% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::8-11         7897      0.14%     99.72% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::12-15         4023      0.07%     99.79% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::16-19         2704      0.05%     99.83% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::20-23         4079      0.07%     99.91% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::24-27         3401      0.06%     99.96% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::28-31          948      0.02%     99.98% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::32-35          466      0.01%     99.99% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::36-39          291      0.01%     99.99% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::40-43          207      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::44-47          103      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::48-51           16      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::52-55           20      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::56-59           14      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::60-63            3      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::64-67            1      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::68-71            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::72-75            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::76-79            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::80-83            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::84-87            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::88-91            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::92-95            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::96-99            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::100-103            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::104-107            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::108-111            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::112-115           11      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::116-119            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::120-123            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::124-127            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::128-131            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::132-135            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::136-139            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::140-143            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::144-147            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::148-151            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::152-155            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::156-159            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::160-163            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::164-167            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::168-171            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::172-175            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::176-179            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::180-183            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::184-187            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::188-191            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::192-195            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::196-199            0      0.00%    100.00% # MPKC value (Count)
system.mem_ctrls.iterSched.writeStages.MPKC_val::total      5782174                       # MPKC value (Count)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1872524                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5778568                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1162966                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                15                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            5103714                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           5103714                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1872524                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     20894025                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     20894025                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                20894025                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    816307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    816307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                816307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6976253                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6976253    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6976253                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy        38388745384                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        37177442985                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       13917922                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6941803                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          124712603                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     73567076                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      7849061                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         92228825                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              169                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             169                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          41972974                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         41972974                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        7853490                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     116859114                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port      2498982                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port     29841484                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port      2499006                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port     29846319                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port        20350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port     29746953                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port        24358                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port     29744585                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port        21187                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port     29730887                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port      1873578                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port     29747940                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port       948800                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port     29748844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port      2498499                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port     29840126                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port       948980                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port     29744473                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port      2502774                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port     29851182                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port      1873919                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port     29740381                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port      3422906                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port     29859140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port       956619                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port     29740972                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port        19900                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port     29733543                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port      3426250                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port     29845699                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port        19716                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port     29733818                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              500052170                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port    106617024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port    909102912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port    106618112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port    906324352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port       862144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port    906463872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port      1033088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port    906709056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port       897920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port    902903104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port     79933184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port    904376960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port     40475904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port    907280128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port    106596416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port    909144768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port     40483712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port    906624512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port    106778752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port    903750080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port     79947584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port    906844736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port    146037696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port    909318976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port     40809536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port    903485248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port       842880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port    908140416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port    146180480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port    909728256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port       834944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port    903520768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             15508667520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         6964285                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 369842176                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         174045975                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.229523                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.420527                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               134098481     77.05%     77.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                39947438     22.95%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      56      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::37                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::38                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::39                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::40                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::41                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::42                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::43                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::44                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::45                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::46                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::47                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::48                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::49                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::50                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::51                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::52                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::53                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::54                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::55                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::56                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::57                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::58                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::59                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::60                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::61                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::62                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::63                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::64                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           174045975                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 279971790000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       243078880709                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1298070859                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       15284237347                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy         12817980                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy      15249193309                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy         11071796                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy      15228044976                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy        974516727                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy      15234465931                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy        492853086                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy      15236254394                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy       1297796930                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy      15283902457                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer32.occupancy        493031897                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer33.occupancy      15233635974                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer36.occupancy       1300123035                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer37.occupancy      15288768290                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer37.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy        1298303904                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer40.occupancy        974668299                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer41.occupancy      15230977357                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer41.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer44.occupancy       1778323526                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer45.occupancy      15293619066                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer48.occupancy        496934737                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer49.occupancy      15231872329                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer49.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy       15288569260                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer52.occupancy         10465234                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer53.occupancy      15228921000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer53.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer56.occupancy       1780386723                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer57.occupancy      15287072539                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer57.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer60.occupancy         10406671                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer61.occupancy      15229708704                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer61.utilization            0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy          10675249                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy       15235543307                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     334131837                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    167031860                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests     39941554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           24060                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        24004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           56                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
