# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCD_to7seg.srcs/sources_1/new/bcd_to7seg.vhd" \
"../../../../BCD_to7seg.srcs/sim_1/new/sim_7seg.vhd" \

# Do not sort compile order
nosort
