// Seed: 2650551935
module module_0 ();
  wire id_2;
  wire id_3, id_4;
  wire id_5;
  wor  id_6 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1
);
  wire id_3, id_4;
  module_0();
  wire id_5;
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1,
    output tri0  id_2
);
  always @(posedge 1) begin
    $display(1 * id_1 + 1, id_1);
    id_0 <= id_1;
  end
  wire id_4;
  module_0();
  assign id_0 = 1'd0;
endmodule
