{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528654266250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528654266250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 02:11:06 2018 " "Processing started: Mon Jun 11 02:11:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528654266250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528654266250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528654266250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528654267195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port_adapter.v 2 2 " "Found 2 design units, including 2 entities, in source file source/out_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_adapter " "Found entity 1: out_port_adapter" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267292 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port_adapter " "Found entity 1: in_port_adapter" {  } { { "source/in_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/in_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halffre.v 1 1 " "Found 1 design units, including 1 entities, in source file halffre.v" { { "Info" "ISGN_ENTITY_NAME" "1 halffre " "Found entity 1: halffre" {  } { { "halffre.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/halffre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer " "Elaborating entity \"sc_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528654267645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_adapter out_port_adapter:output_adapter " "Elaborating entity \"out_port_adapter\" for hierarchy \"out_port_adapter:output_adapter\"" {  } { { "source/sc_computer.bdf" "output_adapter" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 208 1360 1560 352 "output_adapter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(8) " "Verilog HDL assignment warning at out_port_adapter.v(8): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(9) " "Verilog HDL assignment warning at out_port_adapter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(10) " "Verilog HDL assignment warning at out_port_adapter.v(10): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(11) " "Verilog HDL assignment warning at out_port_adapter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(12) " "Verilog HDL assignment warning at out_port_adapter.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(13) " "Verilog HDL assignment warning at out_port_adapter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267650 "|sc_computer|out_port_adapter:output_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_adapter:output_adapter\|sevenseg:h0 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_adapter:output_adapter\|sevenseg:h0\"" {  } { { "source/out_port_adapter.v" "h0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_datamem:datamem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_datamem:datamem\"" {  } { { "source/sc_computer.bdf" "datamem" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 144 1040 1280 352 "datamem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writ_datamem_enable sc_datamem.v(19) " "Verilog HDL or VHDL warning at sc_datamem.v(19): object \"writ_datamem_enable\" assigned a value but never read" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528654267668 "|sc_computer|sc_datamem:datamem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_io_output_reg_enable sc_datamem.v(19) " "Verilog HDL or VHDL warning at sc_datamem.v(19): object \"write_io_output_reg_enable\" assigned a value but never read" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528654267668 "|sc_computer|sc_datamem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_datamem:datamem\|mux2x32:mem_io_dataout_mux " "Elaborating entity \"mux2x32\" for hierarchy \"sc_datamem:datamem\|mux2x32:mem_io_dataout_mux\"" {  } { { "source/sc_datamem.v" "mem_io_dataout_mux" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_datamem:datamem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem.v" "dram" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_datamem.mif " "Parameter \"init_file\" = \"./source/test_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267769 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528654267769 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_fgm1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528654267865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgm1 " "Found entity 1: altsyncram_fgm1" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_fgm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654267867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654267867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgm1 sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated " "Elaborating entity \"altsyncram_fgm1\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_cpu:cpu\"" {  } { { "source/sc_computer.bdf" "cpu" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 80 680 864 192 "cpu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halffre halffre:clock " "Elaborating entity \"halffre\" for hierarchy \"halffre:clock\"" {  } { { "source/sc_computer.bdf" "clock" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 80 224 344 160 "clock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 halffre.v(7) " "Verilog HDL assignment warning at halffre.v(7): truncated value with size 32 to match size of target (1)" {  } { { "halffre.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/halffre.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528654267974 "|sc_computer|halffre:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_instmem:instmem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_instmem:instmem\"" {  } { { "source/sc_computer.bdf" "instmem" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 160 448 632 272 "instmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_instmem:instmem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_instmem.mif " "Parameter \"init_file\" = \"./source/test_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654267998 ""}  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528654267998 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_22j1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528654268094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22j1 " "Found entity 1: altsyncram_22j1" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_22j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654268096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654268096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22j1 sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated " "Elaborating entity \"altsyncram_22j1\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654268098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port_adapter in_port_adapter:input_adapter " "Elaborating entity \"in_port_adapter\" for hierarchy \"in_port_adapter:input_adapter\"" {  } { { "source/sc_computer.bdf" "input_adapter" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 384 752 936 496 "input_adapter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654268105 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod0\"" {  } { { "source/out_port_adapter.v" "Mod0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654271992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod1\"" {  } { { "source/out_port_adapter.v" "Mod1" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654271992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod2\"" {  } { { "source/out_port_adapter.v" "Mod2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654271992 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Div2\"" {  } { { "source/out_port_adapter.v" "Div2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654271992 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528654271992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Mod0\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654272084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Mod0 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272084 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528654272084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654272177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654272177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654272213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654272213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654272271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654272271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Mod2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654272314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Mod2 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272314 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528654272314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Div2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654272332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Div2 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528654272333 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528654272333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528654272418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528654272418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528654274932 "|sc_computer|hex3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528654274932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528654276795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528654279046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528654279046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3344 " "Implemented 3344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528654279509 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528654279509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3226 " "Implemented 3226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528654279509 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528654279509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528654279509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528654279586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 02:11:19 2018 " "Processing ended: Mon Jun 11 02:11:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528654279586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528654279586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528654279586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528654279586 ""}
