<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\3_bit_counter\src\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\3_bit_counter\src\gowin_osc\gowin_osc.v<br>
C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\3_bit_counter\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\3_bit_counter\src\jk_flipflop.v<br>
C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\3_bit_counter\src\main.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun  7 18:55:10 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 265.934MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 265.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 265.934MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 265.934MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.108s, Elapsed time = 0h 0m 0.127s, Peak memory usage = 265.934MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3(3 LUT, 0 ALU) / 8640</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>jk_flipflop_0/led_d[5]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>Q1/Q_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>jk_flipflop_1/led_d[4]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>Q2/Q_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>26.667</td>
<td>37.500</td>
<td>0.000</td>
<td>13.333</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>26.667</td>
<td>37.500</td>
<td>0.000</td>
<td>13.333</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>266.667</td>
<td>3.750</td>
<td>0.000</td>
<td>133.333</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>clkDiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2133.333</td>
<td>0.469</td>
<td>0.000</td>
<td>1066.667</td>
<td>pll/rpll_inst/CLKOUTD</td>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>clkDiv1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>9</td>
<td>clkDiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>17066.668</td>
<td>0.059</td>
<td>0.000</td>
<td>8533.334</td>
<td>clkDiv1/clkdiv_inst/CLKOUT</td>
<td>clkDiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>clkDiv3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>136533.344</td>
<td>0.007</td>
<td>0.000</td>
<td>68266.672</td>
<td>clkDiv2/clkdiv_inst/CLKOUT</td>
<td>clkDiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>11</td>
<td>clkDiv4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1092266.750</td>
<td>0.001</td>
<td>0.000</td>
<td>546133.375</td>
<td>clkDiv3/clkdiv_inst/CLKOUT</td>
<td>clkDiv3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>clkDiv5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8738134.000</td>
<td>0.000</td>
<td>0.000</td>
<td>4369067.000</td>
<td>clkDiv4/clkdiv_inst/CLKOUT</td>
<td>clkDiv4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv5/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>13</td>
<td>clkDiv6/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>69905072.000</td>
<td>0.000</td>
<td>0.000</td>
<td>34952536.000</td>
<td>clkDiv5/clkdiv_inst/CLKOUT</td>
<td>clkDiv5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv6/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>clkDiv7/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>559240576.000</td>
<td>0.000</td>
<td>0.000</td>
<td>279620288.000</td>
<td>clkDiv6/clkdiv_inst/CLKOUT</td>
<td>clkDiv6/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkDiv7/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>jk_flipflop_1/led_d[4]</td>
<td>50.000(MHz)</td>
<td>262.444(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q2/n9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q2/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jk_flipflop_1/led_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jk_flipflop_0/led_d[5][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>jk_flipflop_1/led_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>Q2/Q_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Q2/n9_s2/I0</td>
</tr>
<tr>
<td>11.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Q2/n9_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Q2/Q_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>jk_flipflop_0/led_d[5]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>Q1/Q_s0/Q</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Q2/Q_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Q2/Q_s0</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Q2/Q_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.032, 34.960%; route: 0.960, 32.520%; tC2Q: 0.960, 32.520%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q3/Q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q3/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jk_flipflop_1/led_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jk_flipflop_1/led_d[4][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>jk_flipflop_1/led_d[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>Q2/Q_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Q3/Q_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>Q3/Q_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Q3/n9_s2/I0</td>
</tr>
<tr>
<td>3.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Q3/n9_s2/F</td>
</tr>
<tr>
<td>4.136</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Q3/Q_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>jk_flipflop_1/led_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>Q2/Q_s0/Q</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Q3/Q_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Q3/Q_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.032, 30.261%; route: 1.920, 56.299%; tC2Q: 0.458, 13.440%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
