

================================================================
== Vitis HLS Report for 'sortList_Pipeline_occurence_loop'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.585 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- occurence_loop  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 8 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph19"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V_3 = load i12 %i_V"   --->   Operation 14 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln43 = icmp_eq  i12 %i_V_3, i12 2048" [../include/madCpt.hpp:43]   --->   Operation 15 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.54ns)   --->   "%i_V_4 = add i12 %i_V_3, i12 1"   --->   Operation 17 'add' 'i_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split6, void %.lr.ph14.preheader.exitStub" [../include/madCpt.hpp:43]   --->   Operation 18 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %i_V_3"   --->   Operation 19 'zext' 'zext_ln587' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i16 %data, i64 0, i64 %zext_ln587" [../include/madCpt.hpp:45]   --->   Operation 20 'getelementptr' 'data_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:45]   --->   Operation 21 'load' 'num_V' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_4, i12 %i_V"   --->   Operation 22 'store' 'store_ln885' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.14>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:45]   --->   Operation 23 'load' 'num_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1541 = trunc i16 %num_V"   --->   Operation 24 'trunc' 'trunc_ln1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%ret = sub i11 %trunc_ln1541, i11 %trunc_ln_read"   --->   Operation 25 'sub' 'ret' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i11 %ret"   --->   Operation 26 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%count_V_addr = getelementptr i16 %count_V, i64 0, i64 %zext_ln587_1"   --->   Operation 27 'getelementptr' 'count_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 28 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr"   --->   Operation 29 'load' 'count_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 30 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln587_1"   --->   Operation 30 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln587 = store i64 %zext_ln587_1, i64 %reuse_addr_reg"   --->   Operation 31 'store' 'store_ln587' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [../include/madCpt.hpp:43]   --->   Operation 32 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../include/madCpt.hpp:43]   --->   Operation 33 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 34 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr"   --->   Operation 35 'load' 'count_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %count_V_load"   --->   Operation 36 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln885 = add i16 %reuse_select, i16 1"   --->   Operation 37 'add' 'add_ln885' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln885 = store i16 %add_ln885, i11 %count_V_addr"   --->   Operation 38 'store' 'store_ln885' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln885 = store i16 %add_ln885, i16 %reuse_reg"   --->   Operation 39 'store' 'store_ln885' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph19"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i.V') [6]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [13]  (0 ns)
	'getelementptr' operation ('data_addr', ../include/madCpt.hpp:45) [22]  (0 ns)
	'load' operation ('num.V', ../include/madCpt.hpp:45) on array 'data' [23]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 8.15ns
The critical path consists of the following:
	'load' operation ('num.V', ../include/madCpt.hpp:45) on array 'data' [23]  (3.25 ns)
	'sub' operation ('ret') [25]  (1.64 ns)
	'getelementptr' operation ('count_V_addr') [27]  (0 ns)
	'load' operation ('count_V_load') on array 'count_V' [30]  (3.25 ns)

 <State 3>: 8.58ns
The critical path consists of the following:
	'load' operation ('count_V_load') on array 'count_V' [30]  (3.25 ns)
	'select' operation ('reuse_select') [32]  (0 ns)
	'add' operation ('add_ln885') [33]  (2.08 ns)
	'store' operation ('store_ln885') of variable 'add_ln885' on array 'count_V' [34]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
