// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="computeS2,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.198500,HLS_SYN_LAT=25442976,HLS_SYN_TPT=8388741,HLS_SYN_MEM=124,HLS_SYN_DSP=0,HLS_SYN_FF=6572,HLS_SYN_LUT=20842,HLS_VERSION=2018_2}" *)

module computeS2 (
        input1_V_V_TDATA,
        inputGrp_V_V_TDATA,
        outputGrp_V_V_TDATA,
        s2_out_V_V_TDATA,
        ap_clk,
        ap_rst_n,
        inputGrp_V_V_TVALID,
        inputGrp_V_V_TREADY,
        input1_V_V_TVALID,
        input1_V_V_TREADY,
        outputGrp_V_V_TVALID,
        outputGrp_V_V_TREADY,
        ap_done,
        s2_out_V_V_TVALID,
        s2_out_V_V_TREADY,
        ap_start,
        ap_ready,
        ap_idle
);


input  [63:0] input1_V_V_TDATA;
input  [63:0] inputGrp_V_V_TDATA;
output  [63:0] outputGrp_V_V_TDATA;
output  [63:0] s2_out_V_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   inputGrp_V_V_TVALID;
output   inputGrp_V_V_TREADY;
input   input1_V_V_TVALID;
output   input1_V_V_TREADY;
output   outputGrp_V_V_TVALID;
input   outputGrp_V_V_TREADY;
output   ap_done;
output   s2_out_V_V_TVALID;
input   s2_out_V_V_TREADY;
input   ap_start;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    ResizeStream_3_U0_ap_start;
wire    ResizeStream_3_U0_ap_done;
wire    ResizeStream_3_U0_ap_continue;
wire    ResizeStream_3_U0_ap_idle;
wire    ResizeStream_3_U0_ap_ready;
wire    ResizeStream_3_U0_start_out;
wire    ResizeStream_3_U0_start_write;
wire    ResizeStream_3_U0_in_V_V_TREADY;
wire   [7:0] ResizeStream_3_U0_out_V_V_din;
wire    ResizeStream_3_U0_out_V_V_write;
wire    ResizeStream_2_U0_ap_start;
wire    ResizeStream_2_U0_ap_done;
wire    ResizeStream_2_U0_ap_continue;
wire    ResizeStream_2_U0_ap_idle;
wire    ResizeStream_2_U0_ap_ready;
wire    ResizeStream_2_U0_start_out;
wire    ResizeStream_2_U0_start_write;
wire    ResizeStream_2_U0_in_V_V_TREADY;
wire   [7:0] ResizeStream_2_U0_out_V_V_din;
wire    ResizeStream_2_U0_out_V_V_write;
wire    CloneStream_U0_ap_start;
wire    CloneStream_U0_ap_done;
wire    CloneStream_U0_ap_continue;
wire    CloneStream_U0_ap_idle;
wire    CloneStream_U0_ap_ready;
wire    CloneStream_U0_start_out;
wire    CloneStream_U0_start_write;
wire    CloneStream_U0_IN_V_V_read;
wire   [7:0] CloneStream_U0_out1_V_V_din;
wire    CloneStream_U0_out1_V_V_write;
wire   [7:0] CloneStream_U0_out2_V_V_din;
wire    CloneStream_U0_out2_V_V_write;
wire    grouperPE_U0_ap_start;
wire    grouperPE_U0_ap_done;
wire    grouperPE_U0_ap_continue;
wire    grouperPE_U0_ap_idle;
wire    grouperPE_U0_ap_ready;
wire    grouperPE_U0_start_out;
wire    grouperPE_U0_start_write;
wire    grouperPE_U0_inStream_V_V_read;
wire    grouperPE_U0_features_V_V_read;
wire   [7:0] grouperPE_U0_outStream_V_V_din;
wire    grouperPE_U0_outStream_V_V_write;
wire    Conv1DBuffer_new394_U0_ap_start;
wire    Conv1DBuffer_new394_U0_ap_done;
wire    Conv1DBuffer_new394_U0_ap_continue;
wire    Conv1DBuffer_new394_U0_ap_idle;
wire    Conv1DBuffer_new394_U0_ap_ready;
wire    Conv1DBuffer_new394_U0_start_out;
wire    Conv1DBuffer_new394_U0_start_write;
wire    Conv1DBuffer_new394_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new394_U0_out_V_V_din;
wire    Conv1DBuffer_new394_U0_out_V_V_write;
wire    Conv1DMac_new395_U0_ap_start;
wire    Conv1DMac_new395_U0_ap_done;
wire    Conv1DMac_new395_U0_ap_continue;
wire    Conv1DMac_new395_U0_ap_idle;
wire    Conv1DMac_new395_U0_ap_ready;
wire    Conv1DMac_new395_U0_start_out;
wire    Conv1DMac_new395_U0_start_write;
wire    Conv1DMac_new395_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new395_U0_out_V_V_din;
wire    Conv1DMac_new395_U0_out_V_V_write;
wire    Relu1D396_U0_ap_start;
wire    Relu1D396_U0_ap_done;
wire    Relu1D396_U0_ap_continue;
wire    Relu1D396_U0_ap_idle;
wire    Relu1D396_U0_ap_ready;
wire    Relu1D396_U0_start_out;
wire    Relu1D396_U0_start_write;
wire    Relu1D396_U0_in_V_V_read;
wire   [31:0] Relu1D396_U0_out_V_V_din;
wire    Relu1D396_U0_out_V_V_write;
wire    StreamingDataWidthCo_1_U0_ap_start;
wire    StreamingDataWidthCo_1_U0_ap_done;
wire    StreamingDataWidthCo_1_U0_ap_continue;
wire    StreamingDataWidthCo_1_U0_ap_idle;
wire    StreamingDataWidthCo_1_U0_ap_ready;
wire    StreamingDataWidthCo_1_U0_start_out;
wire    StreamingDataWidthCo_1_U0_start_write;
wire    StreamingDataWidthCo_1_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_1_U0_out_V_V_din;
wire    StreamingDataWidthCo_1_U0_out_V_V_write;
wire    Conv1DBuffer_new398_U0_ap_start;
wire    Conv1DBuffer_new398_U0_ap_done;
wire    Conv1DBuffer_new398_U0_ap_continue;
wire    Conv1DBuffer_new398_U0_ap_idle;
wire    Conv1DBuffer_new398_U0_ap_ready;
wire    Conv1DBuffer_new398_U0_start_out;
wire    Conv1DBuffer_new398_U0_start_write;
wire    Conv1DBuffer_new398_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new398_U0_out_V_V_din;
wire    Conv1DBuffer_new398_U0_out_V_V_write;
wire    Conv1DMac_new399_U0_ap_start;
wire    Conv1DMac_new399_U0_ap_done;
wire    Conv1DMac_new399_U0_ap_continue;
wire    Conv1DMac_new399_U0_ap_idle;
wire    Conv1DMac_new399_U0_ap_ready;
wire    Conv1DMac_new399_U0_start_out;
wire    Conv1DMac_new399_U0_start_write;
wire    Conv1DMac_new399_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new399_U0_out_V_V_din;
wire    Conv1DMac_new399_U0_out_V_V_write;
wire    Relu1D400_U0_ap_start;
wire    Relu1D400_U0_ap_done;
wire    Relu1D400_U0_ap_continue;
wire    Relu1D400_U0_ap_idle;
wire    Relu1D400_U0_ap_ready;
wire    Relu1D400_U0_start_out;
wire    Relu1D400_U0_start_write;
wire    Relu1D400_U0_in_V_V_read;
wire   [31:0] Relu1D400_U0_out_V_V_din;
wire    Relu1D400_U0_out_V_V_write;
wire    StreamingDataWidthCo_U0_ap_start;
wire    StreamingDataWidthCo_U0_ap_done;
wire    StreamingDataWidthCo_U0_ap_continue;
wire    StreamingDataWidthCo_U0_ap_idle;
wire    StreamingDataWidthCo_U0_ap_ready;
wire    StreamingDataWidthCo_U0_start_out;
wire    StreamingDataWidthCo_U0_start_write;
wire    StreamingDataWidthCo_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_U0_out_V_V_din;
wire    StreamingDataWidthCo_U0_out_V_V_write;
wire    Conv1DBuffer_new_U0_ap_start;
wire    Conv1DBuffer_new_U0_ap_done;
wire    Conv1DBuffer_new_U0_ap_continue;
wire    Conv1DBuffer_new_U0_ap_idle;
wire    Conv1DBuffer_new_U0_ap_ready;
wire    Conv1DBuffer_new_U0_start_out;
wire    Conv1DBuffer_new_U0_start_write;
wire    Conv1DBuffer_new_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_U0_out_V_V_din;
wire    Conv1DBuffer_new_U0_out_V_V_write;
wire    Conv1DMac_new_U0_ap_start;
wire    Conv1DMac_new_U0_ap_done;
wire    Conv1DMac_new_U0_ap_continue;
wire    Conv1DMac_new_U0_ap_idle;
wire    Conv1DMac_new_U0_ap_ready;
wire    Conv1DMac_new_U0_start_out;
wire    Conv1DMac_new_U0_start_write;
wire    Conv1DMac_new_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_U0_out_V_V_din;
wire    Conv1DMac_new_U0_out_V_V_write;
wire    Relu1D_U0_ap_start;
wire    Relu1D_U0_ap_done;
wire    Relu1D_U0_ap_continue;
wire    Relu1D_U0_ap_idle;
wire    Relu1D_U0_ap_ready;
wire    Relu1D_U0_start_out;
wire    Relu1D_U0_start_write;
wire    Relu1D_U0_in_V_V_read;
wire   [31:0] Relu1D_U0_out_V_V_din;
wire    Relu1D_U0_out_V_V_write;
wire    StreamingDataWidthCo_2_U0_ap_start;
wire    StreamingDataWidthCo_2_U0_ap_done;
wire    StreamingDataWidthCo_2_U0_ap_continue;
wire    StreamingDataWidthCo_2_U0_ap_idle;
wire    StreamingDataWidthCo_2_U0_ap_ready;
wire    StreamingDataWidthCo_2_U0_start_out;
wire    StreamingDataWidthCo_2_U0_start_write;
wire    StreamingDataWidthCo_2_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_2_U0_out_V_V_din;
wire    StreamingDataWidthCo_2_U0_out_V_V_write;
wire    StreamingMaxPool_Pre_U0_ap_start;
wire    StreamingMaxPool_Pre_U0_ap_done;
wire    StreamingMaxPool_Pre_U0_ap_continue;
wire    StreamingMaxPool_Pre_U0_ap_idle;
wire    StreamingMaxPool_Pre_U0_ap_ready;
wire    StreamingMaxPool_Pre_U0_start_out;
wire    StreamingMaxPool_Pre_U0_start_write;
wire    StreamingMaxPool_Pre_U0_in_V_V_read;
wire   [7:0] StreamingMaxPool_Pre_U0_out_V_V_din;
wire    StreamingMaxPool_Pre_U0_out_V_V_write;
wire    Conv1DBuffer_new402_U0_ap_start;
wire    Conv1DBuffer_new402_U0_ap_done;
wire    Conv1DBuffer_new402_U0_ap_continue;
wire    Conv1DBuffer_new402_U0_ap_idle;
wire    Conv1DBuffer_new402_U0_ap_ready;
wire    Conv1DBuffer_new402_U0_start_out;
wire    Conv1DBuffer_new402_U0_start_write;
wire    Conv1DBuffer_new402_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new402_U0_out_V_V_din;
wire    Conv1DBuffer_new402_U0_out_V_V_write;
wire    Conv1DMac_new403_U0_ap_start;
wire    Conv1DMac_new403_U0_ap_done;
wire    Conv1DMac_new403_U0_ap_continue;
wire    Conv1DMac_new403_U0_ap_idle;
wire    Conv1DMac_new403_U0_ap_ready;
wire    Conv1DMac_new403_U0_start_out;
wire    Conv1DMac_new403_U0_start_write;
wire    Conv1DMac_new403_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new403_U0_out_V_V_din;
wire    Conv1DMac_new403_U0_out_V_V_write;
wire    Relu1D404_U0_ap_start;
wire    Relu1D404_U0_ap_done;
wire    Relu1D404_U0_ap_continue;
wire    Relu1D404_U0_ap_idle;
wire    Relu1D404_U0_ap_ready;
wire    Relu1D404_U0_start_out;
wire    Relu1D404_U0_start_write;
wire    Relu1D404_U0_in_V_V_read;
wire   [31:0] Relu1D404_U0_out_V_V_din;
wire    Relu1D404_U0_out_V_V_write;
wire    StreamingDataWidthCo_3_U0_ap_start;
wire    StreamingDataWidthCo_3_U0_ap_done;
wire    StreamingDataWidthCo_3_U0_ap_continue;
wire    StreamingDataWidthCo_3_U0_ap_idle;
wire    StreamingDataWidthCo_3_U0_ap_ready;
wire    StreamingDataWidthCo_3_U0_start_out;
wire    StreamingDataWidthCo_3_U0_start_write;
wire    StreamingDataWidthCo_3_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_3_U0_out_V_V_din;
wire    StreamingDataWidthCo_3_U0_out_V_V_write;
wire    Conv1DBuffer_new_1_U0_ap_start;
wire    Conv1DBuffer_new_1_U0_ap_done;
wire    Conv1DBuffer_new_1_U0_ap_continue;
wire    Conv1DBuffer_new_1_U0_ap_idle;
wire    Conv1DBuffer_new_1_U0_ap_ready;
wire    Conv1DBuffer_new_1_U0_start_out;
wire    Conv1DBuffer_new_1_U0_start_write;
wire    Conv1DBuffer_new_1_U0_in_V_V_read;
wire   [7:0] Conv1DBuffer_new_1_U0_out_V_V_din;
wire    Conv1DBuffer_new_1_U0_out_V_V_write;
wire    Conv1DMac_new_1_U0_ap_start;
wire    Conv1DMac_new_1_U0_ap_done;
wire    Conv1DMac_new_1_U0_ap_continue;
wire    Conv1DMac_new_1_U0_ap_idle;
wire    Conv1DMac_new_1_U0_ap_ready;
wire    Conv1DMac_new_1_U0_start_out;
wire    Conv1DMac_new_1_U0_start_write;
wire    Conv1DMac_new_1_U0_in_V_V_read;
wire   [31:0] Conv1DMac_new_1_U0_out_V_V_din;
wire    Conv1DMac_new_1_U0_out_V_V_write;
wire    Relu1D_1_U0_ap_start;
wire    Relu1D_1_U0_ap_done;
wire    Relu1D_1_U0_ap_continue;
wire    Relu1D_1_U0_ap_idle;
wire    Relu1D_1_U0_ap_ready;
wire    Relu1D_1_U0_start_out;
wire    Relu1D_1_U0_start_write;
wire    Relu1D_1_U0_in_V_V_read;
wire   [31:0] Relu1D_1_U0_out_V_V_din;
wire    Relu1D_1_U0_out_V_V_write;
wire    StreamingDataWidthCo_4_U0_ap_start;
wire    StreamingDataWidthCo_4_U0_ap_done;
wire    StreamingDataWidthCo_4_U0_ap_continue;
wire    StreamingDataWidthCo_4_U0_ap_idle;
wire    StreamingDataWidthCo_4_U0_ap_ready;
wire    StreamingDataWidthCo_4_U0_start_out;
wire    StreamingDataWidthCo_4_U0_start_write;
wire    StreamingDataWidthCo_4_U0_in_V_V_read;
wire   [7:0] StreamingDataWidthCo_4_U0_out_V_V_din;
wire    StreamingDataWidthCo_4_U0_out_V_V_write;
wire    ResizeStream_1_U0_ap_start;
wire    ResizeStream_1_U0_ap_done;
wire    ResizeStream_1_U0_ap_continue;
wire    ResizeStream_1_U0_ap_idle;
wire    ResizeStream_1_U0_ap_ready;
wire    ResizeStream_1_U0_in_V_V_read;
wire   [63:0] ResizeStream_1_U0_out_V_V_TDATA;
wire    ResizeStream_1_U0_out_V_V_TVALID;
wire    ap_sync_continue;
wire    ResizeStream_U0_ap_start;
wire    ResizeStream_U0_ap_done;
wire    ResizeStream_U0_ap_continue;
wire    ResizeStream_U0_ap_idle;
wire    ResizeStream_U0_ap_ready;
wire    ResizeStream_U0_in_V_V_read;
wire   [63:0] ResizeStream_U0_out_V_V_TDATA;
wire    ResizeStream_U0_out_V_V_TVALID;
wire    inStr_V_V_full_n;
wire   [7:0] inStr_V_V_dout;
wire    inStr_V_V_empty_n;
wire    cnv_26_V_V_full_n;
wire   [7:0] cnv_26_V_V_dout;
wire    cnv_26_V_V_empty_n;
wire    in_1_V_V_full_n;
wire   [7:0] in_1_V_V_dout;
wire    in_1_V_V_empty_n;
wire    in_2_V_V_full_n;
wire   [7:0] in_2_V_V_dout;
wire    in_2_V_V_empty_n;
wire    cnv_27_V_V_full_n;
wire   [7:0] cnv_27_V_V_dout;
wire    cnv_27_V_V_empty_n;
wire    cnv_28_V_V_full_n;
wire   [7:0] cnv_28_V_V_dout;
wire    cnv_28_V_V_empty_n;
wire    cnv_29PRL_V_V_full_n;
wire   [31:0] cnv_29PRL_V_V_dout;
wire    cnv_29PRL_V_V_empty_n;
wire    cnv_30PRL_V_V_full_n;
wire   [31:0] cnv_30PRL_V_V_dout;
wire    cnv_30PRL_V_V_empty_n;
wire    cnv_31_V_V_full_n;
wire   [7:0] cnv_31_V_V_dout;
wire    cnv_31_V_V_empty_n;
wire    cnv_32_V_V_full_n;
wire   [7:0] cnv_32_V_V_dout;
wire    cnv_32_V_V_empty_n;
wire    cnv_33PRL_V_V_full_n;
wire   [31:0] cnv_33PRL_V_V_dout;
wire    cnv_33PRL_V_V_empty_n;
wire    cnv_34PRL_V_V_full_n;
wire   [31:0] cnv_34PRL_V_V_dout;
wire    cnv_34PRL_V_V_empty_n;
wire    cnv_35_V_V_full_n;
wire   [7:0] cnv_35_V_V_dout;
wire    cnv_35_V_V_empty_n;
wire    cnv_36_V_V_full_n;
wire   [7:0] cnv_36_V_V_dout;
wire    cnv_36_V_V_empty_n;
wire    cnv_37PRL_V_V_full_n;
wire   [31:0] cnv_37PRL_V_V_dout;
wire    cnv_37PRL_V_V_empty_n;
wire    cnv_38PRL_V_V_full_n;
wire   [31:0] cnv_38PRL_V_V_dout;
wire    cnv_38PRL_V_V_empty_n;
wire    cnv_39_V_V_full_n;
wire   [7:0] cnv_39_V_V_dout;
wire    cnv_39_V_V_empty_n;
wire    cnv_40_V_V_full_n;
wire   [7:0] cnv_40_V_V_dout;
wire    cnv_40_V_V_empty_n;
wire    cnv_41_V_V_full_n;
wire   [7:0] cnv_41_V_V_dout;
wire    cnv_41_V_V_empty_n;
wire    cnv_42PRL_V_V_full_n;
wire   [31:0] cnv_42PRL_V_V_dout;
wire    cnv_42PRL_V_V_empty_n;
wire    cnv_43PRL_V_V_full_n;
wire   [31:0] cnv_43PRL_V_V_dout;
wire    cnv_43PRL_V_V_empty_n;
wire    cnv_44_V_V_full_n;
wire   [7:0] cnv_44_V_V_dout;
wire    cnv_44_V_V_empty_n;
wire    cnv_45_V_V_full_n;
wire   [7:0] cnv_45_V_V_dout;
wire    cnv_45_V_V_empty_n;
wire    cnv_46PRL_V_V_full_n;
wire   [31:0] cnv_46PRL_V_V_dout;
wire    cnv_46PRL_V_V_empty_n;
wire    cnv_47PRL_V_V_full_n;
wire   [31:0] cnv_47PRL_V_V_dout;
wire    cnv_47PRL_V_V_empty_n;
wire    cnv_48_V_V_full_n;
wire   [7:0] cnv_48_V_V_dout;
wire    cnv_48_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_ResizeStream_2_U0_ap_ready;
wire    ap_sync_ResizeStream_2_U0_ap_ready;
reg   [1:0] ResizeStream_2_U0_ap_ready_count;
reg    ap_sync_reg_ResizeStream_3_U0_ap_ready;
wire    ap_sync_ResizeStream_3_U0_ap_ready;
reg   [1:0] ResizeStream_3_U0_ap_ready_count;
wire   [0:0] start_for_CloneStream_U0_din;
wire    start_for_CloneStream_U0_full_n;
wire   [0:0] start_for_CloneStream_U0_dout;
wire    start_for_CloneStream_U0_empty_n;
wire   [0:0] start_for_grouperPE_U0_din;
wire    start_for_grouperPE_U0_full_n;
wire   [0:0] start_for_grouperPE_U0_dout;
wire    start_for_grouperPE_U0_empty_n;
wire   [0:0] start_for_ResizeStream_1_U0_din;
wire    start_for_ResizeStream_1_U0_full_n;
wire   [0:0] start_for_ResizeStream_1_U0_dout;
wire    start_for_ResizeStream_1_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new394_U0_din;
wire    start_for_Conv1DBuffer_new394_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new394_U0_dout;
wire    start_for_Conv1DBuffer_new394_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new395_U0_din;
wire    start_for_Conv1DMac_new395_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new395_U0_dout;
wire    start_for_Conv1DMac_new395_U0_empty_n;
wire   [0:0] start_for_Relu1D396_U0_din;
wire    start_for_Relu1D396_U0_full_n;
wire   [0:0] start_for_Relu1D396_U0_dout;
wire    start_for_Relu1D396_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_din;
wire    start_for_StreamingDataWidthCo_1_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_1_U0_dout;
wire    start_for_StreamingDataWidthCo_1_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new398_U0_din;
wire    start_for_Conv1DBuffer_new398_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new398_U0_dout;
wire    start_for_Conv1DBuffer_new398_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new399_U0_din;
wire    start_for_Conv1DMac_new399_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new399_U0_dout;
wire    start_for_Conv1DMac_new399_U0_empty_n;
wire   [0:0] start_for_Relu1D400_U0_din;
wire    start_for_Relu1D400_U0_full_n;
wire   [0:0] start_for_Relu1D400_U0_dout;
wire    start_for_Relu1D400_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_din;
wire    start_for_StreamingDataWidthCo_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_U0_dout;
wire    start_for_StreamingDataWidthCo_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_din;
wire    start_for_Conv1DBuffer_new_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_U0_dout;
wire    start_for_Conv1DBuffer_new_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_U0_din;
wire    start_for_Conv1DMac_new_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_U0_dout;
wire    start_for_Conv1DMac_new_U0_empty_n;
wire   [0:0] start_for_Relu1D_U0_din;
wire    start_for_Relu1D_U0_full_n;
wire   [0:0] start_for_Relu1D_U0_dout;
wire    start_for_Relu1D_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_din;
wire    start_for_StreamingDataWidthCo_2_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_2_U0_dout;
wire    start_for_StreamingDataWidthCo_2_U0_empty_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_din;
wire    start_for_StreamingMaxPool_Pre_U0_full_n;
wire   [0:0] start_for_StreamingMaxPool_Pre_U0_dout;
wire    start_for_StreamingMaxPool_Pre_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new402_U0_din;
wire    start_for_Conv1DBuffer_new402_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new402_U0_dout;
wire    start_for_Conv1DBuffer_new402_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new403_U0_din;
wire    start_for_Conv1DMac_new403_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new403_U0_dout;
wire    start_for_Conv1DMac_new403_U0_empty_n;
wire   [0:0] start_for_Relu1D404_U0_din;
wire    start_for_Relu1D404_U0_full_n;
wire   [0:0] start_for_Relu1D404_U0_dout;
wire    start_for_Relu1D404_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_din;
wire    start_for_StreamingDataWidthCo_3_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_3_U0_dout;
wire    start_for_StreamingDataWidthCo_3_U0_empty_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_din;
wire    start_for_Conv1DBuffer_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DBuffer_new_1_U0_dout;
wire    start_for_Conv1DBuffer_new_1_U0_empty_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_din;
wire    start_for_Conv1DMac_new_1_U0_full_n;
wire   [0:0] start_for_Conv1DMac_new_1_U0_dout;
wire    start_for_Conv1DMac_new_1_U0_empty_n;
wire   [0:0] start_for_Relu1D_1_U0_din;
wire    start_for_Relu1D_1_U0_full_n;
wire   [0:0] start_for_Relu1D_1_U0_dout;
wire    start_for_Relu1D_1_U0_empty_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_din;
wire    start_for_StreamingDataWidthCo_4_U0_full_n;
wire   [0:0] start_for_StreamingDataWidthCo_4_U0_dout;
wire    start_for_StreamingDataWidthCo_4_U0_empty_n;
wire   [0:0] start_for_ResizeStream_U0_din;
wire    start_for_ResizeStream_U0_full_n;
wire   [0:0] start_for_ResizeStream_U0_dout;
wire    start_for_ResizeStream_U0_empty_n;
wire    ResizeStream_1_U0_start_full_n;
wire    ResizeStream_1_U0_start_write;
wire    ResizeStream_U0_start_full_n;
wire    ResizeStream_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_ResizeStream_2_U0_ap_ready = 1'b0;
#0 ResizeStream_2_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_ResizeStream_3_U0_ap_ready = 1'b0;
#0 ResizeStream_3_U0_ap_ready_count = 2'd0;
end

ResizeStream_3 ResizeStream_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_3_U0_ap_start),
    .start_full_n(start_for_CloneStream_U0_full_n),
    .ap_done(ResizeStream_3_U0_ap_done),
    .ap_continue(ResizeStream_3_U0_ap_continue),
    .ap_idle(ResizeStream_3_U0_ap_idle),
    .ap_ready(ResizeStream_3_U0_ap_ready),
    .start_out(ResizeStream_3_U0_start_out),
    .start_write(ResizeStream_3_U0_start_write),
    .in_V_V_TDATA(inputGrp_V_V_TDATA),
    .in_V_V_TVALID(inputGrp_V_V_TVALID),
    .in_V_V_TREADY(ResizeStream_3_U0_in_V_V_TREADY),
    .out_V_V_din(ResizeStream_3_U0_out_V_V_din),
    .out_V_V_full_n(inStr_V_V_full_n),
    .out_V_V_write(ResizeStream_3_U0_out_V_V_write)
);

ResizeStream_2 ResizeStream_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_2_U0_ap_start),
    .start_full_n(start_for_grouperPE_U0_full_n),
    .ap_done(ResizeStream_2_U0_ap_done),
    .ap_continue(ResizeStream_2_U0_ap_continue),
    .ap_idle(ResizeStream_2_U0_ap_idle),
    .ap_ready(ResizeStream_2_U0_ap_ready),
    .start_out(ResizeStream_2_U0_start_out),
    .start_write(ResizeStream_2_U0_start_write),
    .in_V_V_TDATA(input1_V_V_TDATA),
    .in_V_V_TVALID(input1_V_V_TVALID),
    .in_V_V_TREADY(ResizeStream_2_U0_in_V_V_TREADY),
    .out_V_V_din(ResizeStream_2_U0_out_V_V_din),
    .out_V_V_full_n(cnv_26_V_V_full_n),
    .out_V_V_write(ResizeStream_2_U0_out_V_V_write)
);

CloneStream CloneStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CloneStream_U0_ap_start),
    .start_full_n(start_for_ResizeStream_1_U0_full_n),
    .ap_done(CloneStream_U0_ap_done),
    .ap_continue(CloneStream_U0_ap_continue),
    .ap_idle(CloneStream_U0_ap_idle),
    .ap_ready(CloneStream_U0_ap_ready),
    .start_out(CloneStream_U0_start_out),
    .start_write(CloneStream_U0_start_write),
    .IN_V_V_dout(inStr_V_V_dout),
    .IN_V_V_empty_n(inStr_V_V_empty_n),
    .IN_V_V_read(CloneStream_U0_IN_V_V_read),
    .out1_V_V_din(CloneStream_U0_out1_V_V_din),
    .out1_V_V_full_n(in_1_V_V_full_n),
    .out1_V_V_write(CloneStream_U0_out1_V_V_write),
    .out2_V_V_din(CloneStream_U0_out2_V_V_din),
    .out2_V_V_full_n(in_2_V_V_full_n),
    .out2_V_V_write(CloneStream_U0_out2_V_V_write)
);

grouperPE grouperPE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grouperPE_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new394_U0_full_n),
    .ap_done(grouperPE_U0_ap_done),
    .ap_continue(grouperPE_U0_ap_continue),
    .ap_idle(grouperPE_U0_ap_idle),
    .ap_ready(grouperPE_U0_ap_ready),
    .start_out(grouperPE_U0_start_out),
    .start_write(grouperPE_U0_start_write),
    .inStream_V_V_dout(in_1_V_V_dout),
    .inStream_V_V_empty_n(in_1_V_V_empty_n),
    .inStream_V_V_read(grouperPE_U0_inStream_V_V_read),
    .features_V_V_dout(cnv_26_V_V_dout),
    .features_V_V_empty_n(cnv_26_V_V_empty_n),
    .features_V_V_read(grouperPE_U0_features_V_V_read),
    .outStream_V_V_din(grouperPE_U0_outStream_V_V_din),
    .outStream_V_V_full_n(cnv_27_V_V_full_n),
    .outStream_V_V_write(grouperPE_U0_outStream_V_V_write)
);

Conv1DBuffer_new394 Conv1DBuffer_new394_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new394_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new395_U0_full_n),
    .ap_done(Conv1DBuffer_new394_U0_ap_done),
    .ap_continue(Conv1DBuffer_new394_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new394_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new394_U0_ap_ready),
    .start_out(Conv1DBuffer_new394_U0_start_out),
    .start_write(Conv1DBuffer_new394_U0_start_write),
    .in_V_V_dout(cnv_27_V_V_dout),
    .in_V_V_empty_n(cnv_27_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new394_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new394_U0_out_V_V_din),
    .out_V_V_full_n(cnv_28_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new394_U0_out_V_V_write)
);

Conv1DMac_new395 Conv1DMac_new395_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new395_U0_ap_start),
    .start_full_n(start_for_Relu1D396_U0_full_n),
    .ap_done(Conv1DMac_new395_U0_ap_done),
    .ap_continue(Conv1DMac_new395_U0_ap_continue),
    .ap_idle(Conv1DMac_new395_U0_ap_idle),
    .ap_ready(Conv1DMac_new395_U0_ap_ready),
    .start_out(Conv1DMac_new395_U0_start_out),
    .start_write(Conv1DMac_new395_U0_start_write),
    .in_V_V_dout(cnv_28_V_V_dout),
    .in_V_V_empty_n(cnv_28_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new395_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new395_U0_out_V_V_din),
    .out_V_V_full_n(cnv_29PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new395_U0_out_V_V_write)
);

Relu1D396 Relu1D396_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D396_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .ap_done(Relu1D396_U0_ap_done),
    .ap_continue(Relu1D396_U0_ap_continue),
    .ap_idle(Relu1D396_U0_ap_idle),
    .ap_ready(Relu1D396_U0_ap_ready),
    .start_out(Relu1D396_U0_start_out),
    .start_write(Relu1D396_U0_start_write),
    .in_V_V_dout(cnv_29PRL_V_V_dout),
    .in_V_V_empty_n(cnv_29PRL_V_V_empty_n),
    .in_V_V_read(Relu1D396_U0_in_V_V_read),
    .out_V_V_din(Relu1D396_U0_out_V_V_din),
    .out_V_V_full_n(cnv_30PRL_V_V_full_n),
    .out_V_V_write(Relu1D396_U0_out_V_V_write)
);

StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_1_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new398_U0_full_n),
    .ap_done(StreamingDataWidthCo_1_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_1_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_1_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_1_U0_ap_ready),
    .start_out(StreamingDataWidthCo_1_U0_start_out),
    .start_write(StreamingDataWidthCo_1_U0_start_write),
    .in_V_V_dout(cnv_30PRL_V_V_dout),
    .in_V_V_empty_n(cnv_30PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_1_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_31_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write)
);

Conv1DBuffer_new398 Conv1DBuffer_new398_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new398_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new399_U0_full_n),
    .ap_done(Conv1DBuffer_new398_U0_ap_done),
    .ap_continue(Conv1DBuffer_new398_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new398_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new398_U0_ap_ready),
    .start_out(Conv1DBuffer_new398_U0_start_out),
    .start_write(Conv1DBuffer_new398_U0_start_write),
    .in_V_V_dout(cnv_31_V_V_dout),
    .in_V_V_empty_n(cnv_31_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new398_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new398_U0_out_V_V_din),
    .out_V_V_full_n(cnv_32_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new398_U0_out_V_V_write)
);

Conv1DMac_new399 Conv1DMac_new399_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new399_U0_ap_start),
    .start_full_n(start_for_Relu1D400_U0_full_n),
    .ap_done(Conv1DMac_new399_U0_ap_done),
    .ap_continue(Conv1DMac_new399_U0_ap_continue),
    .ap_idle(Conv1DMac_new399_U0_ap_idle),
    .ap_ready(Conv1DMac_new399_U0_ap_ready),
    .start_out(Conv1DMac_new399_U0_start_out),
    .start_write(Conv1DMac_new399_U0_start_write),
    .in_V_V_dout(cnv_32_V_V_dout),
    .in_V_V_empty_n(cnv_32_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new399_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new399_U0_out_V_V_din),
    .out_V_V_full_n(cnv_33PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new399_U0_out_V_V_write)
);

Relu1D400 Relu1D400_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D400_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .ap_done(Relu1D400_U0_ap_done),
    .ap_continue(Relu1D400_U0_ap_continue),
    .ap_idle(Relu1D400_U0_ap_idle),
    .ap_ready(Relu1D400_U0_ap_ready),
    .start_out(Relu1D400_U0_start_out),
    .start_write(Relu1D400_U0_start_write),
    .in_V_V_dout(cnv_33PRL_V_V_dout),
    .in_V_V_empty_n(cnv_33PRL_V_V_empty_n),
    .in_V_V_read(Relu1D400_U0_in_V_V_read),
    .out_V_V_din(Relu1D400_U0_out_V_V_din),
    .out_V_V_full_n(cnv_34PRL_V_V_full_n),
    .out_V_V_write(Relu1D400_U0_out_V_V_write)
);

StreamingDataWidthCo StreamingDataWidthCo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .ap_done(StreamingDataWidthCo_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_U0_ap_ready),
    .start_out(StreamingDataWidthCo_U0_start_out),
    .start_write(StreamingDataWidthCo_U0_start_write),
    .in_V_V_dout(cnv_34PRL_V_V_dout),
    .in_V_V_empty_n(cnv_34PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_U0_out_V_V_din),
    .out_V_V_full_n(cnv_35_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write)
);

Conv1DBuffer_new Conv1DBuffer_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_U0_full_n),
    .ap_done(Conv1DBuffer_new_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_U0_ap_ready),
    .start_out(Conv1DBuffer_new_U0_start_out),
    .start_write(Conv1DBuffer_new_U0_start_write),
    .in_V_V_dout(cnv_35_V_V_dout),
    .in_V_V_empty_n(cnv_35_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_36_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_U0_out_V_V_write)
);

Conv1DMac_new Conv1DMac_new_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_U0_ap_start),
    .start_full_n(start_for_Relu1D_U0_full_n),
    .ap_done(Conv1DMac_new_U0_ap_done),
    .ap_continue(Conv1DMac_new_U0_ap_continue),
    .ap_idle(Conv1DMac_new_U0_ap_idle),
    .ap_ready(Conv1DMac_new_U0_ap_ready),
    .start_out(Conv1DMac_new_U0_start_out),
    .start_write(Conv1DMac_new_U0_start_write),
    .in_V_V_dout(cnv_36_V_V_dout),
    .in_V_V_empty_n(cnv_36_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_U0_out_V_V_din),
    .out_V_V_full_n(cnv_37PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_U0_out_V_V_write)
);

Relu1D Relu1D_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .ap_done(Relu1D_U0_ap_done),
    .ap_continue(Relu1D_U0_ap_continue),
    .ap_idle(Relu1D_U0_ap_idle),
    .ap_ready(Relu1D_U0_ap_ready),
    .start_out(Relu1D_U0_start_out),
    .start_write(Relu1D_U0_start_write),
    .in_V_V_dout(cnv_37PRL_V_V_dout),
    .in_V_V_empty_n(cnv_37PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_U0_in_V_V_read),
    .out_V_V_din(Relu1D_U0_out_V_V_din),
    .out_V_V_full_n(cnv_38PRL_V_V_full_n),
    .out_V_V_write(Relu1D_U0_out_V_V_write)
);

StreamingDataWidthCo_2 StreamingDataWidthCo_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_2_U0_ap_start),
    .start_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .ap_done(StreamingDataWidthCo_2_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_2_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_2_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_2_U0_ap_ready),
    .start_out(StreamingDataWidthCo_2_U0_start_out),
    .start_write(StreamingDataWidthCo_2_U0_start_write),
    .in_V_V_dout(cnv_38PRL_V_V_dout),
    .in_V_V_empty_n(cnv_38PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_2_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .out_V_V_full_n(cnv_39_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write)
);

StreamingMaxPool_Pre StreamingMaxPool_Pre_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingMaxPool_Pre_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new402_U0_full_n),
    .ap_done(StreamingMaxPool_Pre_U0_ap_done),
    .ap_continue(StreamingMaxPool_Pre_U0_ap_continue),
    .ap_idle(StreamingMaxPool_Pre_U0_ap_idle),
    .ap_ready(StreamingMaxPool_Pre_U0_ap_ready),
    .start_out(StreamingMaxPool_Pre_U0_start_out),
    .start_write(StreamingMaxPool_Pre_U0_start_write),
    .in_V_V_dout(cnv_39_V_V_dout),
    .in_V_V_empty_n(cnv_39_V_V_empty_n),
    .in_V_V_read(StreamingMaxPool_Pre_U0_in_V_V_read),
    .out_V_V_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .out_V_V_full_n(cnv_40_V_V_full_n),
    .out_V_V_write(StreamingMaxPool_Pre_U0_out_V_V_write)
);

Conv1DBuffer_new402 Conv1DBuffer_new402_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new402_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new403_U0_full_n),
    .ap_done(Conv1DBuffer_new402_U0_ap_done),
    .ap_continue(Conv1DBuffer_new402_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new402_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new402_U0_ap_ready),
    .start_out(Conv1DBuffer_new402_U0_start_out),
    .start_write(Conv1DBuffer_new402_U0_start_write),
    .in_V_V_dout(cnv_40_V_V_dout),
    .in_V_V_empty_n(cnv_40_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new402_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new402_U0_out_V_V_din),
    .out_V_V_full_n(cnv_41_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new402_U0_out_V_V_write)
);

Conv1DMac_new403 Conv1DMac_new403_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new403_U0_ap_start),
    .start_full_n(start_for_Relu1D404_U0_full_n),
    .ap_done(Conv1DMac_new403_U0_ap_done),
    .ap_continue(Conv1DMac_new403_U0_ap_continue),
    .ap_idle(Conv1DMac_new403_U0_ap_idle),
    .ap_ready(Conv1DMac_new403_U0_ap_ready),
    .start_out(Conv1DMac_new403_U0_start_out),
    .start_write(Conv1DMac_new403_U0_start_write),
    .in_V_V_dout(cnv_41_V_V_dout),
    .in_V_V_empty_n(cnv_41_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new403_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new403_U0_out_V_V_din),
    .out_V_V_full_n(cnv_42PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new403_U0_out_V_V_write)
);

Relu1D404 Relu1D404_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D404_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .ap_done(Relu1D404_U0_ap_done),
    .ap_continue(Relu1D404_U0_ap_continue),
    .ap_idle(Relu1D404_U0_ap_idle),
    .ap_ready(Relu1D404_U0_ap_ready),
    .start_out(Relu1D404_U0_start_out),
    .start_write(Relu1D404_U0_start_write),
    .in_V_V_dout(cnv_42PRL_V_V_dout),
    .in_V_V_empty_n(cnv_42PRL_V_V_empty_n),
    .in_V_V_read(Relu1D404_U0_in_V_V_read),
    .out_V_V_din(Relu1D404_U0_out_V_V_din),
    .out_V_V_full_n(cnv_43PRL_V_V_full_n),
    .out_V_V_write(Relu1D404_U0_out_V_V_write)
);

StreamingDataWidthCo_3 StreamingDataWidthCo_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_3_U0_ap_start),
    .start_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .ap_done(StreamingDataWidthCo_3_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_3_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_3_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_3_U0_ap_ready),
    .start_out(StreamingDataWidthCo_3_U0_start_out),
    .start_write(StreamingDataWidthCo_3_U0_start_write),
    .in_V_V_dout(cnv_43PRL_V_V_dout),
    .in_V_V_empty_n(cnv_43PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_3_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .out_V_V_full_n(cnv_44_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write)
);

Conv1DBuffer_new_1 Conv1DBuffer_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DBuffer_new_1_U0_ap_start),
    .start_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .ap_done(Conv1DBuffer_new_1_U0_ap_done),
    .ap_continue(Conv1DBuffer_new_1_U0_ap_continue),
    .ap_idle(Conv1DBuffer_new_1_U0_ap_idle),
    .ap_ready(Conv1DBuffer_new_1_U0_ap_ready),
    .start_out(Conv1DBuffer_new_1_U0_start_out),
    .start_write(Conv1DBuffer_new_1_U0_start_write),
    .in_V_V_dout(cnv_44_V_V_dout),
    .in_V_V_empty_n(cnv_44_V_V_empty_n),
    .in_V_V_read(Conv1DBuffer_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_45_V_V_full_n),
    .out_V_V_write(Conv1DBuffer_new_1_U0_out_V_V_write)
);

Conv1DMac_new_1 Conv1DMac_new_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Conv1DMac_new_1_U0_ap_start),
    .start_full_n(start_for_Relu1D_1_U0_full_n),
    .ap_done(Conv1DMac_new_1_U0_ap_done),
    .ap_continue(Conv1DMac_new_1_U0_ap_continue),
    .ap_idle(Conv1DMac_new_1_U0_ap_idle),
    .ap_ready(Conv1DMac_new_1_U0_ap_ready),
    .start_out(Conv1DMac_new_1_U0_start_out),
    .start_write(Conv1DMac_new_1_U0_start_write),
    .in_V_V_dout(cnv_45_V_V_dout),
    .in_V_V_empty_n(cnv_45_V_V_empty_n),
    .in_V_V_read(Conv1DMac_new_1_U0_in_V_V_read),
    .out_V_V_din(Conv1DMac_new_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_46PRL_V_V_full_n),
    .out_V_V_write(Conv1DMac_new_1_U0_out_V_V_write)
);

Relu1D_1 Relu1D_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Relu1D_1_U0_ap_start),
    .start_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .ap_done(Relu1D_1_U0_ap_done),
    .ap_continue(Relu1D_1_U0_ap_continue),
    .ap_idle(Relu1D_1_U0_ap_idle),
    .ap_ready(Relu1D_1_U0_ap_ready),
    .start_out(Relu1D_1_U0_start_out),
    .start_write(Relu1D_1_U0_start_write),
    .in_V_V_dout(cnv_46PRL_V_V_dout),
    .in_V_V_empty_n(cnv_46PRL_V_V_empty_n),
    .in_V_V_read(Relu1D_1_U0_in_V_V_read),
    .out_V_V_din(Relu1D_1_U0_out_V_V_din),
    .out_V_V_full_n(cnv_47PRL_V_V_full_n),
    .out_V_V_write(Relu1D_1_U0_out_V_V_write)
);

StreamingDataWidthCo_4 StreamingDataWidthCo_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StreamingDataWidthCo_4_U0_ap_start),
    .start_full_n(start_for_ResizeStream_U0_full_n),
    .ap_done(StreamingDataWidthCo_4_U0_ap_done),
    .ap_continue(StreamingDataWidthCo_4_U0_ap_continue),
    .ap_idle(StreamingDataWidthCo_4_U0_ap_idle),
    .ap_ready(StreamingDataWidthCo_4_U0_ap_ready),
    .start_out(StreamingDataWidthCo_4_U0_start_out),
    .start_write(StreamingDataWidthCo_4_U0_start_write),
    .in_V_V_dout(cnv_47PRL_V_V_dout),
    .in_V_V_empty_n(cnv_47PRL_V_V_empty_n),
    .in_V_V_read(StreamingDataWidthCo_4_U0_in_V_V_read),
    .out_V_V_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .out_V_V_full_n(cnv_48_V_V_full_n),
    .out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write)
);

ResizeStream_1 ResizeStream_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_1_U0_ap_start),
    .ap_done(ResizeStream_1_U0_ap_done),
    .ap_continue(ResizeStream_1_U0_ap_continue),
    .ap_idle(ResizeStream_1_U0_ap_idle),
    .ap_ready(ResizeStream_1_U0_ap_ready),
    .in_V_V_dout(in_2_V_V_dout),
    .in_V_V_empty_n(in_2_V_V_empty_n),
    .in_V_V_read(ResizeStream_1_U0_in_V_V_read),
    .out_V_V_TDATA(ResizeStream_1_U0_out_V_V_TDATA),
    .out_V_V_TVALID(ResizeStream_1_U0_out_V_V_TVALID),
    .out_V_V_TREADY(outputGrp_V_V_TREADY)
);

ResizeStream ResizeStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ResizeStream_U0_ap_start),
    .ap_done(ResizeStream_U0_ap_done),
    .ap_continue(ResizeStream_U0_ap_continue),
    .ap_idle(ResizeStream_U0_ap_idle),
    .ap_ready(ResizeStream_U0_ap_ready),
    .in_V_V_dout(cnv_48_V_V_dout),
    .in_V_V_empty_n(cnv_48_V_V_empty_n),
    .in_V_V_read(ResizeStream_U0_in_V_V_read),
    .out_V_V_TDATA(ResizeStream_U0_out_V_V_TDATA),
    .out_V_V_TVALID(ResizeStream_U0_out_V_V_TVALID),
    .out_V_V_TREADY(s2_out_V_V_TREADY)
);

fifo_w8_d2_A inStr_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ResizeStream_3_U0_out_V_V_din),
    .if_full_n(inStr_V_V_full_n),
    .if_write(ResizeStream_3_U0_out_V_V_write),
    .if_dout(inStr_V_V_dout),
    .if_empty_n(inStr_V_V_empty_n),
    .if_read(CloneStream_U0_IN_V_V_read)
);

fifo_w8_d2_A cnv_26_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ResizeStream_2_U0_out_V_V_din),
    .if_full_n(cnv_26_V_V_full_n),
    .if_write(ResizeStream_2_U0_out_V_V_write),
    .if_dout(cnv_26_V_V_dout),
    .if_empty_n(cnv_26_V_V_empty_n),
    .if_read(grouperPE_U0_features_V_V_read)
);

fifo_w8_d2_A in_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CloneStream_U0_out1_V_V_din),
    .if_full_n(in_1_V_V_full_n),
    .if_write(CloneStream_U0_out1_V_V_write),
    .if_dout(in_1_V_V_dout),
    .if_empty_n(in_1_V_V_empty_n),
    .if_read(grouperPE_U0_inStream_V_V_read)
);

fifo_w8_d2_A in_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CloneStream_U0_out2_V_V_din),
    .if_full_n(in_2_V_V_full_n),
    .if_write(CloneStream_U0_out2_V_V_write),
    .if_dout(in_2_V_V_dout),
    .if_empty_n(in_2_V_V_empty_n),
    .if_read(ResizeStream_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_27_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grouperPE_U0_outStream_V_V_din),
    .if_full_n(cnv_27_V_V_full_n),
    .if_write(grouperPE_U0_outStream_V_V_write),
    .if_dout(cnv_27_V_V_dout),
    .if_empty_n(cnv_27_V_V_empty_n),
    .if_read(Conv1DBuffer_new394_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_28_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new394_U0_out_V_V_din),
    .if_full_n(cnv_28_V_V_full_n),
    .if_write(Conv1DBuffer_new394_U0_out_V_V_write),
    .if_dout(cnv_28_V_V_dout),
    .if_empty_n(cnv_28_V_V_empty_n),
    .if_read(Conv1DMac_new395_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_29PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new395_U0_out_V_V_din),
    .if_full_n(cnv_29PRL_V_V_full_n),
    .if_write(Conv1DMac_new395_U0_out_V_V_write),
    .if_dout(cnv_29PRL_V_V_dout),
    .if_empty_n(cnv_29PRL_V_V_empty_n),
    .if_read(Relu1D396_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_30PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D396_U0_out_V_V_din),
    .if_full_n(cnv_30PRL_V_V_full_n),
    .if_write(Relu1D396_U0_out_V_V_write),
    .if_dout(cnv_30PRL_V_V_dout),
    .if_empty_n(cnv_30PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_31_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_1_U0_out_V_V_din),
    .if_full_n(cnv_31_V_V_full_n),
    .if_write(StreamingDataWidthCo_1_U0_out_V_V_write),
    .if_dout(cnv_31_V_V_dout),
    .if_empty_n(cnv_31_V_V_empty_n),
    .if_read(Conv1DBuffer_new398_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_32_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new398_U0_out_V_V_din),
    .if_full_n(cnv_32_V_V_full_n),
    .if_write(Conv1DBuffer_new398_U0_out_V_V_write),
    .if_dout(cnv_32_V_V_dout),
    .if_empty_n(cnv_32_V_V_empty_n),
    .if_read(Conv1DMac_new399_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_33PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new399_U0_out_V_V_din),
    .if_full_n(cnv_33PRL_V_V_full_n),
    .if_write(Conv1DMac_new399_U0_out_V_V_write),
    .if_dout(cnv_33PRL_V_V_dout),
    .if_empty_n(cnv_33PRL_V_V_empty_n),
    .if_read(Relu1D400_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_34PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D400_U0_out_V_V_din),
    .if_full_n(cnv_34PRL_V_V_full_n),
    .if_write(Relu1D400_U0_out_V_V_write),
    .if_dout(cnv_34PRL_V_V_dout),
    .if_empty_n(cnv_34PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_35_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_U0_out_V_V_din),
    .if_full_n(cnv_35_V_V_full_n),
    .if_write(StreamingDataWidthCo_U0_out_V_V_write),
    .if_dout(cnv_35_V_V_dout),
    .if_empty_n(cnv_35_V_V_empty_n),
    .if_read(Conv1DBuffer_new_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_36_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_U0_out_V_V_din),
    .if_full_n(cnv_36_V_V_full_n),
    .if_write(Conv1DBuffer_new_U0_out_V_V_write),
    .if_dout(cnv_36_V_V_dout),
    .if_empty_n(cnv_36_V_V_empty_n),
    .if_read(Conv1DMac_new_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_37PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_U0_out_V_V_din),
    .if_full_n(cnv_37PRL_V_V_full_n),
    .if_write(Conv1DMac_new_U0_out_V_V_write),
    .if_dout(cnv_37PRL_V_V_dout),
    .if_empty_n(cnv_37PRL_V_V_empty_n),
    .if_read(Relu1D_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_38PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_U0_out_V_V_din),
    .if_full_n(cnv_38PRL_V_V_full_n),
    .if_write(Relu1D_U0_out_V_V_write),
    .if_dout(cnv_38PRL_V_V_dout),
    .if_empty_n(cnv_38PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_39_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_2_U0_out_V_V_din),
    .if_full_n(cnv_39_V_V_full_n),
    .if_write(StreamingDataWidthCo_2_U0_out_V_V_write),
    .if_dout(cnv_39_V_V_dout),
    .if_empty_n(cnv_39_V_V_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_40_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingMaxPool_Pre_U0_out_V_V_din),
    .if_full_n(cnv_40_V_V_full_n),
    .if_write(StreamingMaxPool_Pre_U0_out_V_V_write),
    .if_dout(cnv_40_V_V_dout),
    .if_empty_n(cnv_40_V_V_empty_n),
    .if_read(Conv1DBuffer_new402_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_41_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new402_U0_out_V_V_din),
    .if_full_n(cnv_41_V_V_full_n),
    .if_write(Conv1DBuffer_new402_U0_out_V_V_write),
    .if_dout(cnv_41_V_V_dout),
    .if_empty_n(cnv_41_V_V_empty_n),
    .if_read(Conv1DMac_new403_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_42PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new403_U0_out_V_V_din),
    .if_full_n(cnv_42PRL_V_V_full_n),
    .if_write(Conv1DMac_new403_U0_out_V_V_write),
    .if_dout(cnv_42PRL_V_V_dout),
    .if_empty_n(cnv_42PRL_V_V_empty_n),
    .if_read(Relu1D404_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_43PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D404_U0_out_V_V_din),
    .if_full_n(cnv_43PRL_V_V_full_n),
    .if_write(Relu1D404_U0_out_V_V_write),
    .if_dout(cnv_43PRL_V_V_dout),
    .if_empty_n(cnv_43PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_44_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_3_U0_out_V_V_din),
    .if_full_n(cnv_44_V_V_full_n),
    .if_write(StreamingDataWidthCo_3_U0_out_V_V_write),
    .if_dout(cnv_44_V_V_dout),
    .if_empty_n(cnv_44_V_V_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_45_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DBuffer_new_1_U0_out_V_V_din),
    .if_full_n(cnv_45_V_V_full_n),
    .if_write(Conv1DBuffer_new_1_U0_out_V_V_write),
    .if_dout(cnv_45_V_V_dout),
    .if_empty_n(cnv_45_V_V_empty_n),
    .if_read(Conv1DMac_new_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_46PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Conv1DMac_new_1_U0_out_V_V_din),
    .if_full_n(cnv_46PRL_V_V_full_n),
    .if_write(Conv1DMac_new_1_U0_out_V_V_write),
    .if_dout(cnv_46PRL_V_V_dout),
    .if_empty_n(cnv_46PRL_V_V_empty_n),
    .if_read(Relu1D_1_U0_in_V_V_read)
);

fifo_w32_d2_A cnv_47PRL_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Relu1D_1_U0_out_V_V_din),
    .if_full_n(cnv_47PRL_V_V_full_n),
    .if_write(Relu1D_1_U0_out_V_V_write),
    .if_dout(cnv_47PRL_V_V_dout),
    .if_empty_n(cnv_47PRL_V_V_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_in_V_V_read)
);

fifo_w8_d2_A cnv_48_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(StreamingDataWidthCo_4_U0_out_V_V_din),
    .if_full_n(cnv_48_V_V_full_n),
    .if_write(StreamingDataWidthCo_4_U0_out_V_V_write),
    .if_dout(cnv_48_V_V_dout),
    .if_empty_n(cnv_48_V_V_empty_n),
    .if_read(ResizeStream_U0_in_V_V_read)
);

start_for_CloneStUhA start_for_CloneStUhA_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CloneStream_U0_din),
    .if_full_n(start_for_CloneStream_U0_full_n),
    .if_write(ResizeStream_3_U0_start_write),
    .if_dout(start_for_CloneStream_U0_dout),
    .if_empty_n(start_for_CloneStream_U0_empty_n),
    .if_read(CloneStream_U0_ap_ready)
);

start_for_grouperVhK start_for_grouperVhK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_grouperPE_U0_din),
    .if_full_n(start_for_grouperPE_U0_full_n),
    .if_write(ResizeStream_2_U0_start_write),
    .if_dout(start_for_grouperPE_U0_dout),
    .if_empty_n(start_for_grouperPE_U0_empty_n),
    .if_read(grouperPE_U0_ap_ready)
);

start_for_ResizeSWhU start_for_ResizeSWhU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ResizeStream_1_U0_din),
    .if_full_n(start_for_ResizeStream_1_U0_full_n),
    .if_write(CloneStream_U0_start_write),
    .if_dout(start_for_ResizeStream_1_U0_dout),
    .if_empty_n(start_for_ResizeStream_1_U0_empty_n),
    .if_read(ResizeStream_1_U0_ap_ready)
);

start_for_Conv1DBXh4 start_for_Conv1DBXh4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new394_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new394_U0_full_n),
    .if_write(grouperPE_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new394_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new394_U0_empty_n),
    .if_read(Conv1DBuffer_new394_U0_ap_ready)
);

start_for_Conv1DMYie start_for_Conv1DMYie_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new395_U0_din),
    .if_full_n(start_for_Conv1DMac_new395_U0_full_n),
    .if_write(Conv1DBuffer_new394_U0_start_write),
    .if_dout(start_for_Conv1DMac_new395_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new395_U0_empty_n),
    .if_read(Conv1DMac_new395_U0_ap_ready)
);

start_for_Relu1D3Zio start_for_Relu1D3Zio_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D396_U0_din),
    .if_full_n(start_for_Relu1D396_U0_full_n),
    .if_write(Conv1DMac_new395_U0_start_write),
    .if_dout(start_for_Relu1D396_U0_dout),
    .if_empty_n(start_for_Relu1D396_U0_empty_n),
    .if_read(Relu1D396_U0_ap_ready)
);

start_for_Streami0iy start_for_Streami0iy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_1_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
    .if_write(Relu1D396_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_1_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_1_U0_empty_n),
    .if_read(StreamingDataWidthCo_1_U0_ap_ready)
);

start_for_Conv1DB1iI start_for_Conv1DB1iI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new398_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new398_U0_full_n),
    .if_write(StreamingDataWidthCo_1_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new398_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new398_U0_empty_n),
    .if_read(Conv1DBuffer_new398_U0_ap_ready)
);

start_for_Conv1DM2iS start_for_Conv1DM2iS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new399_U0_din),
    .if_full_n(start_for_Conv1DMac_new399_U0_full_n),
    .if_write(Conv1DBuffer_new398_U0_start_write),
    .if_dout(start_for_Conv1DMac_new399_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new399_U0_empty_n),
    .if_read(Conv1DMac_new399_U0_ap_ready)
);

start_for_Relu1D43i2 start_for_Relu1D43i2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D400_U0_din),
    .if_full_n(start_for_Relu1D400_U0_full_n),
    .if_write(Conv1DMac_new399_U0_start_write),
    .if_dout(start_for_Relu1D400_U0_dout),
    .if_empty_n(start_for_Relu1D400_U0_empty_n),
    .if_read(Relu1D400_U0_ap_ready)
);

start_for_Streami4jc start_for_Streami4jc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_U0_full_n),
    .if_write(Relu1D400_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_U0_empty_n),
    .if_read(StreamingDataWidthCo_U0_ap_ready)
);

start_for_Conv1DB5jm start_for_Conv1DB5jm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_U0_full_n),
    .if_write(StreamingDataWidthCo_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_U0_empty_n),
    .if_read(Conv1DBuffer_new_U0_ap_ready)
);

start_for_Conv1DM6jw start_for_Conv1DM6jw_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_U0_din),
    .if_full_n(start_for_Conv1DMac_new_U0_full_n),
    .if_write(Conv1DBuffer_new_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_U0_empty_n),
    .if_read(Conv1DMac_new_U0_ap_ready)
);

start_for_Relu1D_U0 start_for_Relu1D_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_U0_din),
    .if_full_n(start_for_Relu1D_U0_full_n),
    .if_write(Conv1DMac_new_U0_start_write),
    .if_dout(start_for_Relu1D_U0_dout),
    .if_empty_n(start_for_Relu1D_U0_empty_n),
    .if_read(Relu1D_U0_ap_ready)
);

start_for_Streami7jG start_for_Streami7jG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_2_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
    .if_write(Relu1D_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_2_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_2_U0_empty_n),
    .if_read(StreamingDataWidthCo_2_U0_ap_ready)
);

start_for_Streami8jQ start_for_Streami8jQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingMaxPool_Pre_U0_din),
    .if_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
    .if_write(StreamingDataWidthCo_2_U0_start_write),
    .if_dout(start_for_StreamingMaxPool_Pre_U0_dout),
    .if_empty_n(start_for_StreamingMaxPool_Pre_U0_empty_n),
    .if_read(StreamingMaxPool_Pre_U0_ap_ready)
);

start_for_Conv1DB9j0 start_for_Conv1DB9j0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new402_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new402_U0_full_n),
    .if_write(StreamingMaxPool_Pre_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new402_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new402_U0_empty_n),
    .if_read(Conv1DBuffer_new402_U0_ap_ready)
);

start_for_Conv1DMbak start_for_Conv1DMbak_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new403_U0_din),
    .if_full_n(start_for_Conv1DMac_new403_U0_full_n),
    .if_write(Conv1DBuffer_new402_U0_start_write),
    .if_dout(start_for_Conv1DMac_new403_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new403_U0_empty_n),
    .if_read(Conv1DMac_new403_U0_ap_ready)
);

start_for_Relu1D4bbk start_for_Relu1D4bbk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D404_U0_din),
    .if_full_n(start_for_Relu1D404_U0_full_n),
    .if_write(Conv1DMac_new403_U0_start_write),
    .if_dout(start_for_Relu1D404_U0_dout),
    .if_empty_n(start_for_Relu1D404_U0_empty_n),
    .if_read(Relu1D404_U0_ap_ready)
);

start_for_Streamibck start_for_Streamibck_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_3_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
    .if_write(Relu1D404_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_3_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_3_U0_empty_n),
    .if_read(StreamingDataWidthCo_3_U0_ap_ready)
);

start_for_Conv1DBbdk start_for_Conv1DBbdk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DBuffer_new_1_U0_din),
    .if_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
    .if_write(StreamingDataWidthCo_3_U0_start_write),
    .if_dout(start_for_Conv1DBuffer_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DBuffer_new_1_U0_empty_n),
    .if_read(Conv1DBuffer_new_1_U0_ap_ready)
);

start_for_Conv1DMbek start_for_Conv1DMbek_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Conv1DMac_new_1_U0_din),
    .if_full_n(start_for_Conv1DMac_new_1_U0_full_n),
    .if_write(Conv1DBuffer_new_1_U0_start_write),
    .if_dout(start_for_Conv1DMac_new_1_U0_dout),
    .if_empty_n(start_for_Conv1DMac_new_1_U0_empty_n),
    .if_read(Conv1DMac_new_1_U0_ap_ready)
);

start_for_Relu1D_bfk start_for_Relu1D_bfk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Relu1D_1_U0_din),
    .if_full_n(start_for_Relu1D_1_U0_full_n),
    .if_write(Conv1DMac_new_1_U0_start_write),
    .if_dout(start_for_Relu1D_1_U0_dout),
    .if_empty_n(start_for_Relu1D_1_U0_empty_n),
    .if_read(Relu1D_1_U0_ap_ready)
);

start_for_Streamibgk start_for_Streamibgk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_StreamingDataWidthCo_4_U0_din),
    .if_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
    .if_write(Relu1D_1_U0_start_write),
    .if_dout(start_for_StreamingDataWidthCo_4_U0_dout),
    .if_empty_n(start_for_StreamingDataWidthCo_4_U0_empty_n),
    .if_read(StreamingDataWidthCo_4_U0_ap_ready)
);

start_for_ResizeSbhl start_for_ResizeSbhl_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ResizeStream_U0_din),
    .if_full_n(start_for_ResizeStream_U0_full_n),
    .if_write(StreamingDataWidthCo_4_U0_start_write),
    .if_dout(start_for_ResizeStream_U0_dout),
    .if_empty_n(start_for_ResizeStream_U0_empty_n),
    .if_read(ResizeStream_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_ResizeStream_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_ResizeStream_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_ResizeStream_2_U0_ap_ready <= ap_sync_ResizeStream_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_ResizeStream_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_ResizeStream_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_ResizeStream_3_U0_ap_ready <= ap_sync_ResizeStream_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ResizeStream_2_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        ResizeStream_2_U0_ap_ready_count <= (ResizeStream_2_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == ResizeStream_2_U0_ap_ready))) begin
        ResizeStream_2_U0_ap_ready_count <= (ResizeStream_2_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == ResizeStream_3_U0_ap_ready))) begin
        ResizeStream_3_U0_ap_ready_count <= (ResizeStream_3_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == ResizeStream_3_U0_ap_ready))) begin
        ResizeStream_3_U0_ap_ready_count <= (ResizeStream_3_U0_ap_ready_count + 2'd1);
    end
end

assign CloneStream_U0_ap_continue = 1'b1;

assign CloneStream_U0_ap_start = start_for_CloneStream_U0_empty_n;

assign Conv1DBuffer_new394_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new394_U0_ap_start = start_for_Conv1DBuffer_new394_U0_empty_n;

assign Conv1DBuffer_new398_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new398_U0_ap_start = start_for_Conv1DBuffer_new398_U0_empty_n;

assign Conv1DBuffer_new402_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new402_U0_ap_start = start_for_Conv1DBuffer_new402_U0_empty_n;

assign Conv1DBuffer_new_1_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_1_U0_ap_start = start_for_Conv1DBuffer_new_1_U0_empty_n;

assign Conv1DBuffer_new_U0_ap_continue = 1'b1;

assign Conv1DBuffer_new_U0_ap_start = start_for_Conv1DBuffer_new_U0_empty_n;

assign Conv1DMac_new395_U0_ap_continue = 1'b1;

assign Conv1DMac_new395_U0_ap_start = start_for_Conv1DMac_new395_U0_empty_n;

assign Conv1DMac_new399_U0_ap_continue = 1'b1;

assign Conv1DMac_new399_U0_ap_start = start_for_Conv1DMac_new399_U0_empty_n;

assign Conv1DMac_new403_U0_ap_continue = 1'b1;

assign Conv1DMac_new403_U0_ap_start = start_for_Conv1DMac_new403_U0_empty_n;

assign Conv1DMac_new_1_U0_ap_continue = 1'b1;

assign Conv1DMac_new_1_U0_ap_start = start_for_Conv1DMac_new_1_U0_empty_n;

assign Conv1DMac_new_U0_ap_continue = 1'b1;

assign Conv1DMac_new_U0_ap_start = start_for_Conv1DMac_new_U0_empty_n;

assign Relu1D396_U0_ap_continue = 1'b1;

assign Relu1D396_U0_ap_start = start_for_Relu1D396_U0_empty_n;

assign Relu1D400_U0_ap_continue = 1'b1;

assign Relu1D400_U0_ap_start = start_for_Relu1D400_U0_empty_n;

assign Relu1D404_U0_ap_continue = 1'b1;

assign Relu1D404_U0_ap_start = start_for_Relu1D404_U0_empty_n;

assign Relu1D_1_U0_ap_continue = 1'b1;

assign Relu1D_1_U0_ap_start = start_for_Relu1D_1_U0_empty_n;

assign Relu1D_U0_ap_continue = 1'b1;

assign Relu1D_U0_ap_start = start_for_Relu1D_U0_empty_n;

assign ResizeStream_1_U0_ap_continue = ap_sync_done;

assign ResizeStream_1_U0_ap_start = start_for_ResizeStream_1_U0_empty_n;

assign ResizeStream_1_U0_start_full_n = 1'b1;

assign ResizeStream_1_U0_start_write = 1'b0;

assign ResizeStream_2_U0_ap_continue = 1'b1;

assign ResizeStream_2_U0_ap_start = ((ap_sync_reg_ResizeStream_2_U0_ap_ready ^ 1'b1) & ap_start);

assign ResizeStream_3_U0_ap_continue = 1'b1;

assign ResizeStream_3_U0_ap_start = ((ap_sync_reg_ResizeStream_3_U0_ap_ready ^ 1'b1) & ap_start);

assign ResizeStream_U0_ap_continue = ap_sync_done;

assign ResizeStream_U0_ap_start = start_for_ResizeStream_U0_empty_n;

assign ResizeStream_U0_start_full_n = 1'b1;

assign ResizeStream_U0_start_write = 1'b0;

assign StreamingDataWidthCo_1_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_1_U0_ap_start = start_for_StreamingDataWidthCo_1_U0_empty_n;

assign StreamingDataWidthCo_2_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_2_U0_ap_start = start_for_StreamingDataWidthCo_2_U0_empty_n;

assign StreamingDataWidthCo_3_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_3_U0_ap_start = start_for_StreamingDataWidthCo_3_U0_empty_n;

assign StreamingDataWidthCo_4_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_4_U0_ap_start = start_for_StreamingDataWidthCo_4_U0_empty_n;

assign StreamingDataWidthCo_U0_ap_continue = 1'b1;

assign StreamingDataWidthCo_U0_ap_start = start_for_StreamingDataWidthCo_U0_empty_n;

assign StreamingMaxPool_Pre_U0_ap_continue = 1'b1;

assign StreamingMaxPool_Pre_U0_ap_start = start_for_StreamingMaxPool_Pre_U0_empty_n;

assign ap_done = ap_sync_done;

assign ap_idle = (grouperPE_U0_ap_idle & StreamingMaxPool_Pre_U0_ap_idle & StreamingDataWidthCo_U0_ap_idle & StreamingDataWidthCo_4_U0_ap_idle & StreamingDataWidthCo_3_U0_ap_idle & StreamingDataWidthCo_2_U0_ap_idle & StreamingDataWidthCo_1_U0_ap_idle & ResizeStream_U0_ap_idle & ResizeStream_3_U0_ap_idle & ResizeStream_2_U0_ap_idle & ResizeStream_1_U0_ap_idle & Relu1D_U0_ap_idle & Relu1D_1_U0_ap_idle & Relu1D404_U0_ap_idle & Relu1D400_U0_ap_idle & Relu1D396_U0_ap_idle & Conv1DMac_new_U0_ap_idle & Conv1DMac_new_1_U0_ap_idle & Conv1DMac_new403_U0_ap_idle & Conv1DMac_new399_U0_ap_idle & Conv1DMac_new395_U0_ap_idle & Conv1DBuffer_new_U0_ap_idle & Conv1DBuffer_new_1_U0_ap_idle & Conv1DBuffer_new402_U0_ap_idle & Conv1DBuffer_new398_U0_ap_idle & Conv1DBuffer_new394_U0_ap_idle & CloneStream_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_ResizeStream_2_U0_ap_ready = (ap_sync_reg_ResizeStream_2_U0_ap_ready | ResizeStream_2_U0_ap_ready);

assign ap_sync_ResizeStream_3_U0_ap_ready = (ap_sync_reg_ResizeStream_3_U0_ap_ready | ResizeStream_3_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (ResizeStream_U0_ap_done & ResizeStream_1_U0_ap_done);

assign ap_sync_ready = (ap_sync_ResizeStream_3_U0_ap_ready & ap_sync_ResizeStream_2_U0_ap_ready);

assign grouperPE_U0_ap_continue = 1'b1;

assign grouperPE_U0_ap_start = start_for_grouperPE_U0_empty_n;

assign input1_V_V_TREADY = ResizeStream_2_U0_in_V_V_TREADY;

assign inputGrp_V_V_TREADY = ResizeStream_3_U0_in_V_V_TREADY;

assign outputGrp_V_V_TDATA = ResizeStream_1_U0_out_V_V_TDATA;

assign outputGrp_V_V_TVALID = ResizeStream_1_U0_out_V_V_TVALID;

assign s2_out_V_V_TDATA = ResizeStream_U0_out_V_V_TDATA;

assign s2_out_V_V_TVALID = ResizeStream_U0_out_V_V_TVALID;

assign start_for_CloneStream_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new394_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new398_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new402_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_1_U0_din = 1'b1;

assign start_for_Conv1DBuffer_new_U0_din = 1'b1;

assign start_for_Conv1DMac_new395_U0_din = 1'b1;

assign start_for_Conv1DMac_new399_U0_din = 1'b1;

assign start_for_Conv1DMac_new403_U0_din = 1'b1;

assign start_for_Conv1DMac_new_1_U0_din = 1'b1;

assign start_for_Conv1DMac_new_U0_din = 1'b1;

assign start_for_Relu1D396_U0_din = 1'b1;

assign start_for_Relu1D400_U0_din = 1'b1;

assign start_for_Relu1D404_U0_din = 1'b1;

assign start_for_Relu1D_1_U0_din = 1'b1;

assign start_for_Relu1D_U0_din = 1'b1;

assign start_for_ResizeStream_1_U0_din = 1'b1;

assign start_for_ResizeStream_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_1_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_2_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_3_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_4_U0_din = 1'b1;

assign start_for_StreamingDataWidthCo_U0_din = 1'b1;

assign start_for_StreamingMaxPool_Pre_U0_din = 1'b1;

assign start_for_grouperPE_U0_din = 1'b1;

endmodule //computeS2
