Analysis & Synthesis report for two_d_dct
Tue Mar 31 14:48:00 2009
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |two_d_dct|data_valid_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 16. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 17. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 18. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 19. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 20. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 21. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 22. Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 23. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 24. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 25. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 26. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 27. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 28. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 29. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 30. Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
 31. Source assignments for row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4
 32. Source assignments for row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2
 33. Parameter Settings for User Entity Instance: Top-level Entity: |two_d_dct
 34. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1
 35. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component
 36. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component
 37. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component
 38. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component
 39. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component
 40. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component
 41. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component
 42. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component
 43. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component
 44. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component
 45. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component
 46. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component
 47. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component
 48. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component
 49. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component
 50. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component
 51. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component
 52. Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component
 53. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component
 69. Parameter Settings for Inferred Entity Instance: row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0
 70. Parameter Settings for Inferred Entity Instance: row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1
 71. lpm_mult Parameter Settings by Entity Instance
 72. altmult_add Parameter Settings by Entity Instance
 73. altshift_taps Parameter Settings by Entity Instance
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Mar 31 14:48:00 2009    ;
; Quartus II Version            ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                 ; two_d_dct                                ;
; Top-level Entity Name         ; two_d_dct                                ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 654                                      ;
;     Dedicated logic registers ; 952                                      ;
; Total registers               ; 952                                      ;
; Total pins                    ; 34                                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 3,014                                    ;
; DSP block 9-bit elements      ; 18                                       ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2S15F484C3       ;                    ;
; Top-level entity name                                        ; two_d_dct          ; two_d_dct          ;
; Family name                                                  ; Stratix II         ; Stratix            ;
; Preserve fewer node names                                    ; Off                ; On                 ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; adder.v                          ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/adder.v                ;
; column_dct.v                     ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v           ;
; dct.v                            ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v                  ;
; four_mult_add.v                  ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add.v        ;
; four_mult_add_blk.v              ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add_blk.v    ;
; one_mult_blk.v                   ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/one_mult_blk.v         ;
; ram_tpmtx.v                      ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v            ;
; row_dct.v                        ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/row_dct.v              ;
; subtractor.v                     ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/subtractor.v           ;
; transpose_matrix.v               ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v     ;
; two_d_dct.v                      ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v            ;
; two_mult_add.v                   ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add.v         ;
; two_mult_add_blk.v               ; yes             ; User Verilog HDL File        ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add_blk.v     ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/addcore.inc                                                                     ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/look_add.inc                                                                    ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/bypassff.inc                                                                    ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altshift.inc                                                                    ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/alt_mercury_add_sub.inc                                                         ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/aglobal80.inc                                                                   ;
; db/add_sub_n2j.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf     ;
; db/add_sub_o3j.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_o3j.tdf     ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/multcore.inc                                                                    ;
; db/mult_lar.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_lar.tdf        ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altmult_add.tdf                                                                 ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                            ;
; stratix_mac_out.inc              ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/stratix_mac_out.inc                                                             ;
; db/mult_add_8ja3.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_add_8ja3.tdf   ;
; db/mult_add_tc05.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_add_tc05.tdf   ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altrom.inc                                                                      ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altram.inc                                                                      ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altdpram.inc                                                                    ;
; altqpram.inc                     ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altqpram.inc                                                                    ;
; db/altsyncram_47n1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/altshift_taps.tdf                                                               ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/80/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;
; db/shift_taps_c2n.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_c2n.tdf  ;
; db/altsyncram_j561.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_j561.tdf ;
; db/cntr_mlf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_mlf.tdf        ;
; db/cntr_95h.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_95h.tdf        ;
; db/shift_taps_a2n.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_a2n.tdf  ;
; db/altsyncram_aua1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_aua1.tdf ;
; db/cntr_c5h.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_c5h.tdf        ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 654   ;
; Dedicated logic registers                     ; 952   ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 123   ;
;                                               ;       ;
; Total combinational functions                 ; 654   ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 140   ;
;     -- 5 input functions                      ; 56    ;
;     -- 4 input functions                      ; 17    ;
;     -- <=3 input functions                    ; 441   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 275   ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 271   ;
;     -- shared arithmetic mode                 ; 108   ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 952   ;
;                                               ;       ;
; Total registers                               ; 952   ;
;     -- Dedicated logic registers              ; 952   ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 476   ;
;                                               ;       ;
; I/O pins                                      ; 34    ;
; Total block memory bits                       ; 3014  ;
; DSP block 9-bit elements                      ; 18    ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 1383  ;
; Total fan-out                                 ; 10421 ;
; Average fan-out                               ; 5.03  ;
+-----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |two_d_dct                                           ; 654 (40)          ; 952 (53)     ; 3014              ; 18           ; 0       ; 9         ; 0         ; 34   ; 0            ; |two_d_dct                                                                                                                                                                       ; work         ;
;    |column_dct:col_dct_inst|                         ; 99 (99)           ; 23 (23)      ; 1408              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst                                                                                                                                               ; work         ;
;       |ram_tpmtx:ram0|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram0                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram1|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram1                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram2|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram2                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram3|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram3                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram4|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram4                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram5|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram5                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram6|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram6                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |ram_tpmtx:ram7|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram7                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component                                                                                                ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;    |row_dct:row_dct_inst|                            ; 495 (66)          ; 861 (176)    ; 198               ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst                                                                                                                                                  ; work         ;
;       |dct:u1|                                       ; 429 (129)         ; 685 (356)    ; 198               ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1                                                                                                                                           ; work         ;
;          |adder:adder_s1_0|                          ; 22 (0)            ; 22 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 22 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 22 (22)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s1_1|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s1_2|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s1_3|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s2_0|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s2_1|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |adder:adder_s3_0|                          ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0                                                                                                                          ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)            ; 21 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                |add_sub_n2j:auto_generated|          ; 22 (22)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;          |altshift_taps:stage4_0_0p_rtl_1|           ; 9 (0)             ; 5 (0)        ; 66                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1                                                                                                           ; work         ;
;             |shift_taps_a2n:auto_generated|          ; 9 (1)             ; 5 (1)        ; 66                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated                                                                             ; work         ;
;                |altsyncram_aua1:altsyncram2|         ; 0 (0)             ; 0 (0)        ; 66                ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2                                                 ; work         ;
;                |cntr_c5h:cntr3|                      ; 4 (4)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_c5h:cntr3                                                              ; work         ;
;                |cntr_mlf:cntr1|                      ; 4 (4)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_mlf:cntr1                                                              ; work         ;
;          |altshift_taps:stage6_3_0p_rtl_0|           ; 10 (0)            ; 6 (0)        ; 132               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0                                                                                                           ; work         ;
;             |shift_taps_c2n:auto_generated|          ; 10 (3)            ; 6 (3)        ; 132               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated                                                                             ; work         ;
;                |altsyncram_j561:altsyncram4|         ; 0 (0)             ; 0 (0)        ; 132               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4                                                 ; work         ;
;                |cntr_95h:cntr5|                      ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_95h:cntr5                                                              ; work         ;
;                |cntr_mlf:cntr1|                      ; 4 (4)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_mlf:cntr1                                                              ; work         ;
;          |four_mult_add_blk:four_mult_add_blk_inst0| ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0                                                                                                 ; work         ;
;             |four_mult_add:four_mult_add_inst|       ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst                                                                ; work         ;
;                |altmult_add:ALTMULT_ADD_component|   ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component                              ; work         ;
;                   |mult_add_tc05:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated ; work         ;
;          |one_mult_blk:one_mult_blk_inst0|           ; 0 (0)             ; 44 (0)       ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0                                                                                                           ; work         ;
;             |lpm_mult:lpm_mult_component|            ; 0 (0)             ; 44 (0)       ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component                                                                               ; work         ;
;                |mult_lar:auto_generated|             ; 0 (0)             ; 44 (44)      ; 0                 ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated                                                       ; work         ;
;          |subtractor:subtractor_s1_4|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s1_5|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s1_6|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s1_7|                ; 19 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 19 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 19 (19)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s2_2|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s2_3|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |subtractor:subtractor_s3_1|                ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1                                                                                                                ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)            ; 18 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                |add_sub_o3j:auto_generated|          ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;          |two_mult_add_blk:two_mult_add_blk_inst0|   ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0                                                                                                   ; work         ;
;             |two_mult_add:two_mult_add_inst|         ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst                                                                    ; work         ;
;                |altmult_add:ALTMULT_ADD_component|   ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component                                  ; work         ;
;                   |mult_add_8ja3:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated     ; work         ;
;          |two_mult_add_blk:two_mult_add_blk_inst1|   ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1                                                                                                   ; work         ;
;             |two_mult_add:two_mult_add_inst|         ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst                                                                    ; work         ;
;                |altmult_add:ALTMULT_ADD_component|   ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component                                  ; work         ;
;                   |mult_add_8ja3:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0                 ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |two_d_dct|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated     ; work         ;
;    |transpose_matrix:tp_mtx_inst|                    ; 20 (20)           ; 15 (15)      ; 1408              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst                                                                                                                                          ; work         ;
;       |ram_tpmtx:ram0|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram1|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram2|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram3|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram4|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram5|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram6|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;       |ram_tpmtx:ram7|                               ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component                                                                                           ; work         ;
;             |altsyncram_47n1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 176               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |two_d_dct|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 22           ; 3            ; 22           ; 66   ; None ;
; row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 44           ; 3            ; 44           ; 132  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
; transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 22           ; 8            ; 22           ; 176  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 1           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 2           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 1           ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 18          ;
; Signed Multipliers               ; 9           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |two_d_dct|data_valid_state                                                            ;
+--------------------------+-----------------------+--------------------------+--------------------------+
; Name                     ; data_valid_state.idle ; data_valid_state.col_dct ; data_valid_state.row_dct ;
+--------------------------+-----------------------+--------------------------+--------------------------+
; data_valid_state.idle    ; 0                     ; 0                        ; 0                        ;
; data_valid_state.row_dct ; 1                     ; 0                        ; 1                        ;
; data_valid_state.col_dct ; 1                     ; 1                        ; 0                        ;
+--------------------------+-----------------------+--------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_1p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_0p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_1p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_0p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_1p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_0p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_1p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_4_0p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_1p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_0p[21]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_1p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_0p[20]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_1p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_0p[19]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_1p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|stage4_6_0p[18]                                                                                           ; Lost fanout                                                                                                                                      ;
; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ; Lost fanout                                                                                                                                      ;
; transpose_matrix:tp_mtx_inst|tm_cnt[0]                                                                                                ; Merged with dct_cnt[0]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[0]                                                                                          ; Merged with dct_cnt[0]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[1]                                                                                          ; Merged with dct_cnt[1]                                                                                                                           ;
; transpose_matrix:tp_mtx_inst|tm_cnt[1]                                                                                                ; Merged with dct_cnt[1]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[2]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[2]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[2]                                                                                                ; Merged with dct_cnt[2]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[3]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[3]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[3]                                                                                                ; Merged with dct_cnt[3]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[4]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[4]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[4]                                                                                                ; Merged with dct_cnt[4]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[5]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[5]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[5]                                                                                                ; Merged with dct_cnt[5]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[6]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[6]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[6]                                                                                                ; Merged with dct_cnt[6]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|mux_clken_cnt[7]                                                                                          ; Merged with transpose_matrix:tp_mtx_inst|tm_cnt[7]                                                                                               ;
; transpose_matrix:tp_mtx_inst|tm_cnt[7]                                                                                                ; Merged with dct_cnt[7]                                                                                                                           ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]            ; Merged with row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0] ;
; Total Number of Removed Registers = 62                                                                                                ;                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal ; Registers Removed due to This Register                                                                                                ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[21] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_4_1p[21],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_4_0p[21],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[20] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_4_1p[20],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_4_0p[20],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[19] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_4_1p[19],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_4_0p[19],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ;
; row_dct:row_dct_inst|dct:u1|stage4_4_2p[18] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_4_1p[18],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_4_0p[18],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[21] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_6_1p[21],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_6_0p[21],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[20] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_6_1p[20],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_6_0p[20],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[19] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_6_1p[19],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_6_0p[19],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ;
; row_dct:row_dct_inst|dct:u1|stage4_6_2p[18] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|stage4_6_1p[18],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|stage4_6_0p[18],                                                                                          ;
;                                             ;                    ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[21] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21] ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[20] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20] ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[19] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19] ;
; row_dct:row_dct_inst|dct:u1|stage4_5_0p[18] ; Lost Fanouts       ; row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18] ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 952   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 869   ;
; Number of registers using Asynchronous Load  ; 3     ;
; Number of registers using Clock Enable       ; 789   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|dffe6 ; 44      ;
; row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|dffe4 ; 22      ;
; Total number of inverted registers = 2                                                          ;         ;
+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 4:1                ; 18 bits   ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; Yes        ; |two_d_dct|row_dct:row_dct_inst|dct:u1|stage4_5_sel[14] ;
; 4:1                ; 36 bits   ; 72 ALUTs      ; 72 ALUTs             ; 0 ALUTs                ; Yes        ; |two_d_dct|row_dct:row_dct_inst|dct:u1|stage4_6_sel[6]  ;
; 8:1                ; 22 bits   ; 110 ALUTs     ; 110 ALUTs            ; 0 ALUTs                ; Yes        ; |two_d_dct|dct_out[0]~reg0                              ;
; 9:1                ; 8 bits    ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; Yes        ; |two_d_dct|row_dct:row_dct_inst|data_t0[8]              ;
; 9:1                ; 14 bits   ; 84 ALUTs      ; 70 ALUTs             ; 14 ALUTs               ; Yes        ; |two_d_dct|row_dct:row_dct_inst|data_t0[0]              ;
; 3:1                ; 18 bits   ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; No         ; |two_d_dct|row_dct:row_dct_inst|dct:u1|Add5             ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; No         ; |two_d_dct|Selector2                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |two_d_dct ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; idle           ; 0     ; Signed Integer                                   ;
; row_dct        ; 1     ; Signed Integer                                   ;
; col_dct        ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1 ;
+----------------------+---------+-----------------------------------------+
; Parameter Name       ; Value   ; Type                                    ;
+----------------------+---------+-----------------------------------------+
; constant_09808_14_8  ; 251     ; Signed Integer                          ;
; constant_m09808_14_8 ; 4194053 ; Signed Integer                          ;
; constant_092388      ; 236     ; Signed Integer                          ;
; constant_m092388     ; 4194068 ; Signed Integer                          ;
; constant_08315_14_8  ; 212     ; Signed Integer                          ;
; constant_070711      ; 181     ; Signed Integer                          ;
; constant_05556_14_8  ; 142     ; Signed Integer                          ;
; constant_m05556_14_8 ; 4194161 ; Signed Integer                          ;
; constant_038268      ; 98      ; Signed Integer                          ;
; constant_01951_14_8  ; 50      ; Signed Integer                          ;
; constant_m01951_14_8 ; 4194254 ; Signed Integer                          ;
+----------------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                              ;
; CBXI_PARAMETER         ; add_sub_n2j ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_o3j ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                                                         ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                                                         ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                                                         ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 36         ; Signed Integer                                                         ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 5          ; Signed Integer                                                         ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 1          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Stratix II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_lar   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                  ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                               ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                               ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                               ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                               ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                               ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                        ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                               ;
; WIDTH_RESULT                          ; 37                ; Signed Integer                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                        ; mult_add_8ja3     ; Untyped                                                                                                               ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped                                                                                                               ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                  ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                               ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                               ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                               ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                               ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                               ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                               ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                               ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                        ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                               ;
; WIDTH_RESULT                          ; 37                ; Signed Integer                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                        ; mult_add_8ja3     ; Untyped                                                                                                               ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped                                                                                                               ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                      ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                            ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                   ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                   ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                   ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                   ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                   ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                   ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                   ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                   ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                   ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                   ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                   ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                   ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                   ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                   ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                   ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                   ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                   ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                   ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                   ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                   ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                   ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                   ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                   ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                   ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                   ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                   ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                   ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                   ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                   ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                   ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                   ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                                                                                                   ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                                   ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                   ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                   ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                   ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                   ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                   ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                   ;
; NUMBER_OF_MULTIPLIERS                 ; 4                 ; Signed Integer                                                                                                            ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                                   ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                   ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                   ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                   ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                   ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                   ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                   ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                   ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                   ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                   ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                   ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                   ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                   ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                   ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                   ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                   ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                   ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                   ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                   ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                   ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped                                                                                                                   ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped                                                                                                                   ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                   ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                   ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                   ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                   ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                   ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                   ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                   ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                   ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                   ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                   ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                   ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                   ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                   ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                   ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                   ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                   ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                   ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                   ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                   ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                   ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                   ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                            ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                            ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                   ;
; WIDTH_RESULT                          ; 38                ; Signed Integer                                                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                   ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                        ; mult_add_tc05     ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped                                                                                                                   ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 22                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                 ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 22                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 176                  ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47n1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                    ;
; WIDTH          ; 44             ; Untyped                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_c2n ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1 ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                    ;
; WIDTH          ; 22             ; Untyped                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_a2n ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                       ;
; Entity Instance                       ; row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                      ;
;     -- LPM_WIDTHB                     ; 18                                                                                      ;
;     -- LPM_WIDTHP                     ; 36                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                                ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                        ;
; Entity Instance                       ; row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                     ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                        ;
;     -- port_signa                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- port_signb                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                   ;
;     -- WIDTH_A                        ; 18                                                                                                                                       ;
;     -- WIDTH_B                        ; 18                                                                                                                                       ;
;     -- WIDTH_RESULT                   ; 37                                                                                                                                       ;
; Entity Instance                       ; row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                     ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                        ;
;     -- port_signa                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- port_signb                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                   ;
;     -- WIDTH_A                        ; 18                                                                                                                                       ;
;     -- WIDTH_B                        ; 18                                                                                                                                       ;
;     -- WIDTH_RESULT                   ; 37                                                                                                                                       ;
; Entity Instance                       ; row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                     ;
;     -- NUMBER_OF_MULTIPLIERS          ; 4                                                                                                                                        ;
;     -- port_signa                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- port_signb                     ; PORT_CONNECTIVITY                                                                                                                        ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                   ;
;     -- WIDTH_A                        ; 18                                                                                                                                       ;
;     -- WIDTH_B                        ; 18                                                                                                                                       ;
;     -- WIDTH_RESULT                   ; 38                                                                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                      ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 2                                                           ;
; Entity Instance            ; row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                           ;
;     -- TAP_DISTANCE        ; 3                                                           ;
;     -- WIDTH               ; 44                                                          ;
; Entity Instance            ; row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                           ;
;     -- TAP_DISTANCE        ; 5                                                           ;
;     -- WIDTH               ; 22                                                          ;
+----------------------------+-------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Tue Mar 31 14:47:39 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off two_d_dct -c two_d_dct
Info: Found 1 design units, including 1 entities, in source file adder.v
    Info: Found entity 1: adder
Info: Found 1 design units, including 1 entities, in source file column_dct.v
    Info: Found entity 1: column_dct
Info: Found 1 design units, including 1 entities, in source file dct.v
    Info: Found entity 1: dct
Info: Found 1 design units, including 1 entities, in source file four_mult_add.v
    Info: Found entity 1: four_mult_add
Info: Found 1 design units, including 1 entities, in source file four_mult_add_blk.v
    Info: Found entity 1: four_mult_add_blk
Info: Found 1 design units, including 1 entities, in source file one_mult_blk.v
    Info: Found entity 1: one_mult_blk
Info: Found 1 design units, including 1 entities, in source file ram_tpmtx.v
    Info: Found entity 1: ram_tpmtx
Info: Found 1 design units, including 1 entities, in source file row_dct.v
    Info: Found entity 1: row_dct
Info: Found 1 design units, including 1 entities, in source file subtractor.v
    Info: Found entity 1: subtractor
Info: Found 1 design units, including 1 entities, in source file transpose_matrix.v
    Info: Found entity 1: transpose_matrix
Info: Found 1 design units, including 1 entities, in source file two_d_dct.v
    Info: Found entity 1: two_d_dct
Info: Found 1 design units, including 1 entities, in source file two_mult_add.v
    Info: Found entity 1: two_mult_add
Info: Found 1 design units, including 1 entities, in source file two_mult_add_blk.v
    Info: Found entity 1: two_mult_add_blk
Info: Elaborating entity "two_d_dct" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at two_d_dct.v(26): object "col_dct_clken" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at two_d_dct.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at two_d_dct.v(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at two_d_dct.v(119): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "row_dct" for hierarchy "row_dct:row_dct_inst"
Info: Elaborating entity "dct" for hierarchy "row_dct:row_dct_inst|dct:u1"
Warning (10230): Verilog HDL assignment warning at dct.v(326): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at dct.v(343): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "adder" for hierarchy "row_dct:row_dct_inst|dct:u1|adder:adder_s1_0"
Info: Elaborating entity "lpm_add_sub" for hierarchy "row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_width" = "22"
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info: Parameter "lpm_pipeline" = "1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_n2j.tdf
    Info: Found entity 1: add_sub_n2j
Info: Elaborating entity "add_sub_n2j" for hierarchy "row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated"
Info: Elaborating entity "subtractor" for hierarchy "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4"
Info: Elaborating entity "lpm_add_sub" for hierarchy "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_width" = "22"
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info: Parameter "lpm_pipeline" = "1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_o3j.tdf
    Info: Found entity 1: add_sub_o3j
Info: Elaborating entity "add_sub_o3j" for hierarchy "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated"
Info: Elaborating entity "one_mult_blk" for hierarchy "row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0"
Info: Elaborating entity "lpm_mult" for hierarchy "row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_widtha" = "18"
    Info: Parameter "lpm_widthb" = "18"
    Info: Parameter "lpm_widthp" = "36"
    Info: Parameter "lpm_widths" = "36"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_pipeline" = "5"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=1"
Info: Found 1 design units, including 1 entities, in source file db/mult_lar.tdf
    Info: Found entity 1: mult_lar
Info: Elaborating entity "mult_lar" for hierarchy "row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated"
Info: Elaborating entity "two_mult_add_blk" for hierarchy "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0"
Info: Elaborating entity "two_mult_add" for hierarchy "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst"
Info: Elaborating entity "altmult_add" for hierarchy "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR3"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR3"
    Info: Parameter "signed_aclr_a" = "ACLR3"
    Info: Parameter "signed_register_a" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "2"
    Info: Parameter "multiplier_aclr0" = "ACLR3"
    Info: Parameter "signed_aclr_b" = "ACLR3"
    Info: Parameter "signed_register_b" = "CLOCK0"
    Info: Parameter "multiplier_aclr1" = "ACLR3"
    Info: Parameter "input_aclr_b0" = "ACLR3"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "width_result" = "37"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "input_aclr_b1" = "ACLR3"
    Info: Parameter "input_aclr_a0" = "ACLR3"
    Info: Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "input_source_b1" = "DATAB"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_aclr_a1" = "ACLR3"
    Info: Parameter "input_source_a1" = "DATAA"
    Info: Parameter "addnsub_multiplier_aclr1" = "ACLR3"
    Info: Parameter "output_aclr" = "ACLR3"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "width_a" = "18"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "width_b" = "18"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR3"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_8ja3.tdf
    Info: Found entity 1: mult_add_8ja3
Info: Elaborating entity "mult_add_8ja3" for hierarchy "row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated"
Info: Elaborating entity "four_mult_add_blk" for hierarchy "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0"
Info: Elaborating entity "four_mult_add" for hierarchy "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst"
Info: Elaborating entity "altmult_add" for hierarchy "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info: Parameter "input_register_b2" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR3"
    Info: Parameter "input_register_b3" = "CLOCK0"
    Info: Parameter "input_register_a2" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR3"
    Info: Parameter "input_register_a3" = "CLOCK0"
    Info: Parameter "multiplier_register2" = "CLOCK0"
    Info: Parameter "signed_aclr_a" = "ACLR3"
    Info: Parameter "signed_register_a" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "4"
    Info: Parameter "multiplier_register3" = "CLOCK0"
    Info: Parameter "multiplier_aclr0" = "ACLR3"
    Info: Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR3"
    Info: Parameter "signed_aclr_b" = "ACLR3"
    Info: Parameter "signed_register_b" = "CLOCK0"
    Info: Parameter "multiplier_aclr1" = "ACLR3"
    Info: Parameter "input_aclr_b0" = "ACLR3"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "width_result" = "38"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "multiplier_aclr2" = "ACLR3"
    Info: Parameter "input_aclr_b1" = "ACLR3"
    Info: Parameter "input_aclr_a0" = "ACLR3"
    Info: Parameter "multiplier3_direction" = "ADD"
    Info: Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "input_source_b1" = "DATAB"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "multiplier_aclr3" = "ACLR3"
    Info: Parameter "input_aclr_b2" = "ACLR3"
    Info: Parameter "input_aclr_a1" = "ACLR3"
    Info: Parameter "input_source_b2" = "DATAB"
    Info: Parameter "input_source_a1" = "DATAA"
    Info: Parameter "input_aclr_b3" = "ACLR3"
    Info: Parameter "input_aclr_a2" = "ACLR3"
    Info: Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_aclr1" = "ACLR3"
    Info: Parameter "output_aclr" = "ACLR3"
    Info: Parameter "input_source_b3" = "DATAB"
    Info: Parameter "input_source_a2" = "DATAA"
    Info: Parameter "input_aclr_a3" = "ACLR3"
    Info: Parameter "input_source_a3" = "DATAA"
    Info: Parameter "addnsub_multiplier_aclr3" = "ACLR3"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "width_a" = "18"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "width_b" = "18"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR3"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_tc05.tdf
    Info: Found entity 1: mult_add_tc05
Info: Elaborating entity "mult_add_tc05" for hierarchy "row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated"
Info: Elaborating entity "transpose_matrix" for hierarchy "transpose_matrix:tp_mtx_inst"
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(84): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(101): truncated value with size 32 to match size of target (3)
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(109): variable "ram0_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(110): variable "ram1_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(111): variable "ram2_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(112): variable "ram3_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(113): variable "ram4_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(114): variable "ram5_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(115): variable "ram6_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(116): variable "ram7_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(130): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(153): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(171): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(188): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "ram_tpmtx" for hierarchy "transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0"
Warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Info: Elaborating entity "altsyncram" for hierarchy "transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "maximum_depth" = "176"
    Info: Parameter "width_a" = "22"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "width_b" = "22"
    Info: Parameter "widthad_b" = "3"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "CLEAR0"
    Info: Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info: Parameter "address_aclr_a" = "CLEAR0"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "address_aclr_b" = "CLEAR0"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "intended_device_family" = "Stratix"
Warning: Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Warning: Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_47n1.tdf
    Info: Found entity 1: altsyncram_47n1
Info: Elaborating entity "altsyncram_47n1" for hierarchy "transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated"
Warning: Variable or input pin "aclr0" is defined but never used
Info: Elaborating entity "column_dct" for hierarchy "column_dct:col_dct_inst"
Warning (10230): Verilog HDL assignment warning at column_dct.v(77): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at column_dct.v(101): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at column_dct.v(118): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at column_dct.v(131): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at column_dct.v(150): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at column_dct.v(166): truncated value with size 32 to match size of target (3)
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(174): variable "ram0_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(175): variable "ram1_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(176): variable "ram2_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(177): variable "ram3_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(178): variable "ram4_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(179): variable "ram5_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(180): variable "ram6_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at column_dct.v(181): variable "ram7_q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12020): Port "constant_four" on the entity instantiation of "four_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_one" on the entity instantiation of "four_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_three" on the entity instantiation of "four_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_two" on the entity instantiation of "four_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_one" on the entity instantiation of "two_mult_add_blk_inst1" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_two" on the entity instantiation of "two_mult_add_blk_inst1" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_one" on the entity instantiation of "two_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "constant_two" on the entity instantiation of "two_mult_add_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "one_mult_blk_inst0" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored.
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[0]" merged to single register "dct_cnt[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[0]" merged to single register "dct_cnt[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[1]" merged to single register "dct_cnt[1]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[1]" merged to single register "dct_cnt[1]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[2]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[2]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[2]" merged to single register "dct_cnt[2]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[3]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[3]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[3]" merged to single register "dct_cnt[3]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[4]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[4]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[4]" merged to single register "dct_cnt[4]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[5]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[5]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[5]" merged to single register "dct_cnt[5]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[6]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[6]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[6]" merged to single register "dct_cnt[6]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|mux_clken_cnt[7]" merged to single register "transpose_matrix:tp_mtx_inst|tm_cnt[7]"
    Info (13350): Duplicate register "transpose_matrix:tp_mtx_inst|tm_cnt[7]" merged to single register "dct_cnt[7]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
    Info (13350): Duplicate register "row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated|pipeline_dffe[0]" merged to single register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[0]"
Info: State machine "|two_d_dct|data_valid_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|two_d_dct|data_valid_state"
Info: Encoding result for state machine "|two_d_dct|data_valid_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "data_valid_state.idle"
        Info: Encoded state bit "data_valid_state.col_dct"
        Info: Encoded state bit "data_valid_state.row_dct"
    Info: State "|two_d_dct|data_valid_state.idle" uses code string "000"
    Info: State "|two_d_dct|data_valid_state.row_dct" uses code string "101"
    Info: State "|two_d_dct|data_valid_state.col_dct" uses code string "110"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "row_dct:row_dct_inst|dct:u1|stage6_3_0p[0]~154"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 44
    Info: Inferred altshift_taps megafunction from the following design logic: "row_dct:row_dct_inst|dct:u1|stage4_0_0p[0]~154"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 5
        Info: Parameter WIDTH set to 22
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "44"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_c2n.tdf
    Info: Found entity 1: shift_taps_c2n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j561.tdf
    Info: Found entity 1: altsyncram_j561
Info: Found 1 design units, including 1 entities, in source file db/cntr_mlf.tdf
    Info: Found entity 1: cntr_mlf
Info: Found 1 design units, including 1 entities, in source file db/cntr_95h.tdf
    Info: Found entity 1: cntr_95h
Info: Elaborated megafunction instantiation "row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1"
Info: Instantiated megafunction "row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "5"
    Info: Parameter "WIDTH" = "22"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_a2n.tdf
    Info: Found entity 1: shift_taps_a2n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aua1.tdf
    Info: Found entity 1: altsyncram_aua1
Info: Found 1 design units, including 1 entities, in source file db/cntr_c5h.tdf
    Info: Found entity 1: cntr_c5h
Info: Registers with preset signals will power-up high
Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_5_0p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_5_0p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_5_0p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_5_0p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_2p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_1p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_0p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_2p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_1p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_0p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_2p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_1p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_0p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_2p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_1p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_4_0p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_2p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_1p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_0p[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[21]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_2p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_1p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_0p[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[20]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_2p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_1p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_0p[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[19]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_2p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_1p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|stage4_6_0p[18]" lost all its fanouts during netlist optimizations.
    Info: Register "row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated|pipeline_dffe[18]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.map.smsg
Info: Implemented 1611 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 23 output pins
    Info: Implemented 1141 logic cells
    Info: Implemented 418 RAM segments
    Info: Implemented 18 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Tue Mar 31 14:48:00 2009
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.map.smsg.


