git clone --depth 1 --no-tags https://github.com/zechenwang00/ECE-5760-FHP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642267874
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Encoder_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642395807
git clone --depth 1 --no-tags https://github.com/nikitapatil1233/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642396831
git clone --depth 1 --no-tags https://github.com/Akashgouda4/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642461739
git clone --depth 1 --no-tags https://github.com/3ab3at/AES-Caravel-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643195965
git clone --depth 1 --no-tags https://github.com/dila128/mors_code_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646793482
git clone --depth 1 --no-tags https://github.com/hwlabnitc/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646805722
git clone --depth 1 --no-tags https://github.com/TheYash27/PWM_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646693425
git clone --depth 1 --no-tags https://github.com/bpsswu/Arm_Cortex-M3_HWnSW_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645689672
git clone --depth 1 --no-tags https://github.com/Jingtao01Zhong/RISC-V-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646824543
git clone --depth 1 --no-tags https://github.com/franciscod/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647899143
git clone --depth 1 --no-tags https://github.com/Anindya-06/4-Bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647893535
git clone --depth 1 --no-tags https://github.com/NidhiADarak/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642280232
git clone --depth 1 --no-tags https://github.com/Lucalini/Multi-Output-4-Bit-Up-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648514439
git clone --depth 1 --no-tags https://github.com/shihuibang/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648964508
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/rtl-blocks-stop-watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649083825
git clone --depth 1 --no-tags https://github.com/PWis123/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648906899
git clone --depth 1 --no-tags https://github.com/taanyarustogi/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645082204
git clone --depth 1 --no-tags https://github.com/artrivas/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643643111
git clone --depth 1 --no-tags https://github.com/Saniya-eram/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642570228
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/Traffic-light-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642704422
git clone --depth 1 --no-tags https://github.com/Zufaruu/cyclone_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644480759
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Cube-Generator-Day-044-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644495079
git clone --depth 1 --no-tags https://github.com/lashhw/dcd-tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643419233
git clone --depth 1 --no-tags https://github.com/kunnu210697/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643359417
git clone --depth 1 --no-tags https://github.com/LucasBorges4/Tp_OC1_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643239886
git clone --depth 1 --no-tags https://github.com/SU10ERych/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645317777
git clone --depth 1 --no-tags https://github.com/MG18/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644959070
git clone --depth 1 --no-tags https://github.com/rajitha0119/DAY-03-half-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647340115
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Parity-Generator-Day-049-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646515957
git clone --depth 1 --no-tags https://github.com/DavidDavidDavidDavidDavidDavidDavid/analog_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646585692
git clone --depth 1 --no-tags https://github.com/sye3888/IRISdff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646344860
git clone --depth 1 --no-tags https://github.com/Varsh1330/AHB_to_APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647115455
git clone --depth 1 --no-tags https://github.com/TheYash27/single_port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647714899
git clone --depth 1 --no-tags https://github.com/uae-1208/Verilog-HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647731301
git clone --depth 1 --no-tags https://github.com/YangZiyi121/TCP-IP-stream-interface-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647762440
git clone --depth 1 --no-tags https://github.com/satayyeb/hardwarq1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648070051
git clone --depth 1 --no-tags https://github.com/mohamadjavad1383/Nezuko-chan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072484
git clone --depth 1 --no-tags https://github.com/IsepantaI/salam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648075600
git clone --depth 1 --no-tags https://github.com/AFSA1729/HardWar2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072581
git clone --depth 1 --no-tags https://github.com/amirhosse-in/Hardware-Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648073213
git clone --depth 1 --no-tags https://github.com/1920276cpe/HDL-EXPERIMENT-TIAMSIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648196218
git clone --depth 1 --no-tags https://github.com/5g-ucl-idrbt/oai-gnodeb-n310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648437352
git clone --depth 1 --no-tags https://github.com/PRO-2684/USTC-CODLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643045468
git clone --depth 1 --no-tags https://github.com/mornthx/adc08d_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643942897
git clone --depth 1 --no-tags https://github.com/karansos/Hummingbird_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644263672
git clone --depth 1 --no-tags https://github.com/Daniel-xsm/FPGAandPeripheralInterface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643698347
git clone --depth 1 --no-tags https://github.com/Prixii/simple_riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643536347
git clone --depth 1 --no-tags https://github.com/Essenceia/rtl_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645975486
git clone --depth 1 --no-tags https://github.com/JayKaku/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642565670
git clone --depth 1 --no-tags https://github.com/HossamTarek7/SIMULINK-VIEWER-CSE231s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645891237
git clone --depth 1 --no-tags https://github.com/hasan437/Icecek-Otomat-Makinas-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647781276
git clone --depth 1 --no-tags https://github.com/rashmigavimath/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642869801
git clone --depth 1 --no-tags https://github.com/rushi1222/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642583794
git clone --depth 1 --no-tags https://github.com/Youssef-Ashraf71/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642984917
git clone --depth 1 --no-tags https://github.com/rebek-007/riscv_cpu_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643577800
git clone --depth 1 --no-tags https://github.com/tallenintegsys/hwterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643667503
git clone --depth 1 --no-tags https://github.com/cjs1219/5-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649148865
git clone --depth 1 --no-tags https://github.com/zahramojtahedin/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649121956
git clone --depth 1 --no-tags https://github.com/yehiatarek63/AES-encryption-and-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649025346
git clone --depth 1 --no-tags https://github.com/hsncck26/hc_asic_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648909763
git clone --depth 1 --no-tags https://github.com/alexm610/HiFi_Adaptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644537507
git clone --depth 1 --no-tags https://github.com/exaithrg/linux_digital_templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643229448
git clone --depth 1 --no-tags https://github.com/juskeerat/m152test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644163875
git clone --depth 1 --no-tags https://github.com/furkasdn2/Gomulu-Sistemler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647606090
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2023-2a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647768483
git clone --depth 1 --no-tags https://github.com/rajitha0119/DAY-04-FULL-SUBTRACTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647766954
git clone --depth 1 --no-tags https://github.com/TahaMemari/BranchPrediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648081235
git clone --depth 1 --no-tags https://github.com/donyarz/originals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648073331
git clone --depth 1 --no-tags https://github.com/sh1609496768/256_8bit_uart_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648112959
git clone --depth 1 --no-tags https://github.com/alexcoderie/NexysA7_Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647619590
git clone --depth 1 --no-tags https://github.com/Anthonykung/VT512.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648047465
git clone --depth 1 --no-tags https://github.com/Rohit-kademani/01FE20BEC080_ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642485583
git clone --depth 1 --no-tags https://github.com/Srushti0313/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642461151
git clone --depth 1 --no-tags https://github.com/Qianfqi/MIPS-course-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648553387
git clone --depth 1 --no-tags https://github.com/Lefteris-B/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647638067
git clone --depth 1 --no-tags https://github.com/markshinyounglee/DigitalAudioVisualizerIEEE22-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648139801
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/kicp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649045636
git clone --depth 1 --no-tags https://github.com/dila128/led_encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646633049
git clone --depth 1 --no-tags https://github.com/dila128/led_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646634552
git clone --depth 1 --no-tags https://github.com/harshaksachdeva/IRIS_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646424415
git clone --depth 1 --no-tags https://github.com/Gladsonsabu/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644498144
git clone --depth 1 --no-tags https://github.com/Zufaruu/de10_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644470577
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Adder-Cum-Subtractor-Day-046-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645454895
git clone --depth 1 --no-tags https://github.com/SU10ERych/Automats.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645319429
git clone --depth 1 --no-tags https://github.com/alperenaydinn/pomodoro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647377662
git clone --depth 1 --no-tags https://github.com/cmosinverter/hls-accelerator-pe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646181230
git clone --depth 1 --no-tags https://github.com/HAL9000COM/Digit-Invader-EGO1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647605464
git clone --depth 1 --no-tags https://github.com/mannndrew/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644078820
git clone --depth 1 --no-tags https://github.com/AHNakbari/Nezuko-chan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072482
git clone --depth 1 --no-tags https://github.com/PoChuan994/Max_Min_Selector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643081414
git clone --depth 1 --no-tags https://github.com/misterRoshi22/Digital-Logic-Lab_Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646242099
git clone --depth 1 --no-tags https://github.com/mokweri/Seq_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644337753
git clone --depth 1 --no-tags https://github.com/HLingLu/Counting-the-Number-of-United-Vertex-Covers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643050482
