// Seed: 1663061361
`timescale 1 ps / 1 ps
module module_0;
  logic id_1;
  logic id_2 (
      id_3,
      1
  );
  assign id_2 = id_0;
endmodule
