Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 16 17:55:00 2023
| Host         : DESKTOP-MGFRI4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main3_final_timing_summary_routed.rpt -pb main3_final_timing_summary_routed.pb -rpx main3_final_timing_summary_routed.rpx -warn_on_violation
| Design       : main3_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
LUTAR-1    Warning           LUT drives async reset alert   26          
TIMING-18  Warning           Missing input or output delay  3           
TIMING-20  Warning           Non-clocked latch              27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (262)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (262)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: CUR_STATE_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: btn_center/btn_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_divider_1s/result_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: four_digits_unit/clock_divider_1ms/result_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[0]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[0]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[0]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[1]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[2]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[3]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[4]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.minute_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.minute_reg[5]__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[0]__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[1]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[2]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[3]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[4]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transition.second_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transition.second_reg[5]__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.489        0.000                      0                  292        0.147        0.000                      0                  292        4.500        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.489        0.000                      0                  266        0.147        0.000                      0                  266        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.585        0.000                      0                   26        0.648        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 state_transition.minute_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.008ns (19.502%)  route 4.161ns (80.498%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X60Y36         FDPE                                         r  state_transition.minute_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.671 r  state_transition.minute_reg[2]_P/Q
                         net (fo=3, routed)           0.930     6.601    state_transition.minute_reg[2]_P_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.725 r  sw_reg[13]_i_2/O
                         net (fo=15, routed)          0.909     7.634    btn_up/state_transition.minute_reg[2]_P
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.758 r  btn_up/state_transition.minute[0]_P_i_5/O
                         net (fo=2, routed)           1.256     9.014    btn_up/state_transition.minute[0]_P_i_5_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.138 r  btn_up/state_transition.minute[5]_P_i_3/O
                         net (fo=4, routed)           0.575     9.713    btn_up/state_transition.minute[5]_P_i_3_n_0
    SLICE_X63Y37         LUT2 (Prop_lut2_I1_O)        0.118     9.831 r  btn_up/state_transition.minute[5]_P_i_1/O
                         net (fo=1, routed)           0.491    10.322    p_3_in[5]
    SLICE_X62Y36         FDPE                                         r  state_transition.minute_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDPE                                         r  state_transition.minute_reg[5]_P/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDPE (Setup_fdpe_C_D)       -0.269    14.811    state_transition.minute_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 state_transition.second_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.038ns (22.220%)  route 3.633ns (77.780%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  state_transition.second_reg[1]_C/Q
                         net (fo=4, routed)           0.699     6.303    state_transition.second_reg[1]_C_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.427 f  state_transition.second[3]__0_i_2/O
                         net (fo=2, routed)           0.816     7.242    btn_up/state_transition.minute_reg[0]_P_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.366 f  btn_up/state_transition.minute[0]_P_i_4/O
                         net (fo=3, routed)           1.112     8.478    btn_up/state_transition.minute[0]_P_i_4_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.602 r  btn_up/state_transition.minute[4]_P_i_2/O
                         net (fo=4, routed)           0.673     9.275    btn_up/state_transition.minute[4]_P_i_2_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.148     9.423 r  btn_up/state_transition.minute[4]_C_i_1/O
                         net (fo=1, routed)           0.333     9.757    btn_up_n_10
    SLICE_X60Y38         FDCE                                         r  state_transition.minute_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  state_transition.minute_reg[4]_C/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y38         FDCE (Setup_fdce_C_D)       -0.235    14.846    state_transition.minute_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.890ns (20.611%)  route 3.428ns (79.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          1.095     9.406    clock_divider_1s/result_0
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.449    14.790    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_divider_1s/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.890ns (20.611%)  route 3.428ns (79.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          1.095     9.406    clock_divider_1s/result_0
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.449    14.790    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_divider_1s/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.890ns (20.611%)  route 3.428ns (79.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          1.095     9.406    clock_divider_1s/result_0
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.449    14.790    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  clock_divider_1s/cnt_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_divider_1s/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.890ns (21.294%)  route 3.290ns (78.706%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          0.957     9.268    clock_divider_1s/result_0
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.448    14.789    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[25]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_divider_1s/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.890ns (21.294%)  route 3.290ns (78.706%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          0.957     9.268    clock_divider_1s/result_0
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.448    14.789    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[26]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_divider_1s/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.890ns (21.294%)  route 3.290ns (78.706%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          0.957     9.268    clock_divider_1s/result_0
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.448    14.789    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_divider_1s/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 clock_divider_1s/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_1s/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.890ns (21.294%)  route 3.290ns (78.706%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.567     5.088    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_divider_1s/cnt_reg[27]/Q
                         net (fo=2, routed)           0.857     6.463    clock_divider_1s/cnt_reg_n_0_[27]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  clock_divider_1s/cnt[0]_i_7/O
                         net (fo=1, routed)           0.508     7.095    clock_divider_1s/cnt[0]_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  clock_divider_1s/cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     8.187    clock_divider_1s/cnt[0]_i_2_n_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.311 r  clock_divider_1s/cnt[31]_i_1/O
                         net (fo=31, routed)          0.957     9.268    clock_divider_1s/result_0
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.448    14.789    clock_divider_1s/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clock_divider_1s/cnt_reg[28]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_divider_1s/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 state_transition.minute_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.014ns (21.651%)  route 3.669ns (78.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X60Y36         FDPE                                         r  state_transition.minute_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.671 r  state_transition.minute_reg[2]_P/Q
                         net (fo=3, routed)           0.930     6.601    state_transition.minute_reg[2]_P_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.725 r  sw_reg[13]_i_2/O
                         net (fo=15, routed)          0.909     7.634    btn_up/state_transition.minute_reg[2]_P
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.758 r  btn_up/state_transition.minute[0]_P_i_5/O
                         net (fo=2, routed)           1.256     9.014    btn_up/state_transition.minute[0]_P_i_5_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.138 r  btn_up/state_transition.minute[5]_P_i_3/O
                         net (fo=4, routed)           0.575     9.713    btn_up/state_transition.minute[5]_P_i_3_n_0
    SLICE_X63Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.837 r  btn_up/state_transition.minute[5]_C_i_1/O
                         net (fo=1, routed)           0.000     9.837    btn_up_n_12
    SLICE_X63Y37         FDCE                                         r  state_transition.minute_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X63Y37         FDCE                                         r  state_transition.minute_reg[5]_C/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y37         FDCE (Setup_fdce_C_D)        0.029    15.110    state_transition.minute_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 NX_STATE_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUR_STATE_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.382%)  route 0.117ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y36         FDCE                                         r  NX_STATE_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  NX_STATE_reg_C/Q
                         net (fo=1, routed)           0.117     1.703    NX_STATE_reg_C_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.748 r  CUR_STATE_i_1/O
                         net (fo=1, routed)           0.000     1.748    NX_STATE
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y36         FDPE (Hold_fdpe_C_D)         0.120     1.601    CUR_STATE_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 state_transition.second_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.560%)  route 0.116ns (38.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  state_transition.second_reg[5]_C/Q
                         net (fo=3, routed)           0.116     1.729    btn_down/state_transition.second_reg[5]_C_1
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  btn_down/state_transition.second[5]_P_i_2/O
                         net (fo=1, routed)           0.000     1.774    btn_down_n_3
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y33         FDPE (Hold_fdpe_C_D)         0.091     1.577    state_transition.second_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 state_transition.second_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  state_transition.second_reg[1]_P/Q
                         net (fo=4, routed)           0.162     1.750    btn_down/state_transition.second_reg[1]_C
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  btn_down/state_transition.second[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.795    btn_down_n_10
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120     1.580    state_transition.second_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 state_transition.second_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  state_transition.second_reg[1]_C/Q
                         net (fo=4, routed)           0.116     1.728    btn_down/state_transition.second_reg[1]_C_1
    SLICE_X57Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  btn_down/state_transition.second[1]_P_i_1/O
                         net (fo=1, routed)           0.000     1.773    btn_down_n_11
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/C
                         clock pessimism             -0.498     1.460    
    SLICE_X57Y34         FDPE (Hold_fdpe_C_D)         0.092     1.552    state_transition.second_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 btn_up/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.476%)  route 0.190ns (50.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.443    btn_up/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  btn_up/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btn_up/btn_out_reg/Q
                         net (fo=27, routed)          0.190     1.774    btn_down/btn_out_U
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  btn_down/state_transition.second[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.819    btn_down_n_8
    SLICE_X56Y32         FDCE                                         r  state_transition.second_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  state_transition.second_reg[2]_C/C
                         clock pessimism             -0.497     1.459    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.120     1.579    state_transition.second_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 state_transition.second_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.366%)  route 0.169ns (47.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  state_transition.second_reg[5]_P/Q
                         net (fo=3, routed)           0.169     1.782    btn_down/state_transition.second_reg[5]_C
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  btn_down/state_transition.second[5]_C_i_1/O
                         net (fo=1, routed)           0.000     1.827    btn_down_n_2
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.092     1.578    state_transition.second_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 state_transition.minute_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  state_transition.minute_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  state_transition.minute_reg[3]_C/Q
                         net (fo=3, routed)           0.168     1.782    btn_up/state_transition.minute_reg[3]_C
    SLICE_X61Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  btn_up/state_transition.minute[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.827    btn_up_n_9
    SLICE_X61Y35         FDCE                                         r  state_transition.minute_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  state_transition.minute_reg[3]_C/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.091     1.564    state_transition.minute_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_divider_1ms/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_divider_1ms/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.588     1.471    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/clock_divider_1ms/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.731    four_digits_unit/clock_divider_1ms/cnt[16]
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  four_digits_unit/clock_divider_1ms/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.839    four_digits_unit/clock_divider_1ms/cnt0_carry__2_n_4
    SLICE_X65Y31         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    four_digits_unit/clock_divider_1ms/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_divider_1ms/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_divider_1ms/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.472    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  four_digits_unit/clock_divider_1ms/cnt_reg[20]/Q
                         net (fo=2, routed)           0.119     1.732    four_digits_unit/clock_divider_1ms/cnt[20]
    SLICE_X65Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  four_digits_unit/clock_divider_1ms/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.840    four_digits_unit/clock_divider_1ms/cnt0_carry__3_n_4
    SLICE_X65Y32         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.858     1.985    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    four_digits_unit/clock_divider_1ms/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_divider_1ms/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_divider_1ms/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.473    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  four_digits_unit/clock_divider_1ms/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.733    four_digits_unit/clock_divider_1ms/cnt[24]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  four_digits_unit/clock_divider_1ms/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.841    four_digits_unit/clock_divider_1ms/cnt0_carry__4_n_4
    SLICE_X65Y33         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     1.986    four_digits_unit/clock_divider_1ms/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  four_digits_unit/clock_divider_1ms/cnt_reg[24]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    four_digits_unit/clock_divider_1ms/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y36   CUR_STATE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y36   NX_STATE_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y35   NX_STATE_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y37   state_transition.minute_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y37   state_transition.minute_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   state_transition.minute_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y37   state_transition.minute_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   state_transition.minute_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   state_transition.minute_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   CUR_STATE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   CUR_STATE_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   NX_STATE_reg_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   NX_STATE_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y35   NX_STATE_reg_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y35   NX_STATE_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   state_transition.minute_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   state_transition.minute_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y37   state_transition.minute_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y37   state_transition.minute_reg[0]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   CUR_STATE_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   CUR_STATE_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   NX_STATE_reg_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y36   NX_STATE_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y35   NX_STATE_reg_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y35   NX_STATE_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   state_transition.minute_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   state_transition.minute_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y37   state_transition.minute_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y37   state_transition.minute_reg[0]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.602ns (21.874%)  route 2.150ns (78.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.561     7.164    btn_center/btn_out_C
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.146     7.310 f  btn_center/state_transition.minute_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.589     7.899    btn_center_n_11
    SLICE_X61Y35         FDCE                                         f  state_transition.minute_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  state_transition.minute_reg[3]_C/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y35         FDCE (Recov_fdce_C_CLR)     -0.609    14.484    state_transition.minute_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.606ns (23.058%)  route 2.022ns (76.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.182     6.785    btn_center/btn_out_C
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.150     6.935 f  btn_center/state_transition.second_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.841     7.775    btn_center_n_24
    SLICE_X61Y32         FDCE                                         f  state_transition.second_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  state_transition.second_reg[4]_C/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDCE (Recov_fdce_C_CLR)     -0.607    14.483    state_transition.second_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.670ns (25.269%)  route 1.981ns (74.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          1.251     6.857    btn_center/CUR_STATE
    SLICE_X61Y33         LUT3 (Prop_lut3_I0_O)        0.152     7.009 f  btn_center/state_transition.second_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.730     7.739    btn_center_n_25
    SLICE_X61Y33         FDCE                                         f  state_transition.second_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.607    14.470    state_transition.second_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.580ns (20.347%)  route 2.271ns (79.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.321     6.924    btn_center/btn_out_C
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.048 f  btn_center/state_transition.minute_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.950     7.998    btn_center_n_6
    SLICE_X61Y36         FDPE                                         f  state_transition.minute_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y36         FDPE                                         r  state_transition.minute_reg[4]_P/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    14.734    state_transition.minute_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.580ns (20.927%)  route 2.191ns (79.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.561     7.164    btn_center/btn_out_C
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.288 f  btn_center/state_transition.minute_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.630     7.919    btn_center_n_5
    SLICE_X60Y37         FDPE                                         f  state_transition.minute_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X60Y37         FDPE                                         r  state_transition.minute_reg[3]_P/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y37         FDPE (Recov_fdpe_C_PRE)     -0.361    14.733    state_transition.minute_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.668ns (26.032%)  route 1.898ns (73.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          1.095     6.700    btn_center/CUR_STATE
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.150     6.850 f  btn_center/state_transition.minute_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.803     7.653    btn_center_n_9
    SLICE_X62Y37         FDCE                                         f  state_transition.minute_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  state_transition.minute_reg[1]_C/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y37         FDCE (Recov_fdce_C_CLR)     -0.607    14.474    state_transition.minute_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.606ns (24.886%)  route 1.829ns (75.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.143     6.746    btn_center/btn_out_C
    SLICE_X57Y36         LUT2 (Prop_lut2_I1_O)        0.150     6.896 f  btn_center/NX_STATE_reg_LDC_i_1/O
                         net (fo=2, routed)           0.686     7.582    btn_center_n_26
    SLICE_X56Y35         FDPE                                         f  NX_STATE_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X56Y35         FDPE                                         r  NX_STATE_reg_P/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         FDPE (Recov_fdpe_C_PRE)     -0.563    14.451    NX_STATE_reg_P
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.163%)  route 1.924ns (76.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          1.143     6.746    btn_center/btn_out_C
    SLICE_X57Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.870 f  btn_center/NX_STATE_reg_LDC_i_2/O
                         net (fo=2, routed)           0.781     7.651    btn_center_n_27
    SLICE_X55Y36         FDCE                                         f  NX_STATE_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X55Y36         FDCE                                         r  NX_STATE_reg_C/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    NX_STATE_reg_C
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.668ns (27.737%)  route 1.740ns (72.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          1.103     6.709    btn_center/CUR_STATE
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.150     6.859 f  btn_center/state_transition.second_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.637     7.496    btn_center_n_23
    SLICE_X58Y32         FDCE                                         f  state_transition.second_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  state_transition.second_reg[3]_C/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.607    14.469    state_transition.second_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.572ns (25.115%)  route 1.706ns (74.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          0.915     6.518    btn_center/btn_out_C
    SLICE_X56Y33         LUT3 (Prop_lut3_I2_O)        0.116     6.634 f  btn_center/state_transition.second_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.791     7.425    btn_center_n_20
    SLICE_X55Y34         FDCE                                         f  state_transition.second_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  state_transition.second_reg[0]_C/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.609    14.403    state_transition.second_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  6.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.443%)  route 0.381ns (64.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 f  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.107     1.718    btn_center/CUR_STATE
    SLICE_X57Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.763 f  btn_center/NX_STATE_reg_LDC_i_2/O
                         net (fo=2, routed)           0.274     2.037    btn_center_n_27
    SLICE_X55Y36         FDCE                                         f  NX_STATE_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X55Y36         FDCE                                         r  NX_STATE_reg_C/C
                         clock pessimism             -0.478     1.481    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    NX_STATE_reg_C
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.212ns (38.983%)  route 0.332ns (61.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 f  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.107     1.718    btn_center/CUR_STATE
    SLICE_X57Y36         LUT2 (Prop_lut2_I0_O)        0.048     1.766 f  btn_center/NX_STATE_reg_LDC_i_1/O
                         net (fo=2, routed)           0.225     1.991    btn_center_n_26
    SLICE_X56Y35         FDPE                                         f  NX_STATE_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y35         FDPE                                         r  NX_STATE_reg_P/C
                         clock pessimism             -0.497     1.462    
    SLICE_X56Y35         FDPE (Remov_fdpe_C_PRE)     -0.133     1.329    NX_STATE_reg_P
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.588%)  route 0.403ns (68.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.587     1.470    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          0.228     1.839    btn_center/btn_out_C
    SLICE_X61Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.884 f  btn_center/state_transition.second_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.059    btn_center_n_19
    SLICE_X59Y33         FDPE                                         f  state_transition.second_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.391    state_transition.second_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.080%)  route 0.423ns (66.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.239     1.850    btn_center/CUR_STATE
    SLICE_X57Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.895 f  btn_center/state_transition.second_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.079    btn_center_n_15
    SLICE_X57Y34         FDPE                                         f  state_transition.second_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/C
                         clock pessimism             -0.497     1.461    
    SLICE_X57Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.366    state_transition.second_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.008%)  route 0.478ns (71.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.587     1.470    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          0.226     1.837    btn_center/btn_out_C
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.882 f  btn_center/state_transition.second_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.253     2.134    btn_center_n_17
    SLICE_X59Y31         FDPE                                         f  state_transition.second_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
                         clock pessimism             -0.498     1.484    
    SLICE_X59Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.389    state_transition.second_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.828%)  route 0.516ns (71.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.330     1.941    btn_center/CUR_STATE
    SLICE_X56Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.986 f  btn_center/state_transition.second_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.172    btn_center_n_14
    SLICE_X56Y33         FDPE                                         f  state_transition.second_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y33         FDPE (Remov_fdpe_C_PRE)     -0.071     1.389    state_transition.second_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.367     1.978    btn_center/CUR_STATE
    SLICE_X62Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.023 f  btn_center/state_transition.minute_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.209    btn_center_n_7
    SLICE_X62Y36         FDPE                                         f  state_transition.minute_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y36         FDPE                                         r  state_transition.minute_reg[5]_P/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.415    state_transition.minute_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.206ns (28.085%)  route 0.527ns (71.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.357     1.968    btn_center/CUR_STATE
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.042     2.010 f  btn_center/state_transition.minute_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.171     2.181    btn_center_n_12
    SLICE_X60Y38         FDCE                                         f  state_transition.minute_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  state_transition.minute_reg[4]_C/C
                         clock pessimism             -0.478     1.511    
    SLICE_X60Y38         FDCE (Remov_fdce_C_CLR)     -0.129     1.382    state_transition.minute_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 btn_center/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.189ns (28.613%)  route 0.472ns (71.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.587     1.470    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  btn_center/btn_out_reg/Q
                         net (fo=42, routed)          0.226     1.837    btn_center/btn_out_C
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.048     1.885 f  btn_center/state_transition.second_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.246     2.131    btn_center_n_23
    SLICE_X58Y32         FDCE                                         f  state_transition.second_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  state_transition.second_reg[3]_C/C
                         clock pessimism             -0.498     1.485    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.154     1.331    state_transition.second_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.206ns (29.052%)  route 0.503ns (70.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.370     1.981    btn_center/CUR_STATE
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.042     2.023 f  btn_center/state_transition.minute_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.156    btn_center_n_10
    SLICE_X58Y37         FDCE                                         f  state_transition.minute_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X58Y37         FDCE                                         r  state_transition.minute_reg[2]_C/C
                         clock pessimism             -0.478     1.509    
    SLICE_X58Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.355    state_transition.minute_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.801    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.640ns (49.499%)  route 4.734ns (50.501%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.168     3.030    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.153     3.183 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.453     5.636    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.375 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.375    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.645ns (50.916%)  route 4.478ns (49.084%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.115     2.977    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.152     3.129 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.250     5.379    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.123 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.123    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 4.377ns (49.077%)  route 4.542ns (50.923%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.168     3.030    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.154 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.261     5.415    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.919 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.919    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.628ns (51.993%)  route 4.273ns (48.007%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.123     2.985    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.146     3.131 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.038     5.168    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     8.902 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.902    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.409ns (50.461%)  route 4.328ns (49.539%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.115     2.977    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.201    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.737 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.737    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.408ns (50.465%)  route 4.327ns (49.535%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.123     2.985    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.109 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.091     5.200    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.735 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.735    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 4.384ns (51.068%)  route 4.200ns (48.932%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         LDCE                         0.000     0.000 r  sw_reg[2]/G
    SLICE_X60Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sw_reg[2]/Q
                         net (fo=1, routed)           1.113     1.738    four_digits_unit/Q[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.862 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.019     2.881    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.005 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068     5.073    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.584 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.584    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 4.665ns (60.405%)  route 3.058ns (39.595%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.655     0.655 f  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.465     1.120    four_digits_unit/count[1]
    SLICE_X64Y32         LUT2 (Prop_lut2_I1_O)        0.288     1.408 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.592     4.001    an_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.722     7.722 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     7.722    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 4.557ns (63.596%)  route 2.609ns (36.404%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.695     0.695 f  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.700     1.395    four_digits_unit/count[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.148     1.543 r  four_digits_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.452    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     7.166 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.166    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 4.690ns (66.740%)  route 2.337ns (33.260%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.655     0.655 f  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.465     1.120    four_digits_unit/count[1]
    SLICE_X64Y32         LUT2 (Prop_lut2_I1_O)        0.288     1.408 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.872     3.280    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     7.027 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.027    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_transition.second_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.660%)  route 0.111ns (35.340%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         LDCE                         0.000     0.000 r  state_transition.second_reg[4]_LDC/G
    SLICE_X58Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[4]_LDC/Q
                         net (fo=5, routed)           0.111     0.269    state_transition.second_reg[4]_LDC_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  state_transition.second[5]__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    state_transition.second[5]__0_i_2_n_0
    SLICE_X59Y34         FDSE                                         r  state_transition.second_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.263ns (56.983%)  route 0.199ns (43.017%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.218     0.218 f  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.199     0.417    four_digits_unit/count[0]
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.462 r  four_digits_unit/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.462    four_digits_unit/plusOp[0]
    SLICE_X64Y32         FDRE                                         r  four_digits_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.203ns (40.185%)  route 0.302ns (59.815%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         LDCE                         0.000     0.000 r  state_transition.second_reg[0]_LDC/G
    SLICE_X55Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[0]_LDC/Q
                         net (fo=8, routed)           0.302     0.460    state_transition.second_reg[0]_LDC_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.505 r  state_transition.second[2]__0_i_1/O
                         net (fo=1, routed)           0.000     0.505    state_transition.second[2]__0_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  state_transition.second_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[4]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transition.second_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.243ns (44.531%)  route 0.303ns (55.469%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  state_transition.second_reg[4]__0/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.195     0.195 r  state_transition.second_reg[4]__0/Q
                         net (fo=2, routed)           0.097     0.292    btn_center/state_transition.second_reg[4]_P
    SLICE_X58Y34         LUT3 (Prop_lut3_I1_O)        0.048     0.340 f  btn_center/state_transition.second_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.206     0.546    btn_center_n_24
    SLICE_X58Y34         LDCE                                         f  state_transition.second_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sw_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.203ns (34.342%)  route 0.388ns (65.658%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         LDCE                         0.000     0.000 r  state_transition.minute_reg[5]_LDC/G
    SLICE_X63Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.minute_reg[5]_LDC/Q
                         net (fo=5, routed)           0.191     0.349    state_transition.minute_reg[5]_LDC_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  sw_reg[13]_i_1/O
                         net (fo=1, routed)           0.197     0.591    p_22_out[13]
    SLICE_X60Y34         LDCE                                         r  sw_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.264ns (44.510%)  route 0.329ns (55.490%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.225     0.443    four_digits_unit/count[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.046     0.489 r  four_digits_unit/count[1]_i_1/O
                         net (fo=1, routed)           0.105     0.593    four_digits_unit/plusOp[1]
    SLICE_X64Y32         FDRE                                         r  four_digits_unit/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.minute_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.248ns (41.404%)  route 0.351ns (58.596%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         LDCE                         0.000     0.000 r  state_transition.minute_reg[2]_LDC/G
    SLICE_X59Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.minute_reg[2]_LDC/Q
                         net (fo=3, routed)           0.155     0.313    state_transition.minute_reg[2]_LDC_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.358 r  sw_reg[13]_i_2/O
                         net (fo=15, routed)          0.196     0.554    sw_reg[13]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.599 r  state_transition.minute[2]__0_i_1/O
                         net (fo=1, routed)           0.000     0.599    minute0_in[2]
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transition.minute_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.241ns (38.917%)  route 0.378ns (61.083%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE                         0.000     0.000 r  state_transition.minute_reg[3]__0/C
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  state_transition.minute_reg[3]__0/Q
                         net (fo=2, routed)           0.186     0.381    btn_center/Q[3]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.046     0.427 f  btn_center/state_transition.minute_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.192     0.619    btn_center_n_11
    SLICE_X60Y35         LDCE                                         f  state_transition.minute_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[4]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transition.minute_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.239ns (38.007%)  route 0.390ns (61.993%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE                         0.000     0.000 r  state_transition.minute_reg[4]__0/C
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  state_transition.minute_reg[4]__0/Q
                         net (fo=2, routed)           0.219     0.414    btn_center/Q[4]
    SLICE_X59Y36         LUT3 (Prop_lut3_I1_O)        0.044     0.458 f  btn_center/state_transition.minute_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.171     0.629    btn_center_n_12
    SLICE_X61Y38         LDCE                                         f  state_transition.minute_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transition.second_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.241ns (37.916%)  route 0.395ns (62.084%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDSE                         0.000     0.000 r  state_transition.second_reg[3]__0/C
    SLICE_X58Y33         FDSE (Prop_fdse_C_Q)         0.195     0.195 r  state_transition.second_reg[3]__0/Q
                         net (fo=2, routed)           0.202     0.397    btn_center/state_transition.second_reg[3]_P
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.046     0.443 f  btn_center/state_transition.second_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.193     0.636    btn_center_n_23
    SLICE_X58Y31         LDCE                                         f  state_transition.second_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.601ns  (logic 0.952ns (20.692%)  route 3.649ns (79.308%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 f  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 f  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 f  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.343     8.261    state_transition.minute[5]__0_i_5_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  state_transition.minute[3]__0_i_2/O
                         net (fo=9, routed)           1.239     9.624    second12_out
    SLICE_X58Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.748 r  state_transition.minute[2]__0_i_1/O
                         net (fo=1, routed)           0.000     9.748    minute0_in[2]
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 0.980ns (21.625%)  route 3.552ns (78.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 r  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.482     8.400    state_transition.minute[5]__0_i_5_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.524 f  state_transition.minute[5]__0_i_1/O
                         net (fo=11, routed)          1.003     9.527    state_transition.minute[5]__0_i_1_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.152     9.679 r  state_transition.second[1]__0_i_1/O
                         net (fo=1, routed)           0.000     9.679    state_transition.second[1]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.504ns  (logic 0.952ns (21.137%)  route 3.552ns (78.863%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 r  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.482     8.400    state_transition.minute[5]__0_i_5_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.524 f  state_transition.minute[5]__0_i_1/O
                         net (fo=11, routed)          1.003     9.527    state_transition.minute[5]__0_i_1_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.651 r  state_transition.second[0]__0_i_1/O
                         net (fo=1, routed)           0.000     9.651    state_transition.second[0]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.497ns  (logic 0.952ns (21.171%)  route 3.545ns (78.829%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 r  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.482     8.400    state_transition.minute[5]__0_i_5_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.524 f  state_transition.minute[5]__0_i_1/O
                         net (fo=11, routed)          0.996     9.520    state_transition.minute[5]__0_i_1_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.644 r  state_transition.second[3]__0_i_1/O
                         net (fo=1, routed)           0.000     9.644    state_transition.second[3]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 0.952ns (21.988%)  route 3.378ns (78.012%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 r  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.482     8.400    state_transition.minute[5]__0_i_5_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.524 f  state_transition.minute[5]__0_i_1/O
                         net (fo=11, routed)          0.829     9.353    state_transition.minute[5]__0_i_1_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.477 r  state_transition.second[5]__0_i_2/O
                         net (fo=1, routed)           0.000     9.477    state_transition.second[5]__0_i_2_n_0
    SLICE_X59Y34         FDSE                                         r  state_transition.second_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 0.952ns (22.023%)  route 3.371ns (77.977%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 r  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.482     8.400    state_transition.minute[5]__0_i_5_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.524 f  state_transition.minute[5]__0_i_1/O
                         net (fo=11, routed)          0.822     9.346    state_transition.minute[5]__0_i_1_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.470 r  state_transition.second[4]__0_i_1/O
                         net (fo=1, routed)           0.000     9.470    state_transition.second[4]__0_i_1_n_0
    SLICE_X59Y34         FDSE                                         r  state_transition.second_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 0.980ns (22.929%)  route 3.294ns (77.071%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 f  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 f  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 f  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.343     8.261    state_transition.minute[5]__0_i_5_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  state_transition.minute[3]__0_i_2/O
                         net (fo=9, routed)           0.884     9.269    second12_out
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.152     9.421 r  state_transition.minute[1]__0_i_1/O
                         net (fo=1, routed)           0.000     9.421    state_transition.minute[1]__0_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 0.952ns (22.421%)  route 3.294ns (77.579%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 f  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 f  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 f  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.343     8.261    state_transition.minute[5]__0_i_5_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  state_transition.minute[3]__0_i_2/O
                         net (fo=9, routed)           0.884     9.269    second12_out
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.393 r  state_transition.minute[0]__0_i_1/O
                         net (fo=1, routed)           0.000     9.393    state_transition.minute[0]__0_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.232ns  (logic 0.890ns (21.030%)  route 3.342ns (78.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X60Y36         FDPE                                         r  state_transition.minute_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.671 f  state_transition.minute_reg[2]_P/Q
                         net (fo=3, routed)           0.930     6.601    state_transition.minute_reg[2]_P_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.725 f  sw_reg[13]_i_2/O
                         net (fo=15, routed)          0.917     7.643    sw_reg[13]_i_2_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.767 r  sw_reg[14]_i_5/O
                         net (fo=5, routed)           1.023     8.790    sw_reg[14]_i_5_n_0
    SLICE_X59Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.914 r  sw_reg[8]_i_1/O
                         net (fo=1, routed)           0.472     9.385    sw_reg[8]_i_1_n_0
    SLICE_X60Y34         LDCE                                         r  sw_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.091ns  (logic 0.952ns (23.270%)  route 3.139ns (76.730%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.603 f  state_transition.second_reg[3]_P/Q
                         net (fo=8, routed)           1.250     6.853    state_transition.second_reg[3]_P_n_0
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.977 f  sw_reg[4]_i_3/O
                         net (fo=7, routed)           0.817     7.794    sw_reg[4]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.918 f  state_transition.minute[5]__0_i_5/O
                         net (fo=6, routed)           0.343     8.261    state_transition.minute[5]__0_i_5_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  state_transition.minute[3]__0_i_2/O
                         net (fo=9, routed)           0.729     9.114    second12_out
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     9.238 r  state_transition.minute[3]__0_i_1/O
                         net (fo=1, routed)           0.000     9.238    state_transition.minute[3]__0_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  state_transition.minute_reg[3]__0/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_transition.second_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.352%)  route 0.183ns (46.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  state_transition.second_reg[0]_P/Q
                         net (fo=8, routed)           0.183     1.793    state_transition.second_reg[0]_P_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  state_transition.second[2]__0_i_1/O
                         net (fo=1, routed)           0.000     1.838    state_transition.second[2]__0_i_1_n_0
    SLICE_X57Y33         FDRE                                         r  state_transition.second_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.433%)  route 0.215ns (53.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y34         FDPE                                         r  state_transition.second_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  state_transition.second_reg[4]_P/Q
                         net (fo=5, routed)           0.215     1.829    state_transition.second_reg[4]_P_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  state_transition.second[5]__0_i_2/O
                         net (fo=1, routed)           0.000     1.874    state_transition.second[5]__0_i_2_n_0
    SLICE_X59Y34         FDSE                                         r  state_transition.second_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.677%)  route 0.221ns (54.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  state_transition.second_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  state_transition.second_reg[3]_C/Q
                         net (fo=8, routed)           0.221     1.833    state_transition.second_reg[3]_C_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  state_transition.second[3]__0_i_1/O
                         net (fo=1, routed)           0.000     1.878    state_transition.second[3]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.271%)  route 0.234ns (55.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y37         FDPE                                         r  state_transition.minute_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  state_transition.minute_reg[0]_P/Q
                         net (fo=9, routed)           0.234     1.849    state_transition.minute_reg[0]_P_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.894 r  state_transition.minute[0]__0_i_1/O
                         net (fo=1, routed)           0.000     1.894    state_transition.minute[0]__0_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.271%)  route 0.234ns (55.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y37         FDPE                                         r  state_transition.minute_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  state_transition.minute_reg[0]_P/Q
                         net (fo=9, routed)           0.234     1.849    state_transition.minute_reg[0]_P_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  state_transition.minute[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.894    state_transition.minute[1]__0_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.minute_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.minute_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.593%)  route 0.241ns (56.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y37         FDPE                                         r  state_transition.minute_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  state_transition.minute_reg[0]_P/Q
                         net (fo=9, routed)           0.241     1.856    state_transition.minute_reg[0]_P_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  state_transition.minute[2]__0_i_1/O
                         net (fo=1, routed)           0.000     1.901    minute0_in[2]
    SLICE_X58Y36         FDRE                                         r  state_transition.minute_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.209ns (41.852%)  route 0.290ns (58.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.611 f  CUR_STATE_reg/Q
                         net (fo=26, routed)          0.107     1.718    btn_center/CUR_STATE
    SLICE_X57Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.763 f  btn_center/NX_STATE_reg_LDC_i_2/O
                         net (fo=2, routed)           0.184     1.947    btn_center_n_27
    SLICE_X57Y36         LDCE                                         f  NX_STATE_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.586%)  route 0.296ns (61.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  state_transition.second_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  state_transition.second_reg[3]_C/Q
                         net (fo=8, routed)           0.119     1.732    state_transition.second_reg[3]_C_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  sw_reg[5]_i_1/O
                         net (fo=1, routed)           0.177     1.953    p_22_out[5]
    SLICE_X59Y32         LDCE                                         r  sw_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.209ns (37.551%)  route 0.348ns (62.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.610 f  state_transition.second_reg[0]_P/Q
                         net (fo=8, routed)           0.348     1.958    state_transition.second_reg[0]_P_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I2_O)        0.045     2.003 r  state_transition.second[0]__0_i_1/O
                         net (fo=1, routed)           0.000     2.003    state_transition.second[0]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transition.second_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transition.second_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.210ns (37.663%)  route 0.348ns (62.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  state_transition.second_reg[0]_P/Q
                         net (fo=8, routed)           0.348     1.958    state_transition.second_reg[0]_P_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.046     2.004 r  state_transition.second[1]__0_i_1/O
                         net (fo=1, routed)           0.000     2.004    state_transition.second[1]__0_i_1_n_0
    SLICE_X58Y33         FDSE                                         r  state_transition.second_reg[1]__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_center/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.717ns (28.233%)  route 4.365ns (71.767%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.550     4.992    btn_center/btnC_IBUF
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.116 r  btn_center/btn_out_i_3__1/O
                         net (fo=1, routed)           0.815     5.931    btn_center/btn_out_i_3__1_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I1_O)        0.152     6.083 r  btn_center/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     6.083    btn_center/btn_out_i_1__1_n_0
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.508     4.849    btn_center/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  btn_center/btn_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_center/tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 1.565ns (25.782%)  route 4.506ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.634     5.075    btn_center/btnC_IBUF
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.199 r  btn_center/tmp[0]_i_1__1/O
                         net (fo=32, routed)          0.872     6.071    btn_center/tmp[0]_i_1__1_n_0
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.501     4.842    btn_center/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_center/tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 1.565ns (25.782%)  route 4.506ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.634     5.075    btn_center/btnC_IBUF
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.199 r  btn_center/tmp[0]_i_1__1/O
                         net (fo=32, routed)          0.872     6.071    btn_center/tmp[0]_i_1__1_n_0
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.501     4.842    btn_center/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_center/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 1.565ns (25.782%)  route 4.506ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.634     5.075    btn_center/btnC_IBUF
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.199 r  btn_center/tmp[0]_i_1__1/O
                         net (fo=32, routed)          0.872     6.071    btn_center/tmp[0]_i_1__1_n_0
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.501     4.842    btn_center/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_center/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 1.565ns (25.782%)  route 4.506ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.634     5.075    btn_center/btnC_IBUF
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.199 r  btn_center/tmp[0]_i_1__1/O
                         net (fo=32, routed)          0.872     6.071    btn_center/tmp[0]_i_1__1_n_0
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.501     4.842    btn_center/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  btn_center/tmp_reg[3]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btn_down/tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.058ns  (logic 1.576ns (26.024%)  route 4.481ns (73.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=3, routed)           3.484     4.936    btn_down/btnD_IBUF
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.060 r  btn_down/tmp[0]_i_1__0/O
                         net (fo=32, routed)          0.998     6.058    btn_down/tmp[0]_i_1__0_n_0
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503     4.844    btn_down/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btn_down/tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.058ns  (logic 1.576ns (26.024%)  route 4.481ns (73.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=3, routed)           3.484     4.936    btn_down/btnD_IBUF
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.060 r  btn_down/tmp[0]_i_1__0/O
                         net (fo=32, routed)          0.998     6.058    btn_down/tmp[0]_i_1__0_n_0
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503     4.844    btn_down/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btn_down/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.058ns  (logic 1.576ns (26.024%)  route 4.481ns (73.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=3, routed)           3.484     4.936    btn_down/btnD_IBUF
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.060 r  btn_down/tmp[0]_i_1__0/O
                         net (fo=32, routed)          0.998     6.058    btn_down/tmp[0]_i_1__0_n_0
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503     4.844    btn_down/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[2]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btn_down/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.058ns  (logic 1.576ns (26.024%)  route 4.481ns (73.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=3, routed)           3.484     4.936    btn_down/btnD_IBUF
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.060 r  btn_down/tmp[0]_i_1__0/O
                         net (fo=32, routed)          0.998     6.058    btn_down/tmp[0]_i_1__0_n_0
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.503     4.844    btn_down/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  btn_down/tmp_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            btn_up/tmp_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.032ns  (logic 1.578ns (26.155%)  route 4.454ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=3, routed)           3.506     4.960    btn_up/btnU_IBUF
    SLICE_X57Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.084 r  btn_up/tmp[0]_i_1/O
                         net (fo=32, routed)          0.949     6.032    btn_up/clear
    SLICE_X56Y31         FDRE                                         r  btn_up/tmp_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.443     4.784    btn_up/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  btn_up/tmp_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_reg/Q
                            (internal pin)
  Destination:            CUR_STATE_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.000ns (0.000%)  route 0.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         LDCE                         0.000     0.000 f  RESET_reg/Q
                         net (fo=2, routed)           0.188     0.188    RESET
    SLICE_X56Y36         FDPE                                         f  CUR_STATE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C

Slack:                    inf
  Source:                 state_transition.second_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.483%)  route 0.098ns (32.517%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         LDCE                         0.000     0.000 r  state_transition.second_reg[3]_LDC/G
    SLICE_X58Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[3]_LDC/Q
                         net (fo=8, routed)           0.098     0.256    btn_down/state_transition.second_reg[3]_C_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  btn_down/state_transition.second[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    btn_down_n_7
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDPE                                         r  state_transition.second_reg[3]_P/C

Slack:                    inf
  Source:                 NX_STATE_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            CUR_STATE_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.265ns (75.262%)  route 0.087ns (24.738%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         LDCE                         0.000     0.000 r  NX_STATE_reg_LDC/G
    SLICE_X57Y36         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  NX_STATE_reg_LDC/Q
                         net (fo=1, routed)           0.087     0.307    NX_STATE_reg_LDC_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.352 r  CUR_STATE_i_1/O
                         net (fo=1, routed)           0.000     0.352    NX_STATE
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y36         FDPE                                         r  CUR_STATE_reg/C

Slack:                    inf
  Source:                 state_transition.second_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.203ns (55.895%)  route 0.160ns (44.105%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         LDCE                         0.000     0.000 r  state_transition.second_reg[0]_LDC/G
    SLICE_X55Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[0]_LDC/Q
                         net (fo=8, routed)           0.160     0.318    btn_down/state_transition.second_reg[0]_C_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  btn_down/state_transition.second[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.363    btn_down_n_12
    SLICE_X55Y34         FDCE                                         r  state_transition.second_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  state_transition.second_reg[0]_C/C

Slack:                    inf
  Source:                 state_transition.second_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.203ns (55.564%)  route 0.162ns (44.436%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         LDCE                         0.000     0.000 r  state_transition.second_reg[1]_LDC/G
    SLICE_X57Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[1]_LDC/Q
                         net (fo=4, routed)           0.162     0.320    btn_down/state_transition.second_reg[1]_C_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  btn_down/state_transition.second[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.365    btn_down_n_10
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  state_transition.second_reg[1]_C/C

Slack:                    inf
  Source:                 state_transition.second_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.203ns (51.735%)  route 0.189ns (48.265%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         LDCE                         0.000     0.000 r  state_transition.second_reg[2]_LDC/G
    SLICE_X57Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[2]_LDC/Q
                         net (fo=3, routed)           0.189     0.347    btn_down/state_transition.second_reg[2]_C_0
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  btn_down/state_transition.second[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.392    btn_down_n_9
    SLICE_X57Y32         FDPE                                         r  state_transition.second_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X57Y32         FDPE                                         r  state_transition.second_reg[2]_P/C

Slack:                    inf
  Source:                 state_transition.second_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.203ns (48.995%)  route 0.211ns (51.005%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         LDCE                         0.000     0.000 r  state_transition.second_reg[5]_LDC/G
    SLICE_X62Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[5]_LDC/Q
                         net (fo=3, routed)           0.211     0.369    btn_down/state_transition.second_reg[5]_C_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  btn_down/state_transition.second[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.414    btn_down_n_2
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  state_transition.second_reg[5]_C/C

Slack:                    inf
  Source:                 state_transition.second_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.203ns (47.747%)  route 0.222ns (52.253%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         LDCE                         0.000     0.000 r  state_transition.second_reg[0]_LDC/G
    SLICE_X55Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[0]_LDC/Q
                         net (fo=8, routed)           0.222     0.380    btn_down/state_transition.second_reg[0]_C_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.425 r  btn_down/state_transition.second[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.425    btn_down_n_13
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  state_transition.second_reg[0]_P/C

Slack:                    inf
  Source:                 state_transition.second_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.203ns (47.726%)  route 0.222ns (52.274%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         LDCE                         0.000     0.000 r  state_transition.second_reg[5]_LDC/G
    SLICE_X62Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[5]_LDC/Q
                         net (fo=3, routed)           0.222     0.380    btn_down/state_transition.second_reg[5]_C_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.425 r  btn_down/state_transition.second[5]_P_i_2/O
                         net (fo=1, routed)           0.000     0.425    btn_down_n_3
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X59Y33         FDPE                                         r  state_transition.second_reg[5]_P/C

Slack:                    inf
  Source:                 state_transition.second_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transition.second_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.203ns (46.523%)  route 0.233ns (53.477%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         LDCE                         0.000     0.000 r  state_transition.second_reg[1]_LDC/G
    SLICE_X57Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  state_transition.second_reg[1]_LDC/Q
                         net (fo=4, routed)           0.233     0.391    btn_down/state_transition.second_reg[1]_C_0
    SLICE_X57Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.436 r  btn_down/state_transition.second[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.436    btn_down_n_11
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  state_transition.second_reg[1]_P/C





