`timescale 1ns / 1ps
module tb();

localparam W = 16;

reg clk;
reg rst_n;
reg             data_rdy;
reg [32- 1: 0]  dividend;
reg [32- 1: 0]  divisor ;

wire            res_rdy  ;
wire [32- 1: 0] merchant ;
wire [3 - 1: 0] remainder;

initial begin
    clk = 0;
    rst_n = 0;
    #10 rst_n = 1;
    dividend = 32'd53465;
    divisor = 32'd345;
    #10 data_rdy = 1;
end

always #10 clk = ~clk;

divider_top#(
     .N             (32)
    ,.M             (3)
    ,.N_ACT         (34)
)
U_DIVIDER_TOP
(
     .clk           (clk) //
    ,.rstn          (rst_n) //
    ,.data_rdy      (data_rdy) // //数据使能
    ,.dividend      (dividend) // //被除数
    ,.divisor       (divisor) // //除数
    ,.res_rdy       (res_rdy)
    ,.merchant      (merchant) // //商位宽：N
    ,.remainder     (remainder) ////最终余数
); 

endmodule
