DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i1_dll"
duLibraryName "NSK600_lib"
duName "dll"
elements [
]
mwi 0
uid 409,0
)
(Instance
name "i2_v24ports"
duLibraryName "NSK600_lib"
duName "v24_ports1"
elements [
]
mwi 0
uid 12130,0
)
(Instance
name "i3_v11ports"
duLibraryName "NSK600_lib"
duName "v11_ports1"
elements [
]
mwi 0
uid 12142,0
)
(Instance
name "i9_g703"
duLibraryName "NSK600_lib"
duName "g703_port1"
elements [
]
mwi 0
uid 12154,0
)
(Instance
name "i8_ofdmdspif"
duLibraryName "NSK600_lib"
duName "ofdm_dsp_if1"
elements [
]
mwi 0
uid 12226,0
)
(Instance
name "i5_codepos"
duLibraryName "NSK600_lib"
duName "code_position1"
elements [
]
mwi 0
uid 12244,0
)
(Instance
name "i4_switchports"
duLibraryName "NSK600_lib"
duName "switch_ports1"
elements [
]
mwi 0
uid 12928,0
)
(Instance
name "i7_muxports"
duLibraryName "NSK600_lib"
duName "mux_ports1"
elements [
]
mwi 0
uid 12940,0
)
(Instance
name "i10_ethernet"
duLibraryName "NSK600_lib"
duName "ethernet_port1"
elements [
]
mwi 0
uid 18387,0
)
(Instance
name "i6_config"
duLibraryName "NSK600_lib"
duName "treasure_config1"
elements [
]
mwi 0
uid 23106,0
)
(Instance
name "i20_prol_otr"
duLibraryName "NSK600_lib"
duName "prolong_otr1"
elements [
]
mwi 0
uid 33837,0
)
(Instance
name "i11_tdm"
duLibraryName "NSK600_lib"
duName "tdm_port1"
elements [
]
mwi 0
uid 58142,0
)
]
embeddedInstances [
(EmbeddedInstance
name "tribus"
number "1"
)
(EmbeddedInstance
name "TESTBOX"
number "2"
)
(EmbeddedInstance
name "eb1"
number "3"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before"
)
(vvPair
variable "date"
value "2011-06-14"
)
(vvPair
variable "day"
value "Di"
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "nsk600_top_before"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/NSK600_lib/synplify"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "nsk600_top_before"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "Juni"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\nsk600_top_before\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:27:05"
)
(vvPair
variable "unit"
value "nsk600_top_before"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (SaComponent
uid 409,0
optionalChildren [
*2 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,27625,70000,28375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "71000,27500,72900,28500"
st "clkin"
blo "71000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "clkin"
t "std_logic"
o 1
)
)
)
*3 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,28625,82750,29375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "79000,28500,81000,29500"
st "clk2x"
ju 2
blo "81000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk2x"
t "std_logic"
o 3
)
)
)
*4 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,27625,82750,28375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "79000,27500,81000,28500"
st "clk1x"
ju 2
blo "81000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk1x"
t "std_logic"
o 4
)
)
)
*5 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,29625,82750,30375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "78500,29500,81000,30500"
st "locked"
ju 2
blo "81000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "locked"
t "std_logic"
o 5
)
)
)
*6 (CptPort
uid 8167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,28625,70000,29375"
)
tg (CPTG
uid 8169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8170,0
va (VaSet
)
xt "71000,28500,73900,29500"
st "reset_n"
blo "71000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 410,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,27000,82000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 411,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*7 (Text
uid 412,0
va (VaSet
font "Arial,8,1"
)
xt "74500,28000,79500,29000"
st "NSK600_lib"
blo "74500,28800"
tm "BdLibraryNameMgr"
)
*8 (Text
uid 413,0
va (VaSet
font "Arial,8,1"
)
xt "74500,29000,75800,30000"
st "dll"
blo "74500,29800"
tm "CptNameMgr"
)
*9 (Text
uid 414,0
va (VaSet
font "Arial,8,1"
)
xt "74500,30000,76800,31000"
st "i1_dll"
blo "74500,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 415,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 416,0
text (MLText
uid 417,0
va (VaSet
font "Courier New,8,0"
)
xt "75000,27000,75000,27000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*10 (PortIoOut
uid 948,0
shape (CompositeShape
uid 949,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 950,0
sl 0
ro 90
xt "6000,4625,7500,5375"
)
(Line
uid 951,0
sl 0
ro 90
xt "7500,5000,8000,5000"
pts [
"8000,5000"
"7500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 952,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 953,0
va (VaSet
isHidden 1
)
xt "3200,4500,5000,5500"
st "rxd1"
ju 2
blo "5000,5300"
tm "WireNameMgr"
)
)
)
*11 (PortIoIn
uid 1020,0
shape (CompositeShape
uid 1021,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1022,0
sl 0
ro 270
xt "6000,8625,7500,9375"
)
(Line
uid 1023,0
sl 0
ro 270
xt "7500,9000,8000,9000"
pts [
"7500,9000"
"8000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1024,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1025,0
va (VaSet
isHidden 1
)
xt "3300,8500,5000,9500"
st "txd1"
ju 2
blo "5000,9300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 1034,0
decl (Decl
n "txd1"
t "std_logic"
o 32
suid 1,0
)
declText (MLText
uid 1035,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,91600,84000,92400"
st "txd1            : std_logic"
)
)
*13 (Net
uid 1200,0
decl (Decl
n "rxd1"
t "std_logic"
o 71
suid 2,0
)
declText (MLText
uid 1201,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,117200,84000,118000"
st "rxd1            : std_logic"
)
)
*14 (PortIoOut
uid 1202,0
shape (CompositeShape
uid 1203,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1204,0
sl 0
ro 90
xt "6000,5625,7500,6375"
)
(Line
uid 1205,0
sl 0
ro 90
xt "7500,6000,8000,6000"
pts [
"8000,6000"
"7500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1206,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
isHidden 1
)
xt "3200,5500,5000,6500"
st "cts1"
ju 2
blo "5000,6300"
tm "WireNameMgr"
)
)
)
*15 (PortIoOut
uid 1230,0
shape (CompositeShape
uid 1231,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1232,0
sl 0
ro 90
xt "6000,7625,7500,8375"
)
(Line
uid 1233,0
sl 0
ro 90
xt "7500,8000,8000,8000"
pts [
"8000,8000"
"7500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1234,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1235,0
va (VaSet
isHidden 1
)
xt "3200,7500,5000,8500"
st "rxc1"
ju 2
blo "5000,8300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 1244,0
decl (Decl
n "cts1"
t "std_logic"
o 47
suid 3,0
)
declText (MLText
uid 1245,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,98000,84000,98800"
st "cts1            : std_logic"
)
)
*17 (PortIoOut
uid 1740,0
shape (CompositeShape
uid 1741,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1742,0
sl 0
ro 90
xt "6000,47625,7500,48375"
)
(Line
uid 1743,0
sl 0
ro 90
xt "7500,48000,8000,48000"
pts [
"8000,48000"
"7500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1744,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1745,0
va (VaSet
isHidden 1
)
xt "4000,47500,5000,48500"
st "i1"
ju 2
blo "5000,48300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 1792,0
shape (CompositeShape
uid 1793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1794,0
sl 0
ro 270
xt "6000,49625,7500,50375"
)
(Line
uid 1795,0
sl 0
ro 270
xt "7500,50000,8000,50000"
pts [
"7500,50000"
"8000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1796,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1797,0
va (VaSet
isHidden 1
)
xt "4000,49500,5000,50500"
st "t1"
ju 2
blo "5000,50300"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 1798,0
shape (CompositeShape
uid 1799,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1800,0
sl 0
ro 90
xt "6000,46625,7500,47375"
)
(Line
uid 1801,0
sl 0
ro 90
xt "7500,47000,8000,47000"
pts [
"8000,47000"
"7500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1802,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1803,0
va (VaSet
isHidden 1
)
xt "3900,46500,5000,47500"
st "r1"
ju 2
blo "5000,47300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 1804,0
shape (CompositeShape
uid 1805,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1806,0
sl 0
ro 90
xt "6000,48625,7500,49375"
)
(Line
uid 1807,0
sl 0
ro 90
xt "7500,49000,8000,49000"
pts [
"8000,49000"
"7500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1808,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1809,0
va (VaSet
isHidden 1
)
xt "3800,48500,5000,49500"
st "s1"
ju 2
blo "5000,49300"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 1820,0
shape (CompositeShape
uid 1821,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1822,0
sl 0
ro 90
xt "96500,17625,98000,18375"
)
(Line
uid 1823,0
sl 0
ro 90
xt "96000,18000,96500,18000"
pts [
"96500,18000"
"96000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1824,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1825,0
va (VaSet
isHidden 1
)
xt "99000,17500,101000,18500"
st "cs_n"
blo "99000,18300"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 1834,0
shape (CompositeShape
uid 1835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1836,0
sl 0
ro 90
xt "96500,19625,98000,20375"
)
(Line
uid 1837,0
sl 0
ro 90
xt "96000,20000,96500,20000"
pts [
"96500,20000"
"96000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1838,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1839,0
va (VaSet
isHidden 1
)
xt "99000,19500,101000,20500"
st "wr_n"
blo "99000,20300"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 1882,0
shape (CompositeShape
uid 1883,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1884,0
sl 0
ro 270
xt "62000,27625,63500,28375"
)
(Line
uid 1885,0
sl 0
ro 270
xt "63500,28000,64000,28000"
pts [
"63500,28000"
"64000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1886,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1887,0
va (VaSet
isHidden 1
)
xt "58900,27500,61000,28500"
st "clk32"
ju 2
blo "61000,28300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 1896,0
decl (Decl
n "clk32"
t "std_logic"
o 10
suid 4,0
)
declText (MLText
uid 1897,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,74800,84000,75600"
st "clk32           : std_logic"
)
)
*25 (PortIoInOut
uid 1992,0
shape (CompositeShape
uid 1993,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1994,0
sl 0
xt "96500,11625,98000,12375"
)
(Line
uid 1995,0
sl 0
xt "96000,12000,96500,12000"
pts [
"96000,12000"
"96500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1996,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1997,0
va (VaSet
isHidden 1
)
xt "99000,11500,102300,12500"
st "nsk_data"
blo "99000,12300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 2014,0
shape (CompositeShape
uid 2015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2016,0
sl 0
ro 270
xt "62000,28625,63500,29375"
)
(Line
uid 2017,0
sl 0
ro 270
xt "63500,29000,64000,29000"
pts [
"63500,29000"
"64000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2018,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2019,0
va (VaSet
isHidden 1
)
xt "55800,28500,61000,29500"
st "fpga_reset_n"
ju 2
blo "61000,29300"
tm "WireNameMgr"
)
)
)
*27 (GlobalConnector
uid 2030,0
shape (Circle
uid 2031,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "86000,29000,88000,31000"
radius 1000
)
name (Text
uid 2032,0
va (VaSet
font "Arial,8,1"
)
xt "86700,29500,87700,30500"
st "G"
blo "86700,30300"
)
)
*28 (PortIoIn
uid 2044,0
shape (CompositeShape
uid 2045,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2046,0
sl 0
ro 90
xt "96500,18625,98000,19375"
)
(Line
uid 2047,0
sl 0
ro 90
xt "96000,19000,96500,19000"
pts [
"96500,19000"
"96000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2048,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2049,0
va (VaSet
isHidden 1
)
xt "99000,18500,100900,19500"
st "rd_n"
blo "99000,19300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 2210,0
decl (Decl
n "reset_n"
t "std_logic"
o 110
suid 5,0
)
declText (MLText
uid 2211,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,89200,87500,90000"
st "SIGNAL reset_n         : std_logic"
)
)
*30 (HdlText
uid 4224,0
optionalChildren [
*31 (EmbeddedText
uid 9511,0
commentText (CommentText
uid 9512,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 9513,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "95000,16000,113000,21000"
)
oxt "0,0,18000,5000"
text (MLText
uid 9514,0
va (VaSet
isHidden 1
)
xt "95200,16200,111400,20200"
st "
-- tribus 1
rx_dsp(7 downto 0) <= (others=>'0') when (rd_n='0' and cs_n='0') else
                      nsk_data(7 downto 0);
nsk_data <= tx_dsp when (rd_n='0' and cs_n='0') else
            (others=>'Z');





















"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4225,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,13000,96000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4226,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 4227,0
va (VaSet
font "Arial,8,1"
)
xt "93350,14000,95950,15000"
st "tribus"
blo "93350,14800"
tm "HdlTextNameMgr"
)
*33 (Text
uid 4228,0
va (VaSet
font "Arial,8,1"
)
xt "93350,15000,94150,16000"
st "1"
blo "93350,15800"
tm "HdlTextNumberMgr"
)
]
)
)
*34 (GlobalConnector
uid 4267,0
shape (Circle
uid 4268,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "86000,27000,88000,29000"
radius 1000
)
name (Text
uid 4269,0
va (VaSet
font "Arial,8,1"
)
xt "86700,27500,87700,28500"
st "G"
blo "86700,28300"
)
)
*35 (Net
uid 4276,0
decl (Decl
n "clk"
t "std_logic"
o 91
suid 6,0
)
declText (MLText
uid 4277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,74800,87500,75600"
st "SIGNAL clk             : std_logic"
)
)
*36 (Net
uid 8055,0
decl (Decl
n "cs_n"
t "std_logic"
o 11
suid 7,0
)
declText (MLText
uid 8056,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,75600,84000,76400"
st "cs_n            : std_logic"
)
)
*37 (Net
uid 8085,0
decl (Decl
n "rd_n"
t "std_logic"
o 17
suid 8,0
)
declText (MLText
uid 8086,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,80400,84000,81200"
st "rd_n            : std_logic"
)
)
*38 (Net
uid 8105,0
decl (Decl
n "wr_n"
t "std_logic"
o 38
suid 9,0
)
declText (MLText
uid 8106,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,96400,84000,97200"
st "wr_n            : std_logic"
)
)
*39 (Blk
uid 12130,0
shape (Rectangle
uid 12131,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,4000,18000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12132,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 12133,0
va (VaSet
font "Arial,8,1"
)
xt "11500,24500,16500,25500"
st "NSK600_lib"
blo "11500,25300"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 12134,0
va (VaSet
font "Arial,8,1"
)
xt "11500,25500,16400,26500"
st "v24_ports1"
blo "11500,26300"
tm "BlkNameMgr"
)
*42 (Text
uid 12135,0
va (VaSet
font "Arial,8,1"
)
xt "11500,26500,16600,27500"
st "i2_v24ports"
blo "11500,27300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12136,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12137,0
text (MLText
uid 12138,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,49500,11500,49500"
)
header ""
)
elements [
]
)
)
*43 (Blk
uid 12142,0
shape (Rectangle
uid 12143,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,46000,18000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12144,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 12145,0
va (VaSet
font "Arial,8,1"
)
xt "11500,49500,16500,50500"
st "NSK600_lib"
blo "11500,50300"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 12146,0
va (VaSet
font "Arial,8,1"
)
xt "11500,50500,16400,51500"
st "v11_ports1"
blo "11500,51300"
tm "BlkNameMgr"
)
*46 (Text
uid 12147,0
va (VaSet
font "Arial,8,1"
)
xt "11500,51500,16600,52500"
st "i3_v11ports"
blo "11500,52300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12148,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12149,0
text (MLText
uid 12150,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,59500,11500,59500"
)
header ""
)
elements [
]
)
)
*47 (Blk
uid 12154,0
shape (Rectangle
uid 12155,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,44000,82000,50000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 12157,0
va (VaSet
font "Arial,8,1"
)
xt "74500,45500,79500,46500"
st "NSK600_lib"
blo "74500,46300"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 12158,0
va (VaSet
font "Arial,8,1"
)
xt "74500,46500,79400,47500"
st "g703_port1"
blo "74500,47300"
tm "BlkNameMgr"
)
*50 (Text
uid 12159,0
va (VaSet
font "Arial,8,1"
)
xt "74500,47500,77600,48500"
st "i9_g703"
blo "74500,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12161,0
text (MLText
uid 12162,0
va (VaSet
font "Courier New,8,0"
)
xt "75500,56500,75500,56500"
)
header ""
)
elements [
]
)
)
*51 (Net
uid 12166,0
decl (Decl
n "sport_interrupt"
t "std_logic"
o 144
suid 10,0
)
declText (MLText
uid 12167,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,116400,87500,117200"
st "SIGNAL sport_interrupt : std_logic"
)
)
*52 (Net
uid 12168,0
decl (Decl
n "t1"
t "std_logic"
o 27
suid 11,0
)
declText (MLText
uid 12169,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,88400,84000,89200"
st "t1              : std_logic"
)
)
*53 (Net
uid 12170,0
decl (Decl
n "r1"
t "std_logic"
o 63
suid 12,0
)
declText (MLText
uid 12171,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,110800,84000,111600"
st "r1              : std_logic"
)
)
*54 (Net
uid 12172,0
decl (Decl
n "s1"
t "std_logic"
o 77
suid 13,0
)
declText (MLText
uid 12173,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,122000,84000,122800"
st "s1              : std_logic"
)
)
*55 (Net
uid 12174,0
decl (Decl
n "c1"
t "std_logic"
o 8
suid 14,0
)
declText (MLText
uid 12175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,73200,84000,74000"
st "c1              : std_logic"
)
)
*56 (Net
uid 12176,0
decl (Decl
n "i1"
t "std_logic"
o 59
suid 15,0
)
declText (MLText
uid 12177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,107600,84000,108400"
st "i1              : std_logic"
)
)
*57 (Net
uid 12178,0
decl (Decl
n "rxc1"
t "std_logic"
o 65
suid 16,0
)
declText (MLText
uid 12179,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,112400,84000,113200"
st "rxc1            : std_logic"
)
)
*58 (PortIoIn
uid 12180,0
shape (CompositeShape
uid 12181,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12182,0
sl 0
ro 270
xt "6000,9625,7500,10375"
)
(Line
uid 12183,0
sl 0
ro 270
xt "7500,10000,8000,10000"
pts [
"7500,10000"
"8000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12184,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12185,0
va (VaSet
isHidden 1
)
xt "3300,9500,5000,10500"
st "rts1"
ju 2
blo "5000,10300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 12194,0
decl (Decl
n "rts1"
t "std_logic"
o 18
suid 17,0
)
declText (MLText
uid 12195,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,81200,84000,82000"
st "rts1            : std_logic"
)
)
*60 (Net
uid 12212,0
decl (Decl
n "dcd1"
t "std_logic"
o 53
suid 18,0
)
declText (MLText
uid 12213,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,102800,84000,103600"
st "dcd1            : std_logic"
)
)
*61 (Blk
uid 12226,0
shape (Rectangle
uid 12227,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,34000,82000,41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12228,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 12229,0
va (VaSet
font "Arial,8,1"
)
xt "74500,35500,79500,36500"
st "NSK600_lib"
blo "74500,36300"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 12230,0
va (VaSet
font "Arial,8,1"
)
xt "74500,36500,80400,37500"
st "ofdm_dsp_if1"
blo "74500,37300"
tm "BlkNameMgr"
)
*64 (Text
uid 12231,0
va (VaSet
font "Arial,8,1"
)
xt "74500,37500,80200,38500"
st "i8_ofdmdspif"
blo "74500,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12232,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12233,0
text (MLText
uid 12234,0
va (VaSet
font "Courier New,8,0"
)
xt "75500,46500,75500,46500"
)
header ""
)
elements [
]
)
)
*65 (Blk
uid 12244,0
shape (Rectangle
uid 12245,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "62000,12000,71000,23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12246,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 12247,0
va (VaSet
font "Arial,8,1"
)
xt "62500,14500,67500,15500"
st "NSK600_lib"
blo "62500,15300"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 12248,0
va (VaSet
font "Arial,8,1"
)
xt "62500,15500,69000,16500"
st "code_position1"
blo "62500,16300"
tm "BlkNameMgr"
)
*68 (Text
uid 12249,0
va (VaSet
font "Arial,8,1"
)
xt "62500,16500,67500,17500"
st "i5_codepos"
blo "62500,17300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12250,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12251,0
text (MLText
uid 12252,0
va (VaSet
font "Courier New,8,0"
)
xt "64500,24500,64500,24500"
)
header ""
)
elements [
]
)
)
*69 (PortIoOut
uid 12274,0
shape (CompositeShape
uid 12275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12276,0
sl 0
ro 90
xt "6000,52625,7500,53375"
)
(Line
uid 12277,0
sl 0
ro 90
xt "7500,53000,8000,53000"
pts [
"8000,53000"
"7500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12279,0
va (VaSet
isHidden 1
)
xt "3900,52500,5000,53500"
st "r2"
ju 2
blo "5000,53300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 12280,0
shape (CompositeShape
uid 12281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12282,0
sl 0
ro 270
xt "6000,56625,7500,57375"
)
(Line
uid 12283,0
sl 0
ro 270
xt "7500,57000,8000,57000"
pts [
"7500,57000"
"8000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12284,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12285,0
va (VaSet
isHidden 1
)
xt "3800,56500,5000,57500"
st "c2"
ju 2
blo "5000,57300"
tm "WireNameMgr"
)
)
)
*71 (PortIoOut
uid 12286,0
shape (CompositeShape
uid 12287,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12288,0
sl 0
ro 90
xt "6000,54625,7500,55375"
)
(Line
uid 12289,0
sl 0
ro 90
xt "7500,55000,8000,55000"
pts [
"8000,55000"
"7500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12290,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12291,0
va (VaSet
isHidden 1
)
xt "3800,54500,5000,55500"
st "s2"
ju 2
blo "5000,55300"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 12292,0
shape (CompositeShape
uid 12293,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12294,0
sl 0
ro 270
xt "6000,55625,7500,56375"
)
(Line
uid 12295,0
sl 0
ro 270
xt "7500,56000,8000,56000"
pts [
"7500,56000"
"8000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12296,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12297,0
va (VaSet
isHidden 1
)
xt "4000,55500,5000,56500"
st "t2"
ju 2
blo "5000,56300"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 12298,0
shape (CompositeShape
uid 12299,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12300,0
sl 0
ro 90
xt "6000,53625,7500,54375"
)
(Line
uid 12301,0
sl 0
ro 90
xt "7500,54000,8000,54000"
pts [
"8000,54000"
"7500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12302,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12303,0
va (VaSet
isHidden 1
)
xt "4000,53500,5000,54500"
st "i2"
ju 2
blo "5000,54300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 12334,0
decl (Decl
n "r2"
t "std_logic"
o 64
suid 19,0
)
declText (MLText
uid 12335,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,111600,84000,112400"
st "r2              : std_logic"
)
)
*75 (Net
uid 12336,0
decl (Decl
n "s2"
t "std_logic"
o 78
suid 20,0
)
declText (MLText
uid 12337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,122800,84000,123600"
st "s2              : std_logic"
)
)
*76 (Net
uid 12338,0
decl (Decl
n "c2"
t "std_logic"
o 9
suid 21,0
)
declText (MLText
uid 12339,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,74000,84000,74800"
st "c2              : std_logic"
)
)
*77 (Net
uid 12340,0
decl (Decl
n "t2"
t "std_logic"
o 28
suid 22,0
)
declText (MLText
uid 12341,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,89200,84000,90000"
st "t2              : std_logic"
)
)
*78 (Net
uid 12342,0
decl (Decl
n "i2"
t "std_logic"
o 60
suid 23,0
)
declText (MLText
uid 12343,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,108400,84000,109200"
st "i2              : std_logic"
)
)
*79 (PortIoOut
uid 12344,0
shape (CompositeShape
uid 12345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12346,0
sl 0
ro 90
xt "6000,11625,7500,12375"
)
(Line
uid 12347,0
sl 0
ro 90
xt "7500,12000,8000,12000"
pts [
"8000,12000"
"7500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12349,0
va (VaSet
isHidden 1
)
xt "3200,11500,5000,12500"
st "rxd2"
ju 2
blo "5000,12300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 12350,0
shape (CompositeShape
uid 12351,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12352,0
sl 0
ro 90
xt "6000,12625,7500,13375"
)
(Line
uid 12353,0
sl 0
ro 90
xt "7500,13000,8000,13000"
pts [
"8000,13000"
"7500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12354,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12355,0
va (VaSet
isHidden 1
)
xt "3200,12500,5000,13500"
st "cts2"
ju 2
blo "5000,13300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 12362,0
shape (CompositeShape
uid 12363,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12364,0
sl 0
ro 90
xt "6000,14625,7500,15375"
)
(Line
uid 12365,0
sl 0
ro 90
xt "7500,15000,8000,15000"
pts [
"8000,15000"
"7500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12366,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12367,0
va (VaSet
isHidden 1
)
xt "3200,14500,5000,15500"
st "rxc2"
ju 2
blo "5000,15300"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 12368,0
shape (CompositeShape
uid 12369,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12370,0
sl 0
ro 270
xt "6000,15625,7500,16375"
)
(Line
uid 12371,0
sl 0
ro 270
xt "7500,16000,8000,16000"
pts [
"7500,16000"
"8000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12372,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12373,0
va (VaSet
isHidden 1
)
xt "3300,15500,5000,16500"
st "txd2"
ju 2
blo "5000,16300"
tm "WireNameMgr"
)
)
)
*83 (PortIoIn
uid 12374,0
shape (CompositeShape
uid 12375,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12376,0
sl 0
ro 270
xt "6000,16625,7500,17375"
)
(Line
uid 12377,0
sl 0
ro 270
xt "7500,17000,8000,17000"
pts [
"7500,17000"
"8000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12378,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12379,0
va (VaSet
isHidden 1
)
xt "3300,16500,5000,17500"
st "rts2"
ju 2
blo "5000,17300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 12416,0
decl (Decl
n "dcd2"
t "std_logic"
o 54
suid 24,0
)
declText (MLText
uid 12417,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,103600,84000,104400"
st "dcd2            : std_logic"
)
)
*85 (Net
uid 12418,0
decl (Decl
n "txd2"
t "std_logic"
o 33
suid 25,0
)
declText (MLText
uid 12419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,92400,84000,93200"
st "txd2            : std_logic"
)
)
*86 (Net
uid 12420,0
decl (Decl
n "cts2"
t "std_logic"
o 48
suid 26,0
)
declText (MLText
uid 12421,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,98800,84000,99600"
st "cts2            : std_logic"
)
)
*87 (Net
uid 12422,0
decl (Decl
n "rxd2"
t "std_logic"
o 72
suid 27,0
)
declText (MLText
uid 12423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,118000,84000,118800"
st "rxd2            : std_logic"
)
)
*88 (Net
uid 12424,0
decl (Decl
n "rxc2"
t "std_logic"
o 66
suid 28,0
)
declText (MLText
uid 12425,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,113200,84000,114000"
st "rxc2            : std_logic"
)
)
*89 (Net
uid 12426,0
decl (Decl
n "rts2"
t "std_logic"
o 19
suid 29,0
)
declText (MLText
uid 12427,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,82000,84000,82800"
st "rts2            : std_logic"
)
)
*90 (PortIoOut
uid 12428,0
shape (CompositeShape
uid 12429,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12430,0
sl 0
ro 90
xt "6000,18625,7500,19375"
)
(Line
uid 12431,0
sl 0
ro 90
xt "7500,19000,8000,19000"
pts [
"8000,19000"
"7500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12432,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12433,0
va (VaSet
isHidden 1
)
xt "3200,18500,5000,19500"
st "rxd3"
ju 2
blo "5000,19300"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 12434,0
shape (CompositeShape
uid 12435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12436,0
sl 0
ro 90
xt "6000,19625,7500,20375"
)
(Line
uid 12437,0
sl 0
ro 90
xt "7500,20000,8000,20000"
pts [
"8000,20000"
"7500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12438,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12439,0
va (VaSet
isHidden 1
)
xt "3200,19500,5000,20500"
st "cts3"
ju 2
blo "5000,20300"
tm "WireNameMgr"
)
)
)
*92 (PortIoOut
uid 12446,0
shape (CompositeShape
uid 12447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12448,0
sl 0
ro 90
xt "6000,21625,7500,22375"
)
(Line
uid 12449,0
sl 0
ro 90
xt "7500,22000,8000,22000"
pts [
"8000,22000"
"7500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12450,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12451,0
va (VaSet
isHidden 1
)
xt "3200,21500,5000,22500"
st "rxc3"
ju 2
blo "5000,22300"
tm "WireNameMgr"
)
)
)
*93 (PortIoIn
uid 12452,0
shape (CompositeShape
uid 12453,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12454,0
sl 0
ro 270
xt "6000,22625,7500,23375"
)
(Line
uid 12455,0
sl 0
ro 270
xt "7500,23000,8000,23000"
pts [
"7500,23000"
"8000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12456,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12457,0
va (VaSet
isHidden 1
)
xt "3300,22500,5000,23500"
st "txd3"
ju 2
blo "5000,23300"
tm "WireNameMgr"
)
)
)
*94 (PortIoIn
uid 12458,0
shape (CompositeShape
uid 12459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12460,0
sl 0
ro 270
xt "6000,23625,7500,24375"
)
(Line
uid 12461,0
sl 0
ro 270
xt "7500,24000,8000,24000"
pts [
"7500,24000"
"8000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12462,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12463,0
va (VaSet
isHidden 1
)
xt "3300,23500,5000,24500"
st "rts3"
ju 2
blo "5000,24300"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 12500,0
decl (Decl
n "dcd3"
t "std_logic"
o 55
suid 30,0
)
declText (MLText
uid 12501,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,104400,84000,105200"
st "dcd3            : std_logic"
)
)
*96 (Net
uid 12502,0
decl (Decl
n "txd3"
t "std_logic"
o 34
suid 31,0
)
declText (MLText
uid 12503,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,93200,84000,94000"
st "txd3            : std_logic"
)
)
*97 (Net
uid 12504,0
decl (Decl
n "cts3"
t "std_logic"
o 49
suid 32,0
)
declText (MLText
uid 12505,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,99600,84000,100400"
st "cts3            : std_logic"
)
)
*98 (Net
uid 12506,0
decl (Decl
n "rxd3"
t "std_logic"
o 73
suid 33,0
)
declText (MLText
uid 12507,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,118800,84000,119600"
st "rxd3            : std_logic"
)
)
*99 (Net
uid 12508,0
decl (Decl
n "rxc3"
t "std_logic"
o 67
suid 34,0
)
declText (MLText
uid 12509,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,114000,84000,114800"
st "rxc3            : std_logic"
)
)
*100 (Net
uid 12510,0
decl (Decl
n "rts3"
t "std_logic"
o 20
suid 35,0
)
declText (MLText
uid 12511,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,82800,84000,83600"
st "rts3            : std_logic"
)
)
*101 (PortIoOut
uid 12512,0
shape (CompositeShape
uid 12513,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12514,0
sl 0
ro 90
xt "6000,25625,7500,26375"
)
(Line
uid 12515,0
sl 0
ro 90
xt "7500,26000,8000,26000"
pts [
"8000,26000"
"7500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12516,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12517,0
va (VaSet
isHidden 1
)
xt "3200,25500,5000,26500"
st "rxd4"
ju 2
blo "5000,26300"
tm "WireNameMgr"
)
)
)
*102 (PortIoOut
uid 12518,0
shape (CompositeShape
uid 12519,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12520,0
sl 0
ro 90
xt "6000,26625,7500,27375"
)
(Line
uid 12521,0
sl 0
ro 90
xt "7500,27000,8000,27000"
pts [
"8000,27000"
"7500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12522,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12523,0
va (VaSet
isHidden 1
)
xt "3200,26500,5000,27500"
st "cts4"
ju 2
blo "5000,27300"
tm "WireNameMgr"
)
)
)
*103 (PortIoOut
uid 12530,0
shape (CompositeShape
uid 12531,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12532,0
sl 0
ro 90
xt "6000,28625,7500,29375"
)
(Line
uid 12533,0
sl 0
ro 90
xt "7500,29000,8000,29000"
pts [
"8000,29000"
"7500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12534,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12535,0
va (VaSet
isHidden 1
)
xt "3200,28500,5000,29500"
st "rxc4"
ju 2
blo "5000,29300"
tm "WireNameMgr"
)
)
)
*104 (PortIoIn
uid 12536,0
shape (CompositeShape
uid 12537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12538,0
sl 0
ro 270
xt "6000,29625,7500,30375"
)
(Line
uid 12539,0
sl 0
ro 270
xt "7500,30000,8000,30000"
pts [
"7500,30000"
"8000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12540,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12541,0
va (VaSet
isHidden 1
)
xt "3300,29500,5000,30500"
st "txd4"
ju 2
blo "5000,30300"
tm "WireNameMgr"
)
)
)
*105 (PortIoIn
uid 12542,0
shape (CompositeShape
uid 12543,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12544,0
sl 0
ro 270
xt "6000,30625,7500,31375"
)
(Line
uid 12545,0
sl 0
ro 270
xt "7500,31000,8000,31000"
pts [
"7500,31000"
"8000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12546,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12547,0
va (VaSet
isHidden 1
)
xt "3300,30500,5000,31500"
st "rts4"
ju 2
blo "5000,31300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 12584,0
decl (Decl
n "dcd4"
t "std_logic"
o 56
suid 36,0
)
declText (MLText
uid 12585,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,105200,84000,106000"
st "dcd4            : std_logic"
)
)
*107 (Net
uid 12586,0
decl (Decl
n "txd4"
t "std_logic"
o 35
suid 37,0
)
declText (MLText
uid 12587,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,94000,84000,94800"
st "txd4            : std_logic"
)
)
*108 (Net
uid 12588,0
decl (Decl
n "cts4"
t "std_logic"
o 50
suid 38,0
)
declText (MLText
uid 12589,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,100400,84000,101200"
st "cts4            : std_logic"
)
)
*109 (Net
uid 12590,0
decl (Decl
n "rxd4"
t "std_logic"
o 74
suid 39,0
)
declText (MLText
uid 12591,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,119600,84000,120400"
st "rxd4            : std_logic"
)
)
*110 (Net
uid 12592,0
decl (Decl
n "rxc4"
t "std_logic"
o 68
suid 40,0
)
declText (MLText
uid 12593,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,114800,84000,115600"
st "rxc4            : std_logic"
)
)
*111 (Net
uid 12594,0
decl (Decl
n "rts4"
t "std_logic"
o 21
suid 41,0
)
declText (MLText
uid 12595,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,83600,84000,84400"
st "rts4            : std_logic"
)
)
*112 (PortIoOut
uid 12596,0
shape (CompositeShape
uid 12597,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12598,0
sl 0
ro 90
xt "6000,32625,7500,33375"
)
(Line
uid 12599,0
sl 0
ro 90
xt "7500,33000,8000,33000"
pts [
"8000,33000"
"7500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12600,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12601,0
va (VaSet
isHidden 1
)
xt "3200,32500,5000,33500"
st "rxd5"
ju 2
blo "5000,33300"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 12602,0
shape (CompositeShape
uid 12603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12604,0
sl 0
ro 90
xt "6000,33625,7500,34375"
)
(Line
uid 12605,0
sl 0
ro 90
xt "7500,34000,8000,34000"
pts [
"8000,34000"
"7500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12607,0
va (VaSet
isHidden 1
)
xt "3200,33500,5000,34500"
st "cts5"
ju 2
blo "5000,34300"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 12614,0
shape (CompositeShape
uid 12615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12616,0
sl 0
ro 90
xt "6000,35625,7500,36375"
)
(Line
uid 12617,0
sl 0
ro 90
xt "7500,36000,8000,36000"
pts [
"8000,36000"
"7500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12619,0
va (VaSet
isHidden 1
)
xt "3200,35500,5000,36500"
st "rxc5"
ju 2
blo "5000,36300"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 12620,0
shape (CompositeShape
uid 12621,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12622,0
sl 0
ro 270
xt "6000,36625,7500,37375"
)
(Line
uid 12623,0
sl 0
ro 270
xt "7500,37000,8000,37000"
pts [
"7500,37000"
"8000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12624,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12625,0
va (VaSet
isHidden 1
)
xt "3300,36500,5000,37500"
st "txd5"
ju 2
blo "5000,37300"
tm "WireNameMgr"
)
)
)
*116 (PortIoIn
uid 12626,0
shape (CompositeShape
uid 12627,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12628,0
sl 0
ro 270
xt "6000,37625,7500,38375"
)
(Line
uid 12629,0
sl 0
ro 270
xt "7500,38000,8000,38000"
pts [
"7500,38000"
"8000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12630,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12631,0
va (VaSet
isHidden 1
)
xt "3300,37500,5000,38500"
st "rts5"
ju 2
blo "5000,38300"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 12668,0
decl (Decl
n "dcd5"
t "std_logic"
o 57
suid 42,0
)
declText (MLText
uid 12669,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,106000,84000,106800"
st "dcd5            : std_logic"
)
)
*118 (Net
uid 12670,0
decl (Decl
n "txd5"
t "std_logic"
o 36
suid 43,0
)
declText (MLText
uid 12671,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,94800,84000,95600"
st "txd5            : std_logic"
)
)
*119 (Net
uid 12672,0
decl (Decl
n "cts5"
t "std_logic"
o 51
suid 44,0
)
declText (MLText
uid 12673,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,101200,84000,102000"
st "cts5            : std_logic"
)
)
*120 (Net
uid 12674,0
decl (Decl
n "rxd5"
t "std_logic"
o 75
suid 45,0
)
declText (MLText
uid 12675,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,120400,84000,121200"
st "rxd5            : std_logic"
)
)
*121 (Net
uid 12676,0
decl (Decl
n "rxc5"
t "std_logic"
o 69
suid 46,0
)
declText (MLText
uid 12677,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,115600,84000,116400"
st "rxc5            : std_logic"
)
)
*122 (Net
uid 12678,0
decl (Decl
n "rts5"
t "std_logic"
o 22
suid 47,0
)
declText (MLText
uid 12679,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,84400,84000,85200"
st "rts5            : std_logic"
)
)
*123 (PortIoOut
uid 12680,0
shape (CompositeShape
uid 12681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12682,0
sl 0
ro 90
xt "6000,39625,7500,40375"
)
(Line
uid 12683,0
sl 0
ro 90
xt "7500,40000,8000,40000"
pts [
"8000,40000"
"7500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12685,0
va (VaSet
isHidden 1
)
xt "3200,39500,5000,40500"
st "rxd6"
ju 2
blo "5000,40300"
tm "WireNameMgr"
)
)
)
*124 (PortIoOut
uid 12686,0
shape (CompositeShape
uid 12687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12688,0
sl 0
ro 90
xt "6000,40625,7500,41375"
)
(Line
uid 12689,0
sl 0
ro 90
xt "7500,41000,8000,41000"
pts [
"8000,41000"
"7500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12690,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12691,0
va (VaSet
isHidden 1
)
xt "3200,40500,5000,41500"
st "cts6"
ju 2
blo "5000,41300"
tm "WireNameMgr"
)
)
)
*125 (PortIoOut
uid 12698,0
shape (CompositeShape
uid 12699,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12700,0
sl 0
ro 90
xt "6000,42625,7500,43375"
)
(Line
uid 12701,0
sl 0
ro 90
xt "7500,43000,8000,43000"
pts [
"8000,43000"
"7500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12702,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12703,0
va (VaSet
isHidden 1
)
xt "3200,42500,5000,43500"
st "rxc6"
ju 2
blo "5000,43300"
tm "WireNameMgr"
)
)
)
*126 (PortIoIn
uid 12704,0
shape (CompositeShape
uid 12705,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12706,0
sl 0
ro 270
xt "6000,43625,7500,44375"
)
(Line
uid 12707,0
sl 0
ro 270
xt "7500,44000,8000,44000"
pts [
"7500,44000"
"8000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12708,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12709,0
va (VaSet
isHidden 1
)
xt "3300,43500,5000,44500"
st "txd6"
ju 2
blo "5000,44300"
tm "WireNameMgr"
)
)
)
*127 (PortIoIn
uid 12710,0
shape (CompositeShape
uid 12711,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12712,0
sl 0
ro 270
xt "6000,44625,7500,45375"
)
(Line
uid 12713,0
sl 0
ro 270
xt "7500,45000,8000,45000"
pts [
"7500,45000"
"8000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12714,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12715,0
va (VaSet
isHidden 1
)
xt "3300,44500,5000,45500"
st "rts6"
ju 2
blo "5000,45300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 12752,0
decl (Decl
n "dcd6"
t "std_logic"
o 58
suid 48,0
)
declText (MLText
uid 12753,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,106800,84000,107600"
st "dcd6            : std_logic"
)
)
*129 (Net
uid 12754,0
decl (Decl
n "txd6"
t "std_logic"
o 37
suid 49,0
)
declText (MLText
uid 12755,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,95600,84000,96400"
st "txd6            : std_logic"
)
)
*130 (Net
uid 12756,0
decl (Decl
n "cts6"
t "std_logic"
o 52
suid 50,0
)
declText (MLText
uid 12757,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,102000,84000,102800"
st "cts6            : std_logic"
)
)
*131 (Net
uid 12758,0
decl (Decl
n "rxd6"
t "std_logic"
o 76
suid 51,0
)
declText (MLText
uid 12759,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,121200,84000,122000"
st "rxd6            : std_logic"
)
)
*132 (Net
uid 12760,0
decl (Decl
n "rxc6"
t "std_logic"
o 70
suid 52,0
)
declText (MLText
uid 12761,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,116400,84000,117200"
st "rxc6            : std_logic"
)
)
*133 (Net
uid 12762,0
decl (Decl
n "rts6"
t "std_logic"
o 23
suid 53,0
)
declText (MLText
uid 12763,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,85200,84000,86000"
st "rts6            : std_logic"
)
)
*134 (PortIoOut
uid 12772,0
shape (CompositeShape
uid 12773,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12774,0
sl 0
ro 90
xt "6000,6625,7500,7375"
)
(Line
uid 12775,0
sl 0
ro 90
xt "7500,7000,8000,7000"
pts [
"8000,7000"
"7500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12776,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12777,0
va (VaSet
isHidden 1
)
xt "3000,6500,5000,7500"
st "dcd1"
ju 2
blo "5000,7300"
tm "WireNameMgr"
)
)
)
*135 (PortIoOut
uid 12778,0
shape (CompositeShape
uid 12779,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12780,0
sl 0
ro 90
xt "6000,13625,7500,14375"
)
(Line
uid 12781,0
sl 0
ro 90
xt "7500,14000,8000,14000"
pts [
"8000,14000"
"7500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12782,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12783,0
va (VaSet
isHidden 1
)
xt "3000,13500,5000,14500"
st "dcd2"
ju 2
blo "5000,14300"
tm "WireNameMgr"
)
)
)
*136 (PortIoOut
uid 12784,0
shape (CompositeShape
uid 12785,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12786,0
sl 0
ro 90
xt "6000,20625,7500,21375"
)
(Line
uid 12787,0
sl 0
ro 90
xt "7500,21000,8000,21000"
pts [
"8000,21000"
"7500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12788,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12789,0
va (VaSet
isHidden 1
)
xt "3000,20500,5000,21500"
st "dcd3"
ju 2
blo "5000,21300"
tm "WireNameMgr"
)
)
)
*137 (PortIoOut
uid 12790,0
shape (CompositeShape
uid 12791,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12792,0
sl 0
ro 90
xt "6000,27625,7500,28375"
)
(Line
uid 12793,0
sl 0
ro 90
xt "7500,28000,8000,28000"
pts [
"8000,28000"
"7500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12794,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12795,0
va (VaSet
isHidden 1
)
xt "3000,27500,5000,28500"
st "dcd4"
ju 2
blo "5000,28300"
tm "WireNameMgr"
)
)
)
*138 (PortIoOut
uid 12796,0
shape (CompositeShape
uid 12797,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12798,0
sl 0
ro 90
xt "6000,34625,7500,35375"
)
(Line
uid 12799,0
sl 0
ro 90
xt "7500,35000,8000,35000"
pts [
"8000,35000"
"7500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12800,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12801,0
va (VaSet
isHidden 1
)
xt "3000,34500,5000,35500"
st "dcd5"
ju 2
blo "5000,35300"
tm "WireNameMgr"
)
)
)
*139 (PortIoOut
uid 12802,0
shape (CompositeShape
uid 12803,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12804,0
sl 0
ro 90
xt "6000,41625,7500,42375"
)
(Line
uid 12805,0
sl 0
ro 90
xt "7500,42000,8000,42000"
pts [
"8000,42000"
"7500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12806,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12807,0
va (VaSet
isHidden 1
)
xt "3000,41500,5000,42500"
st "dcd6"
ju 2
blo "5000,42300"
tm "WireNameMgr"
)
)
)
*140 (PortIoIn
uid 12814,0
shape (CompositeShape
uid 12815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12816,0
sl 0
ro 270
xt "6000,50625,7500,51375"
)
(Line
uid 12817,0
sl 0
ro 270
xt "7500,51000,8000,51000"
pts [
"7500,51000"
"8000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12819,0
va (VaSet
isHidden 1
)
xt "3800,50500,5000,51500"
st "c1"
ju 2
blo "5000,51300"
tm "WireNameMgr"
)
)
)
*141 (Blk
uid 12928,0
shape (Rectangle
uid 12929,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "27000,6000,54000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12930,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 12931,0
va (VaSet
font "Arial,8,1"
)
xt "35500,10500,40500,11500"
st "NSK600_lib"
blo "35500,11300"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 12932,0
va (VaSet
font "Arial,8,1"
)
xt "35500,11500,41400,12500"
st "switch_ports1"
blo "35500,12300"
tm "BlkNameMgr"
)
*144 (Text
uid 12933,0
va (VaSet
font "Arial,8,1"
)
xt "35500,12500,41600,13500"
st "i4_switchports"
blo "35500,13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12934,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12935,0
text (MLText
uid 12936,0
va (VaSet
font "Courier New,8,0"
)
xt "35500,17500,35500,17500"
)
header ""
)
elements [
]
)
)
*145 (Blk
uid 12940,0
shape (Rectangle
uid 12941,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "27000,62000,54000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12942,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 12943,0
va (VaSet
font "Arial,8,1"
)
xt "37500,62500,42500,63500"
st "NSK600_lib"
blo "37500,63300"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 12944,0
va (VaSet
font "Arial,8,1"
)
xt "37500,63500,42700,64500"
st "mux_ports1"
blo "37500,64300"
tm "BlkNameMgr"
)
*148 (Text
uid 12945,0
va (VaSet
font "Arial,8,1"
)
xt "37500,64500,42900,65500"
st "i7_muxports"
blo "37500,65300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12946,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12947,0
text (MLText
uid 12948,0
va (VaSet
font "Courier New,8,0"
)
xt "47500,74500,47500,74500"
)
header ""
)
elements [
]
)
)
*149 (BundleNet
uid 13086,0
bundleNetName "status"
bundleContents [
*150 (Wire
uid 58372,0
shape (OrthoPolyLine
uid 58373,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58375,0
sl 0
va (VaSet
)
xt "0,0,4600,1000"
st "status_enet"
blo "0,800"
tm "WireNameMgr"
)
)
on *151 (Net
uid 48170,0
decl (Decl
n "status_enet"
t "t_status_enet"
o 145
suid 167,0
)
declText (MLText
uid 48171,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,117200,89500,118000"
st "SIGNAL status_enet     : t_status_enet"
)
)
)
*152 (Wire
uid 58376,0
shape (OrthoPolyLine
uid 58377,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58379,0
sl 0
va (VaSet
)
xt "0,0,4900,1000"
st "status_g703"
blo "0,800"
tm "WireNameMgr"
)
)
on *153 (Net
uid 48176,0
decl (Decl
n "status_g703"
t "t_status_g703"
o 146
suid 168,0
)
declText (MLText
uid 48177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,118000,89500,118800"
st "SIGNAL status_g703     : t_status_g703"
)
)
)
*154 (Wire
uid 58380,0
shape (OrthoPolyLine
uid 58381,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58383,0
sl 0
va (VaSet
)
xt "0,0,4500,1000"
st "status_mux"
blo "0,800"
tm "WireNameMgr"
)
)
on *155 (Net
uid 16659,0
decl (Decl
n "status_mux"
t "t_status_mux"
o 147
suid 91,0
)
declText (MLText
uid 16660,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,118800,89000,119600"
st "SIGNAL status_mux      : t_status_mux"
)
)
)
*156 (Wire
uid 58384,0
shape (OrthoPolyLine
uid 58385,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58387,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "status_nsk_1"
blo "0,800"
tm "WireNameMgr"
)
)
on *157 (Net
uid 20531,0
decl (Decl
n "status_nsk_1"
t "t_status_nsk"
o 148
suid 124,0
)
declText (MLText
uid 20532,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,119600,89000,120400"
st "SIGNAL status_nsk_1    : t_status_nsk"
)
)
)
*158 (Wire
uid 58388,0
shape (OrthoPolyLine
uid 58389,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58391,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "status_nsk_2"
blo "0,800"
tm "WireNameMgr"
)
)
on *159 (Net
uid 20553,0
decl (Decl
n "status_nsk_2"
t "t_status_nsk"
o 149
suid 125,0
)
declText (MLText
uid 20554,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,120400,89000,121200"
st "SIGNAL status_nsk_2    : t_status_nsk"
)
)
)
*160 (Wire
uid 58392,0
shape (OrthoPolyLine
uid 58393,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58395,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "status_nsk_3"
blo "0,800"
tm "WireNameMgr"
)
)
on *161 (Net
uid 20555,0
decl (Decl
n "status_nsk_3"
t "t_status_nsk"
o 150
suid 126,0
)
declText (MLText
uid 20556,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,121200,89000,122000"
st "SIGNAL status_nsk_3    : t_status_nsk"
)
)
)
*162 (Wire
uid 58396,0
shape (OrthoPolyLine
uid 58397,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58399,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "status_nsk_4"
blo "0,800"
tm "WireNameMgr"
)
)
on *163 (Net
uid 20575,0
decl (Decl
n "status_nsk_4"
t "t_status_nsk"
o 151
suid 127,0
)
declText (MLText
uid 20576,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,122000,89000,122800"
st "SIGNAL status_nsk_4    : t_status_nsk"
)
)
)
*164 (Wire
uid 58400,0
shape (OrthoPolyLine
uid 58401,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58403,0
sl 0
va (VaSet
)
xt "0,0,4800,1000"
st "status_ofdm"
blo "0,800"
tm "WireNameMgr"
)
)
on *165 (Net
uid 30666,0
decl (Decl
n "status_ofdm"
t "t_status_ofdm"
o 152
suid 146,0
)
declText (MLText
uid 30667,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,122800,89500,123600"
st "SIGNAL status_ofdm     : t_status_ofdm"
)
)
)
*166 (Wire
uid 58404,0
shape (OrthoPolyLine
uid 58405,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58407,0
sl 0
va (VaSet
)
xt "0,0,5300,1000"
st "status_switch"
blo "0,800"
tm "WireNameMgr"
)
)
on *167 (Net
uid 18401,0
decl (Decl
n "status_switch"
t "t_status_switch"
o 153
suid 115,0
)
declText (MLText
uid 18402,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,123600,91000,124400"
st "SIGNAL status_switch   : t_status_switch"
)
)
)
*168 (Wire
uid 58408,0
shape (OrthoPolyLine
uid 58409,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58411,0
sl 0
va (VaSet
)
xt "0,0,4300,1000"
st "status_v11"
blo "0,800"
tm "WireNameMgr"
)
)
on *169 (Net
uid 30138,0
decl (Decl
n "status_v11"
t "t_status_v11"
o 155
suid 144,0
)
declText (MLText
uid 30139,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,125200,89000,126000"
st "SIGNAL status_v11      : t_status_v11"
)
)
)
*170 (Wire
uid 58412,0
shape (OrthoPolyLine
uid 58413,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58415,0
sl 0
va (VaSet
)
xt "0,0,4300,1000"
st "status_v24"
blo "0,800"
tm "WireNameMgr"
)
)
on *171 (Net
uid 28562,0
decl (Decl
n "status_v24"
t "t_status_v24"
o 156
suid 132,0
)
declText (MLText
uid 28563,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,126000,89000,126800"
st "SIGNAL status_v24      : t_status_v24"
)
)
)
*172 (Wire
uid 58416,0
shape (OrthoPolyLine
uid 58417,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58419,0
sl 0
va (VaSet
)
xt "0,0,4400,1000"
st "status_tdm"
blo "0,800"
tm "WireNameMgr"
)
)
on *173 (Net
uid 58318,0
decl (Decl
n "status_tdm"
t "t_status_tdm"
o 154
suid 203,0
)
declText (MLText
uid 58319,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,124400,89000,125200"
st "SIGNAL status_tdm      : t_status_tdm"
)
)
)
]
)
*174 (Net
uid 14593,0
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 54,0
)
declText (MLText
uid 14594,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,102000,97500,102800"
st "SIGNAL rx_nsk_1        : std_logic_vector(3 DOWNTO 0)"
)
)
*175 (Net
uid 14595,0
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 127
suid 55,0
)
declText (MLText
uid 14596,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,102800,97500,103600"
st "SIGNAL rx_nsk_2        : std_logic_vector(3 DOWNTO 0)"
)
)
*176 (Net
uid 14597,0
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 128
suid 56,0
)
declText (MLText
uid 14598,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,103600,97500,104400"
st "SIGNAL rx_nsk_3        : std_logic_vector(3 DOWNTO 0)"
)
)
*177 (Net
uid 14599,0
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 129
suid 57,0
)
declText (MLText
uid 14600,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,104400,97500,105200"
st "SIGNAL rx_nsk_4        : std_logic_vector(3 DOWNTO 0)"
)
)
*178 (Net
uid 14601,0
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 174
suid 58,0
)
declText (MLText
uid 14602,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,139600,97500,140400"
st "SIGNAL tx_nsk_1        : std_logic_vector(2 DOWNTO 0)"
)
)
*179 (Net
uid 14603,0
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 175
suid 59,0
)
declText (MLText
uid 14604,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,140400,97500,141200"
st "SIGNAL tx_nsk_2        : std_logic_vector(2 DOWNTO 0)"
)
)
*180 (Net
uid 14605,0
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 176
suid 60,0
)
declText (MLText
uid 14606,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,141200,97500,142000"
st "SIGNAL tx_nsk_3        : std_logic_vector(2 DOWNTO 0)"
)
)
*181 (Net
uid 14607,0
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 177
suid 61,0
)
declText (MLText
uid 14608,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,142000,97500,142800"
st "SIGNAL tx_nsk_4        : std_logic_vector(2 DOWNTO 0)"
)
)
*182 (Net
uid 14609,0
decl (Decl
n "tx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 182
suid 62,0
)
declText (MLText
uid 14610,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,146000,97500,146800"
st "SIGNAL tx_pos_4        : std_logic_vector(7 DOWNTO 0)"
)
)
*183 (Net
uid 14611,0
decl (Decl
n "tx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 181
suid 63,0
)
declText (MLText
uid 14612,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,145200,97500,146000"
st "SIGNAL tx_pos_3        : std_logic_vector(7 DOWNTO 0)"
)
)
*184 (Net
uid 14613,0
decl (Decl
n "tx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 179
suid 64,0
)
declText (MLText
uid 14614,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,143600,97500,144400"
st "SIGNAL tx_pos_1        : std_logic_vector(7 DOWNTO 0)"
)
)
*185 (Net
uid 14615,0
decl (Decl
n "tx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 180
suid 65,0
)
declText (MLText
uid 14616,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,144400,97500,145200"
st "SIGNAL tx_pos_2        : std_logic_vector(7 DOWNTO 0)"
)
)
*186 (Net
uid 14617,0
decl (Decl
n "rx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 131
suid 66,0
)
declText (MLText
uid 14618,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,106000,97500,106800"
st "SIGNAL rx_pos_1        : std_logic_vector(7 DOWNTO 0)"
)
)
*187 (Net
uid 14619,0
decl (Decl
n "rx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 132
suid 67,0
)
declText (MLText
uid 14620,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,106800,97500,107600"
st "SIGNAL rx_pos_2        : std_logic_vector(7 DOWNTO 0)"
)
)
*188 (Net
uid 14621,0
decl (Decl
n "rx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 133
suid 68,0
)
declText (MLText
uid 14622,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,107600,97500,108400"
st "SIGNAL rx_pos_3        : std_logic_vector(7 DOWNTO 0)"
)
)
*189 (Net
uid 14623,0
decl (Decl
n "rx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 134
suid 69,0
)
declText (MLText
uid 14624,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,108400,97500,109200"
st "SIGNAL rx_pos_4        : std_logic_vector(7 DOWNTO 0)"
)
)
*190 (Net
uid 14633,0
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 186
suid 70,0
)
declText (MLText
uid 14634,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,149200,97500,150000"
st "SIGNAL tx_v24_1        : std_logic_vector(2 DOWNTO 0)"
)
)
*191 (Net
uid 14635,0
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 187
suid 71,0
)
declText (MLText
uid 14636,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,150000,97500,150800"
st "SIGNAL tx_v24_2        : std_logic_vector(2 DOWNTO 0)"
)
)
*192 (Net
uid 14637,0
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 138
suid 72,0
)
declText (MLText
uid 14638,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,111600,97500,112400"
st "SIGNAL rx_v24_1        : std_logic_vector(3 DOWNTO 0)"
)
)
*193 (Net
uid 14639,0
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 73,0
)
declText (MLText
uid 14640,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,112400,97500,113200"
st "SIGNAL rx_v24_2        : std_logic_vector(3 DOWNTO 0)"
)
)
*194 (Net
uid 14651,0
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 136
suid 74,0
)
declText (MLText
uid 14652,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,110000,97500,110800"
st "SIGNAL rx_v11_1        : std_logic_vector(3 DOWNTO 0)"
)
)
*195 (Net
uid 14653,0
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 137
suid 75,0
)
declText (MLText
uid 14654,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,110800,97500,111600"
st "SIGNAL rx_v11_2        : std_logic_vector(3 DOWNTO 0)"
)
)
*196 (Net
uid 14655,0
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 185
suid 76,0
)
declText (MLText
uid 14656,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,148400,97500,149200"
st "SIGNAL tx_v11_2        : std_logic_vector(2 DOWNTO 0)"
)
)
*197 (Net
uid 14657,0
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 184
suid 77,0
)
declText (MLText
uid 14658,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,147600,97500,148400"
st "SIGNAL tx_v11_1        : std_logic_vector(2 DOWNTO 0)"
)
)
*198 (Net
uid 14659,0
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 178
suid 78,0
)
declText (MLText
uid 14660,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,142800,97500,143600"
st "SIGNAL tx_ofdm         : std_logic_vector(3 DOWNTO 0)"
)
)
*199 (Net
uid 14661,0
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 79,0
)
declText (MLText
uid 14662,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,105200,97500,106000"
st "SIGNAL rx_ofdm         : std_logic_vector(2 DOWNTO 0)"
)
)
*200 (Net
uid 16449,0
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 140
suid 80,0
)
declText (MLText
uid 16450,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,113200,97500,114000"
st "SIGNAL rx_v24_3        : std_logic_vector(3 DOWNTO 0)"
)
)
*201 (Net
uid 16459,0
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 141
suid 81,0
)
declText (MLText
uid 16460,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,114000,97500,114800"
st "SIGNAL rx_v24_4        : std_logic_vector(3 DOWNTO 0)"
)
)
*202 (Net
uid 16469,0
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 142
suid 82,0
)
declText (MLText
uid 16470,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,114800,97500,115600"
st "SIGNAL rx_v24_5        : std_logic_vector(3 DOWNTO 0)"
)
)
*203 (Net
uid 16479,0
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 143
suid 83,0
)
declText (MLText
uid 16480,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,115600,97500,116400"
st "SIGNAL rx_v24_6        : std_logic_vector(3 DOWNTO 0)"
)
)
*204 (Net
uid 16529,0
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 188
suid 84,0
)
declText (MLText
uid 16530,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,150800,97500,151600"
st "SIGNAL tx_v24_3        : std_logic_vector(2 DOWNTO 0)"
)
)
*205 (Net
uid 16539,0
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 189
suid 85,0
)
declText (MLText
uid 16540,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,151600,97500,152400"
st "SIGNAL tx_v24_4        : std_logic_vector(2 DOWNTO 0)"
)
)
*206 (Net
uid 16549,0
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 190
suid 86,0
)
declText (MLText
uid 16550,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,152400,97500,153200"
st "SIGNAL tx_v24_5        : std_logic_vector(2 DOWNTO 0)"
)
)
*207 (Net
uid 16559,0
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 191
suid 87,0
)
declText (MLText
uid 16560,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,153200,97500,154000"
st "SIGNAL tx_v24_6        : std_logic_vector(2 DOWNTO 0)"
)
)
*208 (Net
uid 16651,0
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 160
suid 88,0
)
declText (MLText
uid 16652,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,128400,97500,129200"
st "SIGNAL tx_agr          : std_logic_vector(2 DOWNTO 0)"
)
)
*209 (Net
uid 16655,0
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 112
suid 89,0
)
declText (MLText
uid 16656,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,90800,97500,91600"
st "SIGNAL rx_agr          : std_logic_vector(2 DOWNTO 0)"
)
)
*210 (Net
uid 16657,0
decl (Decl
n "control_mux"
t "t_control_mux"
o 95
suid 90,0
)
declText (MLText
uid 16658,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,77200,89500,78000"
st "SIGNAL control_mux     : t_control_mux"
)
)
&155
*211 (Net
uid 16667,0
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 161
suid 92,0
)
declText (MLText
uid 16668,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,129200,97500,130000"
st "SIGNAL tx_ch1          : std_logic_vector(2 DOWNTO 0)"
)
)
*212 (Net
uid 16669,0
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 113
suid 93,0
)
declText (MLText
uid 16670,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,91600,97500,92400"
st "SIGNAL rx_ch1          : std_logic_vector(2 DOWNTO 0)"
)
)
*213 (Net
uid 16783,0
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 163
suid 94,0
)
declText (MLText
uid 16784,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,130800,97500,131600"
st "SIGNAL tx_ch2          : std_logic_vector(2 DOWNTO 0)"
)
)
*214 (Net
uid 16785,0
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 115
suid 95,0
)
declText (MLText
uid 16786,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,93200,97500,94000"
st "SIGNAL rx_ch2          : std_logic_vector(2 DOWNTO 0)"
)
)
*215 (Net
uid 16787,0
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 164
suid 96,0
)
declText (MLText
uid 16788,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,131600,97500,132400"
st "SIGNAL tx_ch3          : std_logic_vector(2 DOWNTO 0)"
)
)
*216 (Net
uid 16789,0
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 116
suid 97,0
)
declText (MLText
uid 16790,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,94000,97500,94800"
st "SIGNAL rx_ch3          : std_logic_vector(2 DOWNTO 0)"
)
)
*217 (Net
uid 16791,0
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 165
suid 98,0
)
declText (MLText
uid 16792,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,132400,97500,133200"
st "SIGNAL tx_ch4          : std_logic_vector(2 DOWNTO 0)"
)
)
*218 (Net
uid 16793,0
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 117
suid 99,0
)
declText (MLText
uid 16794,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,94800,97500,95600"
st "SIGNAL rx_ch4          : std_logic_vector(2 DOWNTO 0)"
)
)
*219 (Net
uid 16795,0
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 166
suid 100,0
)
declText (MLText
uid 16796,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,133200,97500,134000"
st "SIGNAL tx_ch5          : std_logic_vector(2 DOWNTO 0)"
)
)
*220 (Net
uid 16797,0
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 118
suid 101,0
)
declText (MLText
uid 16798,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,95600,97500,96400"
st "SIGNAL rx_ch5          : std_logic_vector(2 DOWNTO 0)"
)
)
*221 (Net
uid 16799,0
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 167
suid 102,0
)
declText (MLText
uid 16800,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,134000,97500,134800"
st "SIGNAL tx_ch6          : std_logic_vector(2 DOWNTO 0)"
)
)
*222 (Net
uid 16801,0
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 119
suid 103,0
)
declText (MLText
uid 16802,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,96400,97500,97200"
st "SIGNAL rx_ch6          : std_logic_vector(2 DOWNTO 0)"
)
)
*223 (Net
uid 16803,0
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 168
suid 104,0
)
declText (MLText
uid 16804,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,134800,97500,135600"
st "SIGNAL tx_ch7          : std_logic_vector(2 DOWNTO 0)"
)
)
*224 (Net
uid 16805,0
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 120
suid 105,0
)
declText (MLText
uid 16806,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,97200,97500,98000"
st "SIGNAL rx_ch7          : std_logic_vector(2 DOWNTO 0)"
)
)
*225 (Net
uid 16807,0
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 169
suid 106,0
)
declText (MLText
uid 16808,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,135600,97500,136400"
st "SIGNAL tx_ch8          : std_logic_vector(2 DOWNTO 0)"
)
)
*226 (Net
uid 16809,0
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 121
suid 107,0
)
declText (MLText
uid 16810,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,98000,97500,98800"
st "SIGNAL rx_ch8          : std_logic_vector(2 DOWNTO 0)"
)
)
*227 (Net
uid 16827,0
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 170
suid 108,0
)
declText (MLText
uid 16828,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,136400,97500,137200"
st "SIGNAL tx_ch9          : std_logic_vector(2 DOWNTO 0)"
)
)
*228 (Net
uid 16829,0
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 122
suid 109,0
)
declText (MLText
uid 16830,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,98800,97500,99600"
st "SIGNAL rx_ch9          : std_logic_vector(2 DOWNTO 0)"
)
)
*229 (Net
uid 16885,0
decl (Decl
n "sport0_sclk"
t "std_logic"
o 80
suid 110,0
)
declText (MLText
uid 16886,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,124400,84000,125200"
st "sport0_sclk     : std_logic"
)
)
*230 (Net
uid 16931,0
decl (Decl
n "sport0_d"
t "std_logic"
o 79
suid 111,0
)
declText (MLText
uid 16932,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,123600,84000,124400"
st "sport0_d        : std_logic"
)
)
*231 (Net
uid 18375,0
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 112,0
)
declText (MLText
uid 18376,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,92400,97500,93200"
st "SIGNAL rx_ch10         : std_logic_vector(2 DOWNTO 0)"
)
)
*232 (Net
uid 18385,0
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 162
suid 113,0
)
declText (MLText
uid 18386,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,130000,97500,130800"
st "SIGNAL tx_ch10         : std_logic_vector(2 DOWNTO 0)"
)
)
*233 (Blk
uid 18387,0
shape (Rectangle
uid 18388,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,52000,82000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18389,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
uid 18390,0
va (VaSet
font "Arial,8,1"
)
xt "74500,53500,79500,54500"
st "NSK600_lib"
blo "74500,54300"
tm "BdLibraryNameMgr"
)
*235 (Text
uid 18391,0
va (VaSet
font "Arial,8,1"
)
xt "74500,54500,80800,55500"
st "ethernet_port1"
blo "74500,55300"
tm "BlkNameMgr"
)
*236 (Text
uid 18392,0
va (VaSet
font "Arial,8,1"
)
xt "74500,55500,79800,56500"
st "i10_ethernet"
blo "74500,56300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18393,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18394,0
text (MLText
uid 18395,0
va (VaSet
font "Courier New,8,0"
)
xt "75500,63500,75500,63500"
)
header ""
)
elements [
]
)
)
*237 (Net
uid 18399,0
decl (Decl
n "control_switch"
t "t_control_switch"
o 101
suid 114,0
)
declText (MLText
uid 18400,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,82000,91500,82800"
st "SIGNAL control_switch  : t_control_switch"
)
)
&167
*238 (Net
uid 18907,0
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 125
suid 116,0
)
declText (MLText
uid 18908,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,101200,97500,102000"
st "SIGNAL rx_g703         : std_logic_vector(3 DOWNTO 0)"
)
)
*239 (Net
uid 18909,0
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 173
suid 117,0
)
declText (MLText
uid 18910,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,138800,97500,139600"
st "SIGNAL tx_g703         : std_logic_vector(2 DOWNTO 0)"
)
)
*240 (Net
uid 18927,0
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 118,0
)
declText (MLText
uid 18928,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,100400,97500,101200"
st "SIGNAL rx_enet         : std_logic_vector(3 DOWNTO 0)"
)
)
*241 (Net
uid 18929,0
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 172
suid 119,0
)
declText (MLText
uid 18930,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,138000,97500,138800"
st "SIGNAL tx_enet         : std_logic_vector(2 DOWNTO 0)"
)
)
*242 (Net
uid 20473,0
decl (Decl
n "control_nsk_1"
t "t_control_nsk"
o 96
suid 120,0
)
declText (MLText
uid 20474,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,78000,89500,78800"
st "SIGNAL control_nsk_1   : t_control_nsk"
)
)
*243 (Net
uid 20515,0
decl (Decl
n "control_nsk_2"
t "t_control_nsk"
o 97
suid 121,0
)
declText (MLText
uid 20516,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,78800,89500,79600"
st "SIGNAL control_nsk_2   : t_control_nsk"
)
)
*244 (Net
uid 20517,0
decl (Decl
n "control_nsk_3"
t "t_control_nsk"
o 98
suid 122,0
)
declText (MLText
uid 20518,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,79600,89500,80400"
st "SIGNAL control_nsk_3   : t_control_nsk"
)
)
*245 (Net
uid 20519,0
decl (Decl
n "control_nsk_4"
t "t_control_nsk"
o 99
suid 123,0
)
declText (MLText
uid 20520,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,80400,89500,81200"
st "SIGNAL control_nsk_4   : t_control_nsk"
)
)
&157
&159
&161
&163
*246 (BundleNet
uid 20689,0
bundleNetName "control"
bundleContents [
*247 (Wire
uid 58324,0
shape (OrthoPolyLine
uid 58325,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58327,0
sl 0
va (VaSet
)
xt "0,0,4900,1000"
st "control_enet"
blo "0,800"
tm "WireNameMgr"
)
)
on *248 (Net
uid 48040,0
decl (Decl
n "control_enet"
t "t_control_v24_x"
o 93
suid 165,0
)
declText (MLText
uid 48041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,75600,91000,76400"
st "SIGNAL control_enet    : t_control_v24_x"
)
)
)
*249 (Wire
uid 58328,0
shape (OrthoPolyLine
uid 58329,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58331,0
sl 0
va (VaSet
)
xt "0,0,5200,1000"
st "control_g703"
blo "0,800"
tm "WireNameMgr"
)
)
on *250 (Net
uid 48034,0
decl (Decl
n "control_g703"
t "t_control_v24_x"
o 94
suid 164,0
)
declText (MLText
uid 48035,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,76400,91000,77200"
st "SIGNAL control_g703    : t_control_v24_x"
)
)
)
*251 (Wire
uid 58332,0
shape (OrthoPolyLine
uid 58333,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58335,0
sl 0
va (VaSet
)
xt "0,0,4800,1000"
st "control_mux"
blo "0,800"
tm "WireNameMgr"
)
)
on &210
)
*252 (Wire
uid 58336,0
shape (OrthoPolyLine
uid 58337,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58339,0
sl 0
va (VaSet
)
xt "0,0,5400,1000"
st "control_nsk_1"
blo "0,800"
tm "WireNameMgr"
)
)
on &242
)
*253 (Wire
uid 58340,0
shape (OrthoPolyLine
uid 58341,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58343,0
sl 0
va (VaSet
)
xt "0,0,5400,1000"
st "control_nsk_2"
blo "0,800"
tm "WireNameMgr"
)
)
on &243
)
*254 (Wire
uid 58344,0
shape (OrthoPolyLine
uid 58345,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58347,0
sl 0
va (VaSet
)
xt "0,0,5400,1000"
st "control_nsk_3"
blo "0,800"
tm "WireNameMgr"
)
)
on &244
)
*255 (Wire
uid 58348,0
shape (OrthoPolyLine
uid 58349,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58351,0
sl 0
va (VaSet
)
xt "0,0,5400,1000"
st "control_nsk_4"
blo "0,800"
tm "WireNameMgr"
)
)
on &245
)
*256 (Wire
uid 58352,0
shape (OrthoPolyLine
uid 58353,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58355,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "control_ofdm"
blo "0,800"
tm "WireNameMgr"
)
)
on *257 (Net
uid 30656,0
decl (Decl
n "control_ofdm"
t "t_control_v24_x"
o 100
suid 145,0
)
declText (MLText
uid 30657,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,81200,91000,82000"
st "SIGNAL control_ofdm    : t_control_v24_x"
)
)
)
*258 (Wire
uid 58356,0
shape (OrthoPolyLine
uid 58357,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58359,0
sl 0
va (VaSet
)
xt "0,0,5600,1000"
st "control_switch"
blo "0,800"
tm "WireNameMgr"
)
)
on &237
)
*259 (Wire
uid 58360,0
shape (OrthoPolyLine
uid 58361,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58363,0
sl 0
va (VaSet
)
xt "0,0,4600,1000"
st "control_v11"
blo "0,800"
tm "WireNameMgr"
)
)
on *260 (Net
uid 30128,0
decl (Decl
n "control_v11"
t "t_control_v11"
o 103
suid 143,0
)
declText (MLText
uid 30129,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,83600,89500,84400"
st "SIGNAL control_v11     : t_control_v11"
)
)
)
*261 (Wire
uid 58364,0
shape (OrthoPolyLine
uid 58365,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58367,0
sl 0
va (VaSet
)
xt "0,0,4600,1000"
st "control_v24"
blo "0,800"
tm "WireNameMgr"
)
)
on *262 (Net
uid 28538,0
decl (Decl
n "control_v24"
t "t_control_v24"
o 104
suid 131,0
)
declText (MLText
uid 28539,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,84400,89500,85200"
st "SIGNAL control_v24     : t_control_v24"
)
)
)
*263 (Wire
uid 58368,0
shape (OrthoPolyLine
uid 58369,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58371,0
sl 0
va (VaSet
)
xt "0,0,4700,1000"
st "control_tdm"
blo "0,800"
tm "WireNameMgr"
)
)
on *264 (Net
uid 58316,0
decl (Decl
n "control_tdm"
t "t_control_tdm"
o 102
suid 202,0
)
declText (MLText
uid 58317,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,82800,89500,83600"
st "SIGNAL control_tdm     : t_control_tdm"
)
)
)
]
)
*265 (Net
uid 21340,0
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 12
suid 128,0
)
declText (MLText
uid 21341,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,76400,84000,77200"
st "fpga_reset_n    : std_logic"
)
)
*266 (Blk
uid 23106,0
shape (Rectangle
uid 23107,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "79000,4000,87000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
uid 23109,0
va (VaSet
font "Arial,8,1"
)
xt "79500,10500,84500,11500"
st "NSK600_lib"
blo "79500,11300"
tm "BdLibraryNameMgr"
)
*268 (Text
uid 23110,0
va (VaSet
font "Arial,8,1"
)
xt "79500,11500,86500,12500"
st "treasure_config1"
blo "79500,12300"
tm "BlkNameMgr"
)
*269 (Text
uid 23111,0
va (VaSet
font "Arial,8,1"
)
xt "79500,12500,83300,13500"
st "i6_config"
blo "79500,13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23113,0
text (MLText
uid 23114,0
va (VaSet
font "Courier New,8,0"
)
xt "80500,24500,80500,24500"
)
header ""
)
elements [
]
)
)
*270 (PortIoIn
uid 24046,0
shape (CompositeShape
uid 24047,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24048,0
sl 0
ro 90
xt "96500,39625,98000,40375"
)
(Line
uid 24049,0
sl 0
ro 90
xt "96000,40000,96500,40000"
pts [
"96500,40000"
"96000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24050,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24051,0
va (VaSet
isHidden 1
)
xt "99000,39500,100400,40500"
st "ind"
blo "99000,40300"
tm "WireNameMgr"
)
)
)
*271 (PortIoOut
uid 24052,0
shape (CompositeShape
uid 24053,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24054,0
sl 0
ro 270
xt "96500,38625,98000,39375"
)
(Line
uid 24055,0
sl 0
ro 270
xt "96000,39000,96500,39000"
pts [
"96000,39000"
"96500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24056,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24057,0
va (VaSet
isHidden 1
)
xt "99000,38500,100600,39500"
st "con"
blo "99000,39300"
tm "WireNameMgr"
)
)
)
*272 (PortIoOut
uid 24064,0
shape (CompositeShape
uid 24065,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24066,0
sl 0
ro 270
xt "96500,36625,98000,37375"
)
(Line
uid 24067,0
sl 0
ro 270
xt "96000,37000,96500,37000"
pts [
"96000,37000"
"96500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24068,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24069,0
va (VaSet
isHidden 1
)
xt "99000,36500,103600,37500"
st "sport2_sclk"
blo "99000,37300"
tm "WireNameMgr"
)
)
)
*273 (Net
uid 24512,0
decl (Decl
n "sport2_sclk"
t "std_logic"
o 81
suid 129,0
)
declText (MLText
uid 24513,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,125200,84000,126000"
st "sport2_sclk     : std_logic"
)
)
*274 (Net
uid 24514,0
decl (Decl
n "sport2_d"
t "std_logic"
o 26
suid 130,0
)
declText (MLText
uid 24515,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,87600,84000,88400"
st "sport2_d        : std_logic"
)
)
*275 (PortIoIn
uid 24516,0
shape (CompositeShape
uid 24517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24518,0
sl 0
ro 90
xt "96500,37625,98000,38375"
)
(Line
uid 24519,0
sl 0
ro 90
xt "96000,38000,96500,38000"
pts [
"96500,38000"
"96000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24520,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24521,0
va (VaSet
isHidden 1
)
xt "99000,37500,102300,38500"
st "sport2_d"
blo "99000,38300"
tm "WireNameMgr"
)
)
)
&262
&171
*276 (PortIoIn
uid 29070,0
shape (CompositeShape
uid 29071,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29072,0
sl 0
ro 90
xt "96500,43625,98000,44375"
)
(Line
uid 29073,0
sl 0
ro 90
xt "96000,44000,96500,44000"
pts [
"96500,44000"
"96000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29074,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29075,0
va (VaSet
isHidden 1
)
xt "99000,43500,100400,44500"
st "los"
blo "99000,44300"
tm "WireNameMgr"
)
)
)
*277 (Net
uid 29172,0
decl (Decl
n "los"
t "std_logic"
o 14
suid 133,0
)
declText (MLText
uid 29173,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,78000,84000,78800"
st "los             : std_logic"
)
)
*278 (Net
uid 29174,0
decl (Decl
n "tx_n"
t "std_logic"
o 85
suid 134,0
)
declText (MLText
uid 29175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,127600,84000,128400"
st "tx_n            : std_logic"
)
)
*279 (Net
uid 29176,0
decl (Decl
n "tx_p"
t "std_logic"
o 86
suid 135,0
)
declText (MLText
uid 29177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,128400,84000,129200"
st "tx_p            : std_logic"
)
)
*280 (Net
uid 29178,0
decl (Decl
n "rx_n"
t "std_logic"
o 24
suid 136,0
)
declText (MLText
uid 29179,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,86000,84000,86800"
st "rx_n            : std_logic"
)
)
*281 (Net
uid 29182,0
decl (Decl
n "rx_p"
t "std_logic"
o 25
suid 137,0
)
declText (MLText
uid 29183,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,86800,84000,87600"
st "rx_p            : std_logic"
)
)
*282 (Net
uid 29184,0
decl (Decl
n "con"
t "std_logic"
o 46
suid 138,0
)
declText (MLText
uid 29185,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,97200,84000,98000"
st "con             : std_logic"
)
)
*283 (Net
uid 29186,0
decl (Decl
n "ind"
t "std_logic"
o 13
suid 139,0
)
declText (MLText
uid 29187,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,77200,84000,78000"
st "ind             : std_logic"
)
)
*284 (PortIoIn
uid 29198,0
shape (CompositeShape
uid 29199,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29200,0
sl 0
ro 90
xt "96500,10625,98000,11375"
)
(Line
uid 29201,0
sl 0
ro 90
xt "96000,11000,96500,11000"
pts [
"96500,11000"
"96000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29202,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29203,0
va (VaSet
isHidden 1
)
xt "99000,10500,102000,11500"
st "nsk_adr"
blo "99000,11300"
tm "WireNameMgr"
)
)
)
*285 (PortIoInOut
uid 29224,0
shape (CompositeShape
uid 29225,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29226,0
sl 0
xt "96500,54625,98000,55375"
)
(Line
uid 29227,0
sl 0
xt "96000,55000,96500,55000"
pts [
"96000,55000"
"96500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29228,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29229,0
va (VaSet
isHidden 1
)
xt "99000,54500,104200,55500"
st "netarm_porta"
blo "99000,55300"
tm "WireNameMgr"
)
)
)
*286 (Net
uid 29230,0
decl (Decl
n "netarm_porta"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 87
suid 140,0
)
declText (MLText
uid 29231,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,129200,94000,130000"
st "netarm_porta    : std_logic_vector(7 DOWNTO 0)"
)
)
*287 (PortIoOut
uid 29248,0
shape (CompositeShape
uid 29249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29250,0
sl 0
ro 270
xt "96500,58625,98000,59375"
)
(Line
uid 29251,0
sl 0
ro 270
xt "96000,59000,96500,59000"
pts [
"96000,59000"
"96500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29253,0
va (VaSet
isHidden 1
)
xt "99000,58500,100800,59500"
st "leds"
blo "99000,59300"
tm "WireNameMgr"
)
)
)
*288 (Net
uid 29262,0
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 61
suid 142,0
)
declText (MLText
uid 29263,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,109200,94000,110000"
st "leds            : std_logic_vector(4 DOWNTO 0)"
)
)
&260
&169
&257
&165
*289 (PortIoIn
uid 33795,0
shape (CompositeShape
uid 33796,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 33797,0
sl 0
ro 270
xt "6000,62625,7500,63375"
)
(Line
uid 33798,0
sl 0
ro 270
xt "7500,63000,8000,63000"
pts [
"7500,63000"
"8000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 33799,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33800,0
va (VaSet
isHidden 1
)
xt "3700,62500,5000,63500"
st "otr"
ju 2
blo "5000,63300"
tm "WireNameMgr"
)
)
)
*290 (PortIoOut
uid 33807,0
shape (CompositeShape
uid 33808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 33809,0
sl 0
ro 90
xt "6000,64625,7500,65375"
)
(Line
uid 33810,0
sl 0
ro 90
xt "7500,65000,8000,65000"
pts [
"8000,65000"
"7500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 33811,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33812,0
va (VaSet
isHidden 1
)
xt "1800,64500,5000,65500"
st "otr_long"
ju 2
blo "5000,65300"
tm "WireNameMgr"
)
)
)
*291 (Net
uid 33829,0
decl (Decl
n "otr"
t "std_logic"
o 16
suid 147,0
)
declText (MLText
uid 33830,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,79600,84000,80400"
st "otr             : std_logic"
)
)
*292 (Net
uid 33835,0
decl (Decl
n "otr_long"
t "std_logic"
o 62
suid 148,0
)
declText (MLText
uid 33836,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,110000,84000,110800"
st "otr_long        : std_logic"
)
)
*293 (Blk
uid 33837,0
shape (Rectangle
uid 33838,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "13000,62000,19000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33839,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
uid 33840,0
va (VaSet
font "Arial,8,1"
)
xt "13500,62500,18500,63500"
st "NSK600_lib"
blo "13500,63300"
tm "BdLibraryNameMgr"
)
*295 (Text
uid 33841,0
va (VaSet
font "Arial,8,1"
)
xt "13500,63500,19200,64500"
st "prolong_otr1"
blo "13500,64300"
tm "BlkNameMgr"
)
*296 (Text
uid 33842,0
va (VaSet
font "Arial,8,1"
)
xt "13500,64500,18700,65500"
st "i20_prol_otr"
blo "13500,65300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33843,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33844,0
text (MLText
uid 33845,0
va (VaSet
font "Courier New,8,0"
)
xt "14500,75500,14500,75500"
)
header ""
)
elements [
]
)
)
*297 (HdlText
uid 34287,0
optionalChildren [
*298 (EmbeddedText
uid 34304,0
commentText (CommentText
uid 34305,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 34306,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "99000,56000,132000,61000"
)
oxt "0,0,18000,5000"
text (MLText
uid 34307,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
)
xt "99200,56200,131800,61200"
st "
leds <= frame_sync & reset_n & not cs_n & frame_sync & reset_n;
--testpads(11 downto 0) <= \"Z1Z0\" & tx_v24_5(1 downto 0) & '1' & tx_ofdm(1) & rx_ofdm(1) & preamble_check & status_mux.sync_history(0) & sport_interrupt;
--testpads(11 downto 0) <= std_logic_vector(to_unsigned(control_v11(1).basecount, 12));
--testpads(11 downto 0) <= brr(4)(5 downto 0) & brr(7)(5 downto 0);
--testpads(11 downto 0) <= \"Z1Z0\" & (not conf_out(0)) & sport_interrupt  & tx_ofdm(1) & rx_ofdm(1) & preamble_check & status_mux.sync_history(0) & frame_sync & pcr(0)(0);
--testpads(11 downto 0) <= \"Z1ZZ\" & enp_out_octet & tx_ofdm(1) & rx_ofdm(1) & tpr(9)(5) & ccr(9)(7) & tx_tdm(2 downto 0);
--tpads_out(7 downto 0) <= '0' & clk32 & clk & tdm_fs & tdm_txd & tx_tdm(2 downto 0);
tpads_out(7 downto 0) <= reset_n & '0' & clk & tdm_fs & tdm_txd & tx_tdm(2 downto 0); --ATTENTION tpads_out(7)->tpads_in(2) must be a '1'
--testpads(11 downto 0) <= \"Z1ZZ\" & enp_out_octet & tx_ofdm(1) & rx_ofdm(1) & tpr(9)(5) & ccr(9)(7) & ccr(9)(6) & ccr(9)(5) & ccr(9)(2);
                                                                        -- txc,        iac,        ict,        icp,        clr
process(clk, reset_n)
begin
  if reset_n='0' then
    conf_out<=(others=>'0');
  elsif clk'event and clk='1' then
    if tpads_in(0)='1' then
      conf_out<=  '1' & osr(10) & \"01\" & brr(10) & \"01\" & tpr(10) & \"01\" & ccr(10) & \"01\" & pcr(10) & '0' &
                  '1' & osr(9) & \"01\" & brr(9) & \"01\" & tpr(9) & \"01\" & ccr(9) & \"01\" & pcr(9) & '0' &
                  '1' & osr(8) & \"01\" & brr(8) & \"01\" & tpr(8) & \"01\" & ccr(8) & \"01\" & pcr(8) & '0' &
                  '1' & osr(7) & \"01\" & brr(7) & \"01\" & tpr(7) & \"01\" & ccr(7) & \"01\" & pcr(7) & '0' &
                  '1' & osr(6) & \"01\" & brr(6) & \"01\" & tpr(6) & \"01\" & ccr(6) & \"01\" & pcr(6) & '0' &
                  '1' & osr(5) & \"01\" & brr(5) & \"01\" & tpr(5) & \"01\" & ccr(5) & \"01\" & pcr(5) & '0' &
                  '1' & osr(4) & \"01\" & brr(4) & \"01\" & tpr(4) & \"01\" & ccr(4) & \"01\" & pcr(4) & '0' &
                  '1' & osr(3) & \"01\" & brr(3) & \"01\" & tpr(3) & \"01\" & ccr(3) & \"01\" & pcr(3) & '0' &
                  '1' & osr(2) & \"01\" & brr(2) & \"01\" & tpr(2) & \"01\" & ccr(2) & \"01\" & pcr(2) & '0' &
                  '1' & osr(1) & \"01\" & brr(1) & \"01\" & tpr(1) & \"01\" & ccr(1) & \"01\" & pcr(1) & '0' &
                  '1' & osr(0) & \"01\" & brr(0) & \"01\" & tpr(0) & \"01\" & ccr(0) & \"01\" & pcr(0) & '0' &
                  '1' & rsig_nsk&tsig_nsk & '0';
    elsif tx_v11_2(0)='1' then 
      conf_out(559 downto 0) <= conf_out(0) & conf_out(559 downto 1);
    end if;
  end if;
end process;







































































"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 33000
)
)
)
]
shape (Rectangle
uid 34288,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "83000,56000,88000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 34289,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*299 (Text
uid 34290,0
va (VaSet
font "Arial,8,1"
)
xt "83350,58000,87450,59000"
st "TESTBOX"
blo "83350,58800"
tm "HdlTextNameMgr"
)
*300 (Text
uid 34291,0
va (VaSet
font "Arial,8,1"
)
xt "83350,59000,84150,60000"
st "2"
blo "83350,59800"
tm "HdlTextNumberMgr"
)
]
)
)
*301 (PortIoOut
uid 35232,0
shape (CompositeShape
uid 35233,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35234,0
sl 0
ro 270
xt "96500,34625,98000,35375"
)
(Line
uid 35235,0
sl 0
ro 270
xt "96000,35000,96500,35000"
pts [
"96000,35000"
"96500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35236,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35237,0
va (VaSet
isHidden 1
)
xt "99000,34500,103600,35500"
st "sport0_sclk"
blo "99000,35300"
tm "WireNameMgr"
)
)
)
*302 (PortIoOut
uid 35252,0
shape (CompositeShape
uid 35253,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35254,0
sl 0
ro 270
xt "96500,35625,98000,36375"
)
(Line
uid 35255,0
sl 0
ro 270
xt "96000,36000,96500,36000"
pts [
"96000,36000"
"96500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35256,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35257,0
va (VaSet
isHidden 1
)
xt "99000,35500,102300,36500"
st "sport0_d"
blo "99000,36300"
tm "WireNameMgr"
)
)
)
*303 (Net
uid 43714,0
decl (Decl
n "rx_dsp"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 123
suid 149,0
)
declText (MLText
uid 43715,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,99600,97500,100400"
st "SIGNAL rx_dsp          : std_logic_vector(7 DOWNTO 0)"
)
)
*304 (Net
uid 43716,0
decl (Decl
n "tx_dsp"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 171
suid 150,0
)
declText (MLText
uid 43717,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,137200,97500,138000"
st "SIGNAL tx_dsp          : std_logic_vector(7 DOWNTO 0)"
)
)
*305 (Net
uid 43718,0
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 88
suid 151,0
)
declText (MLText
uid 43719,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,130000,94000,130800"
st "nsk_data        : std_logic_vector(7 DOWNTO 0)"
)
)
*306 (Net
uid 43720,0
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 15
suid 152,0
)
declText (MLText
uid 43721,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,78800,94500,79600"
st "nsk_adr         : std_logic_vector(11 DOWNTO 0)"
)
)
*307 (Net
uid 44202,0
decl (Decl
n "frame_sync"
t "std_logic"
o 106
suid 153,0
)
declText (MLText
uid 44203,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,86000,87500,86800"
st "SIGNAL frame_sync      : std_logic"
)
)
*308 (Net
uid 44212,0
decl (Decl
n "preamble_check"
t "std_logic"
o 109
suid 154,0
)
declText (MLText
uid 44213,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,88400,87500,89200"
st "SIGNAL preamble_check  : std_logic"
)
)
*309 (PortIoOut
uid 44662,0
shape (CompositeShape
uid 44663,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44664,0
sl 0
ro 270
xt "96500,44625,98000,45375"
)
(Line
uid 44665,0
sl 0
ro 270
xt "96000,45000,96500,45000"
pts [
"96000,45000"
"96500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44666,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44667,0
va (VaSet
isHidden 1
)
xt "99000,44500,100700,45500"
st "tx_n"
blo "99000,45300"
tm "WireNameMgr"
)
)
)
*310 (PortIoIn
uid 44668,0
shape (CompositeShape
uid 44669,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44670,0
sl 0
ro 90
xt "96500,46625,98000,47375"
)
(Line
uid 44671,0
sl 0
ro 90
xt "96000,47000,96500,47000"
pts [
"96500,47000"
"96000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44672,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44673,0
va (VaSet
isHidden 1
)
xt "99000,46500,100800,47500"
st "rx_n"
blo "99000,47300"
tm "WireNameMgr"
)
)
)
*311 (PortIoIn
uid 44674,0
shape (CompositeShape
uid 44675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44676,0
sl 0
ro 90
xt "96500,47625,98000,48375"
)
(Line
uid 44677,0
sl 0
ro 90
xt "96000,48000,96500,48000"
pts [
"96500,48000"
"96000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44679,0
va (VaSet
isHidden 1
)
xt "99000,47500,100800,48500"
st "rx_p"
blo "99000,48300"
tm "WireNameMgr"
)
)
)
*312 (PortIoOut
uid 44680,0
shape (CompositeShape
uid 44681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44682,0
sl 0
ro 270
xt "96500,45625,98000,46375"
)
(Line
uid 44683,0
sl 0
ro 270
xt "96000,46000,96500,46000"
pts [
"96000,46000"
"96500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44685,0
va (VaSet
isHidden 1
)
xt "99000,45500,100700,46500"
st "tx_p"
blo "99000,46300"
tm "WireNameMgr"
)
)
)
*313 (Net
uid 45939,0
decl (Decl
n "ccr"
t "t_register"
o 90
suid 155,0
)
declText (MLText
uid 45940,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,74000,88000,74800"
st "SIGNAL ccr             : t_register"
)
)
*314 (Net
uid 45949,0
decl (Decl
n "osr"
t "t_register"
o 107
suid 156,0
)
declText (MLText
uid 45950,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,86800,88000,87600"
st "SIGNAL osr             : t_register"
)
)
*315 (Net
uid 45959,0
decl (Decl
n "pcr"
t "t_register"
o 108
suid 157,0
)
declText (MLText
uid 45960,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,87600,88000,88400"
st "SIGNAL pcr             : t_register"
)
)
*316 (Net
uid 45969,0
decl (Decl
n "rsig_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 158,0
)
declText (MLText
uid 45970,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,90000,97500,90800"
st "SIGNAL rsig_nsk        : std_logic_vector(3 DOWNTO 0)"
)
)
*317 (Net
uid 45979,0
decl (Decl
n "tpr"
t "t_register"
o 158
suid 159,0
)
declText (MLText
uid 45980,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,126800,88000,127600"
st "SIGNAL tpr             : t_register"
)
)
*318 (Net
uid 45989,0
decl (Decl
n "tsig_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 159
suid 160,0
)
declText (MLText
uid 45990,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,127600,97500,128400"
st "SIGNAL tsig_nsk        : std_logic_vector(3 DOWNTO 0)"
)
)
*319 (Net
uid 46011,0
decl (Decl
n "brr"
t "t_register"
o 89
suid 161,0
)
declText (MLText
uid 46012,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,73200,88000,74000"
st "SIGNAL brr             : t_register"
)
)
&250
&248
&151
&153
*320 (PortIoOut
uid 51482,0
shape (CompositeShape
uid 51483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51484,0
sl 0
ro 270
xt "96500,62625,98000,63375"
)
(Line
uid 51485,0
sl 0
ro 270
xt "96000,63000,96500,63000"
pts [
"96000,63000"
"96500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51487,0
va (VaSet
isHidden 1
)
xt "99000,62500,102600,63500"
st "tdm_wr_n"
blo "99000,63300"
tm "WireNameMgr"
)
)
)
*321 (Net
uid 56550,0
decl (Decl
n "enp_out_octet"
t "std_logic"
o 105
suid 182,0
)
declText (MLText
uid 56551,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,85200,87500,86000"
st "SIGNAL enp_out_octet   : std_logic"
)
)
*322 (Blk
uid 58142,0
shape (Rectangle
uid 58143,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,60000,82000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 58144,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
uid 58145,0
va (VaSet
font "Arial,8,1"
)
xt "75500,61500,80500,62500"
st "NSK600_lib"
blo "75500,62300"
tm "BdLibraryNameMgr"
)
*324 (Text
uid 58146,0
va (VaSet
font "Arial,8,1"
)
xt "75500,62500,79800,63500"
st "tdm_port1"
blo "75500,63300"
tm "BlkNameMgr"
)
*325 (Text
uid 58147,0
va (VaSet
font "Arial,8,1"
)
xt "75500,63500,78800,64500"
st "i11_tdm"
blo "75500,64300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 58148,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 58149,0
text (MLText
uid 58150,0
va (VaSet
font "Courier New,8,0"
)
xt "75500,71500,75500,71500"
)
header ""
)
elements [
]
)
)
*326 (Net
uid 58154,0
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 83
suid 184,0
)
declText (MLText
uid 58155,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,126800,84000,127600"
st "tdm_wr_n        : std_logic"
)
)
*327 (PortIoIn
uid 58188,0
shape (CompositeShape
uid 58189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 58190,0
sl 0
ro 90
xt "96500,61625,98000,62375"
)
(Line
uid 58191,0
sl 0
ro 90
xt "96000,62000,96500,62000"
pts [
"96500,62000"
"96000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 58192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58193,0
va (VaSet
isHidden 1
)
xt "99000,61500,101600,62500"
st "tdm_fs"
blo "99000,62300"
tm "WireNameMgr"
)
)
)
*328 (Net
uid 58222,0
decl (Decl
n "tdm_fs"
t "std_logic"
o 29
suid 190,0
)
declText (MLText
uid 58223,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,90000,84000,90800"
st "tdm_fs          : std_logic"
)
)
*329 (Net
uid 58224,0
decl (Decl
n "tdm_txd"
t "std_logic"
o 30
suid 191,0
)
declText (MLText
uid 58225,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,90800,84000,91600"
st "tdm_txd         : std_logic"
)
)
*330 (Net
uid 58226,0
decl (Decl
n "tdm_rxd"
t "std_logic"
o 82
suid 192,0
)
declText (MLText
uid 58227,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,126000,84000,126800"
st "tdm_rxd         : std_logic"
)
)
*331 (Net
uid 58302,0
decl (Decl
n "rx_tdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 135
suid 200,0
)
declText (MLText
uid 58303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,109200,98000,110000"
st "SIGNAL rx_tdm          : std_logic_vector(15 DOWNTO 0)"
)
)
*332 (Net
uid 58312,0
decl (Decl
n "tx_tdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 183
suid 201,0
)
declText (MLText
uid 58313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,146800,98000,147600"
st "SIGNAL tx_tdm          : std_logic_vector(15 DOWNTO 0)"
)
)
&264
&173
*333 (PortIoOut
uid 58938,0
shape (CompositeShape
uid 58939,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 58940,0
sl 0
ro 270
xt "96500,63625,98000,64375"
)
(Line
uid 58941,0
sl 0
ro 270
xt "96000,64000,96500,64000"
pts [
"96000,64000"
"96500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 58942,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58943,0
va (VaSet
isHidden 1
)
xt "99000,63500,102000,64500"
st "tdm_rxd"
blo "99000,64300"
tm "WireNameMgr"
)
)
)
*334 (PortIoIn
uid 58944,0
shape (CompositeShape
uid 58945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 58946,0
sl 0
ro 90
xt "96500,64625,98000,65375"
)
(Line
uid 58947,0
sl 0
ro 90
xt "96000,65000,96500,65000"
pts [
"96500,65000"
"96000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 58948,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58949,0
va (VaSet
isHidden 1
)
xt "99000,64500,101900,65500"
st "tdm_txd"
blo "99000,65300"
tm "WireNameMgr"
)
)
)
*335 (HdlText
uid 59990,0
optionalChildren [
*336 (EmbeddedText
uid 59995,0
commentText (CommentText
uid 59996,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 59997,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "87000,24000,105000,29000"
)
oxt "0,0,18000,5000"
text (MLText
uid 59998,0
va (VaSet
isHidden 1
)
xt "87200,24200,96700,25200"
st "
sport_interrupt<=tdm_fs;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 59991,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "83000,21000,87000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 59992,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*337 (Text
uid 59993,0
va (VaSet
font "Arial,8,1"
)
xt "84150,21000,85850,22000"
st "eb1"
blo "84150,21800"
tm "HdlTextNameMgr"
)
*338 (Text
uid 59994,0
va (VaSet
font "Arial,8,1"
)
xt "84150,22000,84950,23000"
st "3"
blo "84150,22800"
tm "HdlTextNumberMgr"
)
]
)
)
*339 (Net
uid 62609,0
decl (Decl
n "clk2x"
t "std_logic"
o 92
suid 205,0
)
declText (MLText
uid 62610,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*340 (PortIoIn
uid 67365,0
shape (CompositeShape
uid 67366,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67367,0
sl 0
ro 90
xt "96500,56625,98000,57375"
)
(Line
uid 67368,0
sl 0
ro 90
xt "96000,57000,96500,57000"
pts [
"96500,57000"
"96000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67369,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67370,0
va (VaSet
isHidden 1
)
xt "99000,56500,102200,57500"
st "tpads_in"
blo "99000,57300"
tm "WireNameMgr"
)
)
)
*341 (PortIoOut
uid 67379,0
shape (CompositeShape
uid 67380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67381,0
sl 0
ro 270
xt "96500,57625,98000,58375"
)
(Line
uid 67382,0
sl 0
ro 270
xt "96000,58000,96500,58000"
pts [
"96000,58000"
"96500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67383,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67384,0
va (VaSet
isHidden 1
)
xt "99000,57500,102600,58500"
st "tpads_out"
blo "99000,58300"
tm "WireNameMgr"
)
)
)
*342 (Net
uid 67389,0
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 212,0
)
declText (MLText
uid 67390,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*343 (Net
uid 67391,0
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 31
suid 213,0
)
declText (MLText
uid 67392,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*344 (Net
uid 69017,0
decl (Decl
n "tdm_trigger"
t "std_logic"
o 157
suid 215,0
)
declText (MLText
uid 69018,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*345 (Wire
uid 1028,0
shape (OrthoPolyLine
uid 1029,0
va (VaSet
vasetType 3
)
xt "8000,9000,10000,9000"
pts [
"10000,9000"
"8000,9000"
]
)
start &39
end &11
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1033,0
va (VaSet
)
xt "8000,8000,9700,9000"
st "txd1"
blo "8000,8800"
tm "WireNameMgr"
)
)
on &12
)
*346 (Wire
uid 1194,0
shape (OrthoPolyLine
uid 1195,0
va (VaSet
vasetType 3
)
xt "8000,5000,10000,5000"
pts [
"10000,5000"
"8000,5000"
]
)
start &39
end &10
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
va (VaSet
)
xt "8000,4000,9800,5000"
st "rxd1"
blo "8000,4800"
tm "WireNameMgr"
)
)
on &13
)
*347 (Wire
uid 1208,0
shape (OrthoPolyLine
uid 1209,0
va (VaSet
vasetType 3
)
xt "8000,6000,10000,6000"
pts [
"10000,6000"
"8000,6000"
]
)
start &39
end &14
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "8000,5000,9800,6000"
st "cts1"
blo "8000,5800"
tm "WireNameMgr"
)
)
on &16
)
*348 (Wire
uid 1236,0
shape (OrthoPolyLine
uid 1237,0
va (VaSet
vasetType 3
)
xt "8000,8000,10000,8000"
pts [
"10000,8000"
"8000,8000"
]
)
start &39
end &15
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "8000,7000,9800,8000"
st "rxc1"
blo "8000,7800"
tm "WireNameMgr"
)
)
on &57
)
*349 (Wire
uid 1716,0
shape (OrthoPolyLine
uid 1717,0
va (VaSet
vasetType 3
)
xt "8000,49000,10000,49000"
pts [
"10000,49000"
"8000,49000"
]
)
start &43
end &20
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1721,0
va (VaSet
)
xt "8000,48000,9200,49000"
st "s1"
blo "8000,48800"
tm "WireNameMgr"
)
)
on &54
)
*350 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
)
xt "8000,47000,10000,47000"
pts [
"10000,47000"
"8000,47000"
]
)
start &43
end &19
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1727,0
va (VaSet
)
xt "8000,46000,9100,47000"
st "r1"
blo "8000,46800"
tm "WireNameMgr"
)
)
on &53
)
*351 (Wire
uid 1728,0
shape (OrthoPolyLine
uid 1729,0
va (VaSet
vasetType 3
)
xt "8000,50000,10000,50000"
pts [
"10000,50000"
"8000,50000"
]
)
start &43
end &18
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1733,0
va (VaSet
)
xt "8000,49000,9000,50000"
st "t1"
blo "8000,49800"
tm "WireNameMgr"
)
)
on &52
)
*352 (Wire
uid 1764,0
shape (OrthoPolyLine
uid 1765,0
va (VaSet
vasetType 3
)
xt "8000,51000,10000,51000"
pts [
"10000,51000"
"8000,51000"
]
)
start &43
end &140
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "8000,50000,9200,51000"
st "c1"
blo "8000,50800"
tm "WireNameMgr"
)
)
on &55
)
*353 (Wire
uid 1770,0
shape (OrthoPolyLine
uid 1771,0
va (VaSet
vasetType 3
)
xt "8000,48000,10000,48000"
pts [
"10000,48000"
"8000,48000"
]
)
start &43
end &17
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1775,0
va (VaSet
)
xt "8000,47000,9000,48000"
st "i1"
blo "8000,47800"
tm "WireNameMgr"
)
)
on &56
)
*354 (Wire
uid 1888,0
shape (OrthoPolyLine
uid 1889,0
va (VaSet
vasetType 3
)
xt "64000,28000,69250,28000"
pts [
"69250,28000"
"64000,28000"
]
)
start &2
end &23
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1893,0
va (VaSet
)
xt "64000,27000,66100,28000"
st "clk32"
blo "64000,27800"
tm "WireNameMgr"
)
)
on &24
)
*355 (Wire
uid 1906,0
shape (OrthoPolyLine
uid 1907,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,12000,96000,13000"
pts [
"94000,13000"
"94000,12000"
"96000,12000"
]
)
start &30
end &25
sat 4
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1911,0
va (VaSet
)
xt "91000,11000,96900,12000"
st "nsk_data : (7:0)"
blo "91000,11800"
tm "WireNameMgr"
)
)
on &305
)
*356 (Wire
uid 2082,0
shape (OrthoPolyLine
uid 2083,0
va (VaSet
vasetType 3
)
xt "71000,22000,83000,22000"
pts [
"71000,22000"
"83000,22000"
]
)
start &65
end &335
sat 1
eat 2
st 0
sf 1
si 0
tg (WTG
uid 2084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2085,0
va (VaSet
)
xt "78000,21000,83700,22000"
st "sport_interrupt"
blo "78000,21800"
tm "WireNameMgr"
)
)
on &51
)
*357 (Wire
uid 4272,0
shape (OrthoPolyLine
uid 4273,0
va (VaSet
vasetType 3
)
xt "82750,28000,86000,28000"
pts [
"82750,28000"
"86000,28000"
]
)
start &4
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4275,0
va (VaSet
)
xt "83000,27000,84300,28000"
st "clk"
blo "83000,27800"
tm "WireNameMgr"
)
)
on &35
)
*358 (Wire
uid 4729,0
shape (OrthoPolyLine
uid 4730,0
va (VaSet
vasetType 3
)
xt "82750,30000,86000,30000"
pts [
"82750,30000"
"86000,30000"
]
)
start &5
end &27
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4732,0
va (VaSet
)
xt "83000,29000,85900,30000"
st "reset_n"
blo "83000,29800"
tm "WireNameMgr"
)
)
on &29
)
*359 (Wire
uid 8047,0
optionalChildren [
*360 (BdJunction
uid 15605,0
ps "OnConnectorStrategy"
shape (Circle
uid 15606,0
va (VaSet
vasetType 1
)
xt "94600,17600,95400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8048,0
va (VaSet
vasetType 3
)
xt "87000,18000,96000,18000"
pts [
"96000,18000"
"87000,18000"
]
)
start &21
end &266
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 8053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8054,0
va (VaSet
)
xt "94000,17000,96000,18000"
st "cs_n"
blo "94000,17800"
tm "WireNameMgr"
)
)
on &36
)
*361 (Wire
uid 8057,0
shape (OrthoPolyLine
uid 8058,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,14000,93000,14000"
pts [
"93000,14000"
"87000,14000"
]
)
start &30
end &266
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8064,0
va (VaSet
)
xt "88000,13000,93200,14000"
st "rx_dsp : (7:0)"
blo "88000,13800"
tm "WireNameMgr"
)
)
on &303
)
*362 (Wire
uid 8067,0
shape (OrthoPolyLine
uid 8068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,15000,93000,15000"
pts [
"87000,15000"
"93000,15000"
]
)
start &266
end &30
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8074,0
va (VaSet
)
xt "88000,14000,93100,15000"
st "tx_dsp : (7:0)"
blo "88000,14800"
tm "WireNameMgr"
)
)
on &304
)
*363 (Wire
uid 8077,0
optionalChildren [
*364 (BdJunction
uid 11844,0
ps "OnConnectorStrategy"
shape (Circle
uid 11845,0
va (VaSet
vasetType 1
)
xt "93600,18600,94400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8078,0
va (VaSet
vasetType 3
)
xt "87000,19000,96000,19000"
pts [
"96000,19000"
"87000,19000"
]
)
start &28
end &266
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 8083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8084,0
va (VaSet
)
xt "94000,18000,95900,19000"
st "rd_n"
blo "94000,18800"
tm "WireNameMgr"
)
)
on &37
)
*365 (Wire
uid 8097,0
shape (OrthoPolyLine
uid 8098,0
va (VaSet
vasetType 3
)
xt "87000,20000,96000,20000"
pts [
"96000,20000"
"87000,20000"
]
)
start &22
end &266
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 8103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8104,0
va (VaSet
)
xt "94000,19000,96000,20000"
st "wr_n"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &38
)
*366 (Wire
uid 11838,0
shape (OrthoPolyLine
uid 11839,0
va (VaSet
vasetType 3
)
xt "94000,16000,94000,19000"
pts [
"94000,16000"
"94000,19000"
]
)
start &30
end &364
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11843,0
ro 270
va (VaSet
isHidden 1
)
xt "93000,16100,94000,18000"
st "rd_n"
blo "93800,18000"
tm "WireNameMgr"
)
)
on &37
)
*367 (Wire
uid 12186,0
shape (OrthoPolyLine
uid 12187,0
va (VaSet
vasetType 3
)
xt "8000,10000,10000,10000"
pts [
"10000,10000"
"8000,10000"
]
)
start &39
end &58
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12191,0
va (VaSet
)
xt "8000,9000,9700,10000"
st "rts1"
blo "8000,9800"
tm "WireNameMgr"
)
)
on &59
)
*368 (Wire
uid 12202,0
shape (OrthoPolyLine
uid 12203,0
va (VaSet
vasetType 3
)
xt "8000,7000,10000,7000"
pts [
"10000,7000"
"8000,7000"
]
)
start &39
end &134
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12207,0
va (VaSet
)
xt "8000,6000,10000,7000"
st "dcd1"
blo "8000,6800"
tm "WireNameMgr"
)
)
on &60
)
*369 (Wire
uid 12304,0
shape (OrthoPolyLine
uid 12305,0
va (VaSet
vasetType 3
)
xt "8000,53000,10000,53000"
pts [
"10000,53000"
"8000,53000"
]
)
start &43
end &69
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12309,0
va (VaSet
)
xt "8000,52000,9100,53000"
st "r2"
blo "8000,52800"
tm "WireNameMgr"
)
)
on &74
)
*370 (Wire
uid 12310,0
shape (OrthoPolyLine
uid 12311,0
va (VaSet
vasetType 3
)
xt "8000,55000,10000,55000"
pts [
"10000,55000"
"8000,55000"
]
)
start &43
end &71
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12315,0
va (VaSet
)
xt "8000,54000,9200,55000"
st "s2"
blo "8000,54800"
tm "WireNameMgr"
)
)
on &75
)
*371 (Wire
uid 12316,0
shape (OrthoPolyLine
uid 12317,0
va (VaSet
vasetType 3
)
xt "8000,57000,10000,57000"
pts [
"10000,57000"
"8000,57000"
]
)
start &43
end &70
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12321,0
va (VaSet
)
xt "8000,56000,9200,57000"
st "c2"
blo "8000,56800"
tm "WireNameMgr"
)
)
on &76
)
*372 (Wire
uid 12322,0
shape (OrthoPolyLine
uid 12323,0
va (VaSet
vasetType 3
)
xt "8000,56000,10000,56000"
pts [
"10000,56000"
"8000,56000"
]
)
start &43
end &72
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12327,0
va (VaSet
)
xt "8000,55000,9000,56000"
st "t2"
blo "8000,55800"
tm "WireNameMgr"
)
)
on &77
)
*373 (Wire
uid 12328,0
shape (OrthoPolyLine
uid 12329,0
va (VaSet
vasetType 3
)
xt "8000,54000,10000,54000"
pts [
"10000,54000"
"8000,54000"
]
)
start &43
end &73
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12333,0
va (VaSet
)
xt "8000,53000,9000,54000"
st "i2"
blo "8000,53800"
tm "WireNameMgr"
)
)
on &78
)
*374 (Wire
uid 12380,0
shape (OrthoPolyLine
uid 12381,0
va (VaSet
vasetType 3
)
xt "8000,14000,10000,14000"
pts [
"10000,14000"
"8000,14000"
]
)
start &39
end &135
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12385,0
va (VaSet
)
xt "8000,13000,10000,14000"
st "dcd2"
blo "8000,13800"
tm "WireNameMgr"
)
)
on &84
)
*375 (Wire
uid 12386,0
shape (OrthoPolyLine
uid 12387,0
va (VaSet
vasetType 3
)
xt "8000,16000,10000,16000"
pts [
"10000,16000"
"8000,16000"
]
)
start &39
end &82
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12391,0
va (VaSet
)
xt "8000,15000,9700,16000"
st "txd2"
blo "8000,15800"
tm "WireNameMgr"
)
)
on &85
)
*376 (Wire
uid 12392,0
shape (OrthoPolyLine
uid 12393,0
va (VaSet
vasetType 3
)
xt "8000,13000,10000,13000"
pts [
"10000,13000"
"8000,13000"
]
)
start &39
end &80
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12397,0
va (VaSet
)
xt "8000,12000,9800,13000"
st "cts2"
blo "8000,12800"
tm "WireNameMgr"
)
)
on &86
)
*377 (Wire
uid 12398,0
shape (OrthoPolyLine
uid 12399,0
va (VaSet
vasetType 3
)
xt "8000,12000,10000,12000"
pts [
"10000,12000"
"8000,12000"
]
)
start &39
end &79
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12403,0
va (VaSet
)
xt "8000,11000,9800,12000"
st "rxd2"
blo "8000,11800"
tm "WireNameMgr"
)
)
on &87
)
*378 (Wire
uid 12404,0
shape (OrthoPolyLine
uid 12405,0
va (VaSet
vasetType 3
)
xt "8000,15000,10000,15000"
pts [
"10000,15000"
"8000,15000"
]
)
start &39
end &81
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12409,0
va (VaSet
)
xt "8000,14000,9800,15000"
st "rxc2"
blo "8000,14800"
tm "WireNameMgr"
)
)
on &88
)
*379 (Wire
uid 12410,0
shape (OrthoPolyLine
uid 12411,0
va (VaSet
vasetType 3
)
xt "8000,17000,10000,17000"
pts [
"10000,17000"
"8000,17000"
]
)
start &39
end &83
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12415,0
va (VaSet
)
xt "8000,16000,9700,17000"
st "rts2"
blo "8000,16800"
tm "WireNameMgr"
)
)
on &89
)
*380 (Wire
uid 12464,0
shape (OrthoPolyLine
uid 12465,0
va (VaSet
vasetType 3
)
xt "8000,21000,10000,21000"
pts [
"10000,21000"
"8000,21000"
]
)
start &39
end &136
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12469,0
va (VaSet
)
xt "8000,20000,10000,21000"
st "dcd3"
blo "8000,20800"
tm "WireNameMgr"
)
)
on &95
)
*381 (Wire
uid 12470,0
shape (OrthoPolyLine
uid 12471,0
va (VaSet
vasetType 3
)
xt "8000,23000,10000,23000"
pts [
"10000,23000"
"8000,23000"
]
)
start &39
end &93
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12475,0
va (VaSet
)
xt "8000,22000,9700,23000"
st "txd3"
blo "8000,22800"
tm "WireNameMgr"
)
)
on &96
)
*382 (Wire
uid 12476,0
shape (OrthoPolyLine
uid 12477,0
va (VaSet
vasetType 3
)
xt "8000,20000,10000,20000"
pts [
"10000,20000"
"8000,20000"
]
)
start &39
end &91
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12481,0
va (VaSet
)
xt "8000,19000,9800,20000"
st "cts3"
blo "8000,19800"
tm "WireNameMgr"
)
)
on &97
)
*383 (Wire
uid 12482,0
shape (OrthoPolyLine
uid 12483,0
va (VaSet
vasetType 3
)
xt "8000,19000,10000,19000"
pts [
"10000,19000"
"8000,19000"
]
)
start &39
end &90
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12487,0
va (VaSet
)
xt "8000,18000,9800,19000"
st "rxd3"
blo "8000,18800"
tm "WireNameMgr"
)
)
on &98
)
*384 (Wire
uid 12488,0
shape (OrthoPolyLine
uid 12489,0
va (VaSet
vasetType 3
)
xt "8000,22000,10000,22000"
pts [
"10000,22000"
"8000,22000"
]
)
start &39
end &92
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12493,0
va (VaSet
)
xt "8000,21000,9800,22000"
st "rxc3"
blo "8000,21800"
tm "WireNameMgr"
)
)
on &99
)
*385 (Wire
uid 12494,0
shape (OrthoPolyLine
uid 12495,0
va (VaSet
vasetType 3
)
xt "8000,24000,10000,24000"
pts [
"10000,24000"
"8000,24000"
]
)
start &39
end &94
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12499,0
va (VaSet
)
xt "8000,23000,9700,24000"
st "rts3"
blo "8000,23800"
tm "WireNameMgr"
)
)
on &100
)
*386 (Wire
uid 12548,0
shape (OrthoPolyLine
uid 12549,0
va (VaSet
vasetType 3
)
xt "8000,28000,10000,28000"
pts [
"10000,28000"
"8000,28000"
]
)
start &39
end &137
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12553,0
va (VaSet
)
xt "8000,27000,10000,28000"
st "dcd4"
blo "8000,27800"
tm "WireNameMgr"
)
)
on &106
)
*387 (Wire
uid 12554,0
shape (OrthoPolyLine
uid 12555,0
va (VaSet
vasetType 3
)
xt "8000,30000,10000,30000"
pts [
"10000,30000"
"8000,30000"
]
)
start &39
end &104
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12559,0
va (VaSet
)
xt "8000,29000,9700,30000"
st "txd4"
blo "8000,29800"
tm "WireNameMgr"
)
)
on &107
)
*388 (Wire
uid 12560,0
shape (OrthoPolyLine
uid 12561,0
va (VaSet
vasetType 3
)
xt "8000,27000,10000,27000"
pts [
"10000,27000"
"8000,27000"
]
)
start &39
end &102
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12565,0
va (VaSet
)
xt "8000,26000,9800,27000"
st "cts4"
blo "8000,26800"
tm "WireNameMgr"
)
)
on &108
)
*389 (Wire
uid 12566,0
shape (OrthoPolyLine
uid 12567,0
va (VaSet
vasetType 3
)
xt "8000,26000,10000,26000"
pts [
"10000,26000"
"8000,26000"
]
)
start &39
end &101
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12571,0
va (VaSet
)
xt "8000,25000,9800,26000"
st "rxd4"
blo "8000,25800"
tm "WireNameMgr"
)
)
on &109
)
*390 (Wire
uid 12572,0
shape (OrthoPolyLine
uid 12573,0
va (VaSet
vasetType 3
)
xt "8000,29000,10000,29000"
pts [
"10000,29000"
"8000,29000"
]
)
start &39
end &103
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12577,0
va (VaSet
)
xt "8000,28000,9800,29000"
st "rxc4"
blo "8000,28800"
tm "WireNameMgr"
)
)
on &110
)
*391 (Wire
uid 12578,0
shape (OrthoPolyLine
uid 12579,0
va (VaSet
vasetType 3
)
xt "8000,31000,10000,31000"
pts [
"10000,31000"
"8000,31000"
]
)
start &39
end &105
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12583,0
va (VaSet
)
xt "8000,30000,9700,31000"
st "rts4"
blo "8000,30800"
tm "WireNameMgr"
)
)
on &111
)
*392 (Wire
uid 12632,0
shape (OrthoPolyLine
uid 12633,0
va (VaSet
vasetType 3
)
xt "8000,35000,10000,35000"
pts [
"10000,35000"
"8000,35000"
]
)
start &39
end &138
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12637,0
va (VaSet
)
xt "8000,34000,10000,35000"
st "dcd5"
blo "8000,34800"
tm "WireNameMgr"
)
)
on &117
)
*393 (Wire
uid 12638,0
shape (OrthoPolyLine
uid 12639,0
va (VaSet
vasetType 3
)
xt "8000,37000,10000,37000"
pts [
"10000,37000"
"8000,37000"
]
)
start &39
end &115
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12643,0
va (VaSet
)
xt "8000,36000,9700,37000"
st "txd5"
blo "8000,36800"
tm "WireNameMgr"
)
)
on &118
)
*394 (Wire
uid 12644,0
shape (OrthoPolyLine
uid 12645,0
va (VaSet
vasetType 3
)
xt "8000,34000,10000,34000"
pts [
"10000,34000"
"8000,34000"
]
)
start &39
end &113
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12649,0
va (VaSet
)
xt "8000,33000,9800,34000"
st "cts5"
blo "8000,33800"
tm "WireNameMgr"
)
)
on &119
)
*395 (Wire
uid 12650,0
shape (OrthoPolyLine
uid 12651,0
va (VaSet
vasetType 3
)
xt "8000,33000,10000,33000"
pts [
"10000,33000"
"8000,33000"
]
)
start &39
end &112
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12655,0
va (VaSet
)
xt "8000,32000,9800,33000"
st "rxd5"
blo "8000,32800"
tm "WireNameMgr"
)
)
on &120
)
*396 (Wire
uid 12656,0
shape (OrthoPolyLine
uid 12657,0
va (VaSet
vasetType 3
)
xt "8000,36000,10000,36000"
pts [
"10000,36000"
"8000,36000"
]
)
start &39
end &114
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12661,0
va (VaSet
)
xt "8000,35000,9800,36000"
st "rxc5"
blo "8000,35800"
tm "WireNameMgr"
)
)
on &121
)
*397 (Wire
uid 12662,0
shape (OrthoPolyLine
uid 12663,0
va (VaSet
vasetType 3
)
xt "8000,38000,10000,38000"
pts [
"10000,38000"
"8000,38000"
]
)
start &39
end &116
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12667,0
va (VaSet
)
xt "8000,37000,9700,38000"
st "rts5"
blo "8000,37800"
tm "WireNameMgr"
)
)
on &122
)
*398 (Wire
uid 12716,0
shape (OrthoPolyLine
uid 12717,0
va (VaSet
vasetType 3
)
xt "8000,42000,10000,42000"
pts [
"10000,42000"
"8000,42000"
]
)
start &39
end &139
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12721,0
va (VaSet
)
xt "8000,41000,10000,42000"
st "dcd6"
blo "8000,41800"
tm "WireNameMgr"
)
)
on &128
)
*399 (Wire
uid 12722,0
shape (OrthoPolyLine
uid 12723,0
va (VaSet
vasetType 3
)
xt "8000,44000,10000,44000"
pts [
"10000,44000"
"8000,44000"
]
)
start &39
end &126
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12727,0
va (VaSet
)
xt "8000,43000,9700,44000"
st "txd6"
blo "8000,43800"
tm "WireNameMgr"
)
)
on &129
)
*400 (Wire
uid 12728,0
shape (OrthoPolyLine
uid 12729,0
va (VaSet
vasetType 3
)
xt "8000,41000,10000,41000"
pts [
"10000,41000"
"8000,41000"
]
)
start &39
end &124
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12733,0
va (VaSet
)
xt "8000,40000,9800,41000"
st "cts6"
blo "8000,40800"
tm "WireNameMgr"
)
)
on &130
)
*401 (Wire
uid 12734,0
shape (OrthoPolyLine
uid 12735,0
va (VaSet
vasetType 3
)
xt "8000,40000,10000,40000"
pts [
"10000,40000"
"8000,40000"
]
)
start &39
end &123
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12739,0
va (VaSet
)
xt "8000,39000,9800,40000"
st "rxd6"
blo "8000,39800"
tm "WireNameMgr"
)
)
on &131
)
*402 (Wire
uid 12740,0
shape (OrthoPolyLine
uid 12741,0
va (VaSet
vasetType 3
)
xt "8000,43000,10000,43000"
pts [
"10000,43000"
"8000,43000"
]
)
start &39
end &125
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12745,0
va (VaSet
)
xt "8000,42000,9800,43000"
st "rxc6"
blo "8000,42800"
tm "WireNameMgr"
)
)
on &132
)
*403 (Wire
uid 12746,0
shape (OrthoPolyLine
uid 12747,0
va (VaSet
vasetType 3
)
xt "8000,45000,10000,45000"
pts [
"10000,45000"
"8000,45000"
]
)
start &39
end &127
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12751,0
va (VaSet
)
xt "8000,44000,9700,45000"
st "rts6"
blo "8000,44800"
tm "WireNameMgr"
)
)
on &133
)
*404 (Wire
uid 12766,0
shape (OrthoPolyLine
uid 12767,0
va (VaSet
vasetType 3
)
xt "64000,29000,69250,29000"
pts [
"69250,29000"
"64000,29000"
]
)
start &6
end &26
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12771,0
va (VaSet
)
xt "64000,28000,69200,29000"
st "fpga_reset_n"
blo "64000,28800"
tm "WireNameMgr"
)
)
on &265
)
*405 (Wire
uid 12822,0
shape (OrthoPolyLine
uid 12823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,13000,62000,13000"
pts [
"62000,13000"
"54000,13000"
]
)
start &65
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12829,0
va (VaSet
)
xt "56000,12000,61900,13000"
st "rx_nsk_1 : (3:0)"
blo "56000,12800"
tm "WireNameMgr"
)
)
on &174
)
*406 (Wire
uid 12832,0
shape (OrthoPolyLine
uid 12833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,14000,62000,14000"
pts [
"54000,14000"
"62000,14000"
]
)
start &141
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12839,0
va (VaSet
)
xt "55000,13000,60800,14000"
st "tx_nsk_1 : (2:0)"
blo "55000,13800"
tm "WireNameMgr"
)
)
on &178
)
*407 (Wire
uid 12842,0
shape (OrthoPolyLine
uid 12843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,15000,62000,15000"
pts [
"62000,15000"
"54000,15000"
]
)
start &65
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12849,0
va (VaSet
)
xt "56000,14000,61900,15000"
st "rx_nsk_2 : (3:0)"
blo "56000,14800"
tm "WireNameMgr"
)
)
on &175
)
*408 (Wire
uid 12852,0
shape (OrthoPolyLine
uid 12853,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,16000,62000,16000"
pts [
"54000,16000"
"62000,16000"
]
)
start &141
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12859,0
va (VaSet
)
xt "55000,15000,60800,16000"
st "tx_nsk_2 : (2:0)"
blo "55000,15800"
tm "WireNameMgr"
)
)
on &179
)
*409 (Wire
uid 12862,0
shape (OrthoPolyLine
uid 12863,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,17000,62000,17000"
pts [
"62000,17000"
"54000,17000"
]
)
start &65
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12869,0
va (VaSet
)
xt "56000,16000,61900,17000"
st "rx_nsk_3 : (3:0)"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &176
)
*410 (Wire
uid 12872,0
shape (OrthoPolyLine
uid 12873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,18000,62000,18000"
pts [
"54000,18000"
"62000,18000"
]
)
start &141
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12879,0
va (VaSet
)
xt "55000,17000,60800,18000"
st "tx_nsk_3 : (2:0)"
blo "55000,17800"
tm "WireNameMgr"
)
)
on &180
)
*411 (Wire
uid 12882,0
shape (OrthoPolyLine
uid 12883,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,19000,62000,19000"
pts [
"62000,19000"
"60000,19000"
"57000,19000"
"54000,19000"
]
)
start &65
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12889,0
va (VaSet
)
xt "56000,18000,61900,19000"
st "rx_nsk_4 : (3:0)"
blo "56000,18800"
tm "WireNameMgr"
)
)
on &177
)
*412 (Wire
uid 12892,0
shape (OrthoPolyLine
uid 12893,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,20000,62000,20000"
pts [
"54000,20000"
"62000,20000"
]
)
start &141
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12899,0
va (VaSet
)
xt "55000,19000,60800,20000"
st "tx_nsk_4 : (2:0)"
blo "55000,19800"
tm "WireNameMgr"
)
)
on &181
)
*413 (Wire
uid 12918,0
shape (OrthoPolyLine
uid 12919,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,39000,74000,39000"
pts [
"74000,39000"
"54000,39000"
]
)
start &61
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12925,0
va (VaSet
)
xt "68000,38000,73600,39000"
st "rx_ofdm : (2:0)"
blo "68000,38800"
tm "WireNameMgr"
)
)
on &199
)
*414 (Wire
uid 12966,0
shape (OrthoPolyLine
uid 12967,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,58000,53000,62000"
pts [
"53000,58000"
"53000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12973,0
ro 270
va (VaSet
)
xt "52000,58400,53000,61000"
st "rx_agr"
blo "52800,61000"
tm "WireNameMgr"
)
)
on &209
)
*415 (Wire
uid 12976,0
shape (OrthoPolyLine
uid 12977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,58000,52000,62000"
pts [
"52000,62000"
"52000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12983,0
ro 270
va (VaSet
)
xt "51000,58500,52000,61000"
st "tx_agr"
blo "51800,61000"
tm "WireNameMgr"
)
)
on &208
)
*416 (Wire
uid 12986,0
shape (OrthoPolyLine
uid 12987,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,38000,74000,38000"
pts [
"54000,38000"
"74000,38000"
]
)
start &141
end &61
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12993,0
va (VaSet
)
xt "55000,37000,60500,38000"
st "tx_ofdm : (3:0)"
blo "55000,37800"
tm "WireNameMgr"
)
)
on &198
)
*417 (Wire
uid 13048,0
shape (OrthoPolyLine
uid 13049,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,10000,27000,10000"
pts [
"18000,10000"
"27000,10000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13055,0
va (VaSet
)
xt "19000,9000,24800,10000"
st "tx_v24_1 : (2:0)"
blo "19000,9800"
tm "WireNameMgr"
)
)
on &190
)
*418 (Wire
uid 13058,0
shape (OrthoPolyLine
uid 13059,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,9000,27000,9000"
pts [
"27000,9000"
"18000,9000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13065,0
va (VaSet
)
xt "21000,8000,26900,9000"
st "rx_v24_1 : (3:0)"
blo "21000,8800"
tm "WireNameMgr"
)
)
on &192
)
*419 (Bundle
uid 13087,0
optionalChildren [
*420 (Ripper
uid 13120,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,7000"
"20000,8000"
]
uid 13121,0
va (VaSet
vasetType 3
)
xt "20000,7000,21000,8000"
)
)
*421 (Ripper
uid 18989,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,5000"
"62000,6000"
]
uid 18990,0
va (VaSet
vasetType 3
)
xt "62000,5000,63000,6000"
)
)
*422 (Ripper
uid 19009,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,63000"
"22000,64000"
]
uid 19010,0
va (VaSet
vasetType 3
)
xt "21000,63000,22000,64000"
)
)
*423 (Ripper
uid 20529,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"65000,5000"
"64000,6000"
]
uid 20530,0
va (VaSet
vasetType 3
)
xt "64000,5000,65000,6000"
)
)
*424 (Ripper
uid 20541,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"67000,5000"
"66000,6000"
]
uid 20542,0
va (VaSet
vasetType 3
)
xt "66000,5000,67000,6000"
)
)
*425 (Ripper
uid 20551,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,5000"
"68000,6000"
]
uid 20552,0
va (VaSet
vasetType 3
)
xt "68000,5000,69000,6000"
)
)
*426 (Ripper
uid 20565,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"71000,5000"
"70000,6000"
]
uid 20566,0
va (VaSet
vasetType 3
)
xt "70000,5000,71000,6000"
)
)
*427 (Ripper
uid 30668,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,37000"
"64000,36000"
]
uid 30669,0
va (VaSet
vasetType 3
)
xt "63000,36000,64000,37000"
)
)
*428 (Ripper
uid 30730,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,47000"
"20000,48000"
]
uid 30731,0
va (VaSet
vasetType 3
)
xt "20000,47000,21000,48000"
)
)
*429 (Ripper
uid 48770,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,47000"
"64000,46000"
]
uid 48771,0
va (VaSet
vasetType 3
)
xt "63000,46000,64000,47000"
)
)
*430 (Ripper
uid 48780,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,55000"
"64000,54000"
]
uid 48781,0
va (VaSet
vasetType 3
)
xt "63000,54000,64000,55000"
)
)
*431 (Ripper
uid 58420,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,63000"
"64000,62000"
]
uid 58421,0
va (VaSet
vasetType 3
)
xt "63000,62000,64000,63000"
)
)
]
shape (OrthoPolyLine
uid 13088,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
xt "21000,5000,79000,67000"
pts [
"79000,5000"
"21000,5000"
"21000,67000"
"63000,67000"
"63000,31000"
]
)
start &266
sat 1
eat 16
textGroup (BiTextGroup
uid 13093,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 13094,0
va (VaSet
)
xt "75000,5000,77400,6000"
st "status"
blo "75000,5800"
tm "BundleNameMgr"
)
second (MLText
uid 13095,0
va (VaSet
isHidden 1
)
xt "75000,6000,127300,7000"
st "(status_enet,status_g703,status_mux,status_nsk_1,status_nsk_2,status_nsk_3,status_nsk_4,status_ofdm,status_switch,status_tdm,status_v11,status_v24)"
tm "BundleContentsMgr"
)
)
bundleNet &149
)
*432 (Wire
uid 13098,0
shape (OrthoPolyLine
uid 13099,0
va (VaSet
vasetType 3
)
xt "18000,7000,20000,7000"
pts [
"20000,7000"
"18000,7000"
]
)
start *433 (Ripper
uid 28560,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,6000"
"20000,7000"
]
uid 28561,0
va (VaSet
vasetType 3
)
xt "20000,6000,21000,7000"
)
)
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 13102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13103,0
va (VaSet
)
xt "13000,6000,17600,7000"
st "control_v24"
blo "13000,6800"
tm "WireNameMgr"
)
)
on &262
)
*434 (Wire
uid 13114,0
shape (OrthoPolyLine
uid 13115,0
va (VaSet
vasetType 3
)
xt "18000,8000,20000,8000"
pts [
"18000,8000"
"20000,8000"
]
)
start &39
end &420
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13119,0
va (VaSet
)
xt "13000,7000,17300,8000"
st "status_v24"
blo "13000,7800"
tm "WireNameMgr"
)
)
on &171
)
*435 (Wire
uid 13136,0
shape (OrthoPolyLine
uid 13137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,17000,27000,17000"
pts [
"18000,17000"
"27000,17000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13143,0
va (VaSet
)
xt "19000,16000,24800,17000"
st "tx_v24_2 : (2:0)"
blo "19000,16800"
tm "WireNameMgr"
)
)
on &191
)
*436 (Wire
uid 13144,0
shape (OrthoPolyLine
uid 13145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,16000,27000,16000"
pts [
"27000,16000"
"18000,16000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13151,0
va (VaSet
)
xt "21000,15000,26900,16000"
st "rx_v24_2 : (3:0)"
blo "21000,15800"
tm "WireNameMgr"
)
)
on &193
)
*437 (Wire
uid 13252,0
shape (OrthoPolyLine
uid 13253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,50000,27000,50000"
pts [
"27000,50000"
"18000,50000"
]
)
start &141
end &43
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13259,0
va (VaSet
)
xt "21000,49000,26900,50000"
st "rx_v11_1 : (3:0)"
blo "21000,49800"
tm "WireNameMgr"
)
)
on &194
)
*438 (Wire
uid 13260,0
shape (OrthoPolyLine
uid 13261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,51000,27000,51000"
pts [
"18000,51000"
"27000,51000"
]
)
start &43
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13267,0
va (VaSet
)
xt "19000,50000,24800,51000"
st "tx_v11_1 : (2:0)"
blo "19000,50800"
tm "WireNameMgr"
)
)
on &197
)
*439 (Wire
uid 13352,0
shape (OrthoPolyLine
uid 13353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,57000,27000,57000"
pts [
"18000,57000"
"27000,57000"
]
)
start &43
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13359,0
va (VaSet
)
xt "19000,56000,24800,57000"
st "tx_v11_2 : (2:0)"
blo "19000,56800"
tm "WireNameMgr"
)
)
on &196
)
*440 (Wire
uid 13360,0
shape (OrthoPolyLine
uid 13361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,56000,27000,56000"
pts [
"27000,56000"
"18000,56000"
]
)
start &141
end &43
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13367,0
va (VaSet
)
xt "21000,55000,26900,56000"
st "rx_v11_2 : (3:0)"
blo "21000,55800"
tm "WireNameMgr"
)
)
on &195
)
*441 (Wire
uid 13414,0
shape (OrthoPolyLine
uid 13415,0
va (VaSet
vasetType 3
)
xt "22000,63000,27000,63000"
pts [
"27000,63000"
"22000,63000"
]
)
start &145
end *442 (Ripper
uid 20882,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,62000"
"22000,63000"
]
uid 20883,0
va (VaSet
vasetType 3
)
xt "21000,62000,22000,63000"
)
)
es 0
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13419,0
va (VaSet
)
xt "22000,62000,26800,63000"
st "control_mux"
blo "22000,62800"
tm "WireNameMgr"
)
)
on &210
)
*443 (Wire
uid 13432,0
shape (OrthoPolyLine
uid 13433,0
va (VaSet
vasetType 3
)
xt "22000,64000,27000,64000"
pts [
"27000,64000"
"22000,64000"
]
)
start &145
end &422
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13437,0
va (VaSet
)
xt "22000,63000,26500,64000"
st "status_mux"
blo "22000,63800"
tm "WireNameMgr"
)
)
on &155
)
*444 (Wire
uid 13529,0
shape (OrthoPolyLine
uid 13530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,13000,79000,13000"
pts [
"79000,13000"
"71000,13000"
]
)
start &266
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13536,0
va (VaSet
)
xt "73000,12000,79000,13000"
st "rx_pos_1 : (7:0)"
blo "73000,12800"
tm "WireNameMgr"
)
)
on &186
)
*445 (Wire
uid 13537,0
shape (OrthoPolyLine
uid 13538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,20000,79000,20000"
pts [
"71000,20000"
"79000,20000"
]
)
start &65
end &266
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13544,0
va (VaSet
)
xt "72000,19000,77900,20000"
st "tx_pos_4 : (7:0)"
blo "72000,19800"
tm "WireNameMgr"
)
)
on &182
)
*446 (Wire
uid 13545,0
shape (OrthoPolyLine
uid 13546,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,18000,79000,18000"
pts [
"71000,18000"
"79000,18000"
]
)
start &65
end &266
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13552,0
va (VaSet
)
xt "72000,17000,77900,18000"
st "tx_pos_3 : (7:0)"
blo "72000,17800"
tm "WireNameMgr"
)
)
on &183
)
*447 (Wire
uid 13553,0
shape (OrthoPolyLine
uid 13554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,15000,79000,15000"
pts [
"79000,15000"
"71000,15000"
]
)
start &266
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13560,0
va (VaSet
)
xt "73000,14000,79000,15000"
st "rx_pos_2 : (7:0)"
blo "73000,14800"
tm "WireNameMgr"
)
)
on &187
)
*448 (Wire
uid 13561,0
shape (OrthoPolyLine
uid 13562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,14000,79000,14000"
pts [
"71000,14000"
"79000,14000"
]
)
start &65
end &266
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13568,0
va (VaSet
)
xt "72000,13000,77900,14000"
st "tx_pos_1 : (7:0)"
blo "72000,13800"
tm "WireNameMgr"
)
)
on &184
)
*449 (Wire
uid 13569,0
shape (OrthoPolyLine
uid 13570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,17000,79000,17000"
pts [
"79000,17000"
"71000,17000"
]
)
start &266
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13576,0
va (VaSet
)
xt "73000,16000,79000,17000"
st "rx_pos_3 : (7:0)"
blo "73000,16800"
tm "WireNameMgr"
)
)
on &188
)
*450 (Wire
uid 13577,0
shape (OrthoPolyLine
uid 13578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,16000,79000,16000"
pts [
"71000,16000"
"79000,16000"
]
)
start &65
end &266
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13584,0
va (VaSet
)
xt "72000,15000,77900,16000"
st "tx_pos_2 : (7:0)"
blo "72000,15800"
tm "WireNameMgr"
)
)
on &185
)
*451 (Wire
uid 13585,0
shape (OrthoPolyLine
uid 13586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,19000,79000,19000"
pts [
"79000,19000"
"71000,19000"
]
)
start &266
end &65
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13592,0
va (VaSet
)
xt "73000,18000,79000,19000"
st "rx_pos_4 : (7:0)"
blo "73000,18800"
tm "WireNameMgr"
)
)
on &189
)
*452 (Wire
uid 13711,0
shape (OrthoPolyLine
uid 13712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,58000,29000,62000"
pts [
"29000,62000"
"29000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13718,0
ro 270
va (VaSet
)
xt "28000,58400,29000,61000"
st "rx_ch1"
blo "28800,61000"
tm "WireNameMgr"
)
)
on &212
)
*453 (Wire
uid 13721,0
shape (OrthoPolyLine
uid 13722,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,58000,28000,62000"
pts [
"28000,58000"
"28000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13728,0
ro 270
va (VaSet
)
xt "27000,58500,28000,61000"
st "tx_ch1"
blo "27800,61000"
tm "WireNameMgr"
)
)
on &211
)
*454 (Wire
uid 14173,0
shape (OrthoPolyLine
uid 14174,0
va (VaSet
vasetType 3
)
xt "54000,6000,62000,8000"
pts [
"54000,8000"
"62000,8000"
"62000,6000"
]
)
start &141
end &421
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14178,0
va (VaSet
)
xt "55000,7000,60300,8000"
st "status_switch"
blo "55000,7800"
tm "WireNameMgr"
)
)
on &167
)
*455 (Wire
uid 14189,0
shape (OrthoPolyLine
uid 14190,0
va (VaSet
vasetType 3
)
xt "54000,6000,61000,7000"
pts [
"54000,7000"
"61000,7000"
"61000,6000"
]
)
start &141
end *456 (Ripper
uid 20874,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"62000,5000"
"61000,6000"
]
uid 20875,0
va (VaSet
vasetType 3
)
xt "61000,5000,62000,6000"
)
)
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14194,0
va (VaSet
)
xt "55000,6000,60600,7000"
st "control_switch"
blo "55000,6800"
tm "WireNameMgr"
)
)
on &237
)
*457 (Wire
uid 15599,0
shape (OrthoPolyLine
uid 15600,0
va (VaSet
vasetType 3
)
xt "95000,16000,95000,18000"
pts [
"95000,18000"
"95000,16000"
]
)
start &360
end &30
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 15603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15604,0
ro 270
va (VaSet
isHidden 1
)
xt "94000,16000,95000,18000"
st "cs_n"
blo "94800,18000"
tm "WireNameMgr"
)
)
on &36
)
*458 (Wire
uid 16441,0
shape (OrthoPolyLine
uid 16442,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,23000,27000,23000"
pts [
"27000,23000"
"18000,23000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16448,0
va (VaSet
)
xt "21000,22000,26900,23000"
st "rx_v24_3 : (3:0)"
blo "21000,22800"
tm "WireNameMgr"
)
)
on &200
)
*459 (Wire
uid 16451,0
shape (OrthoPolyLine
uid 16452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,30000,27000,30000"
pts [
"27000,30000"
"18000,30000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16458,0
va (VaSet
)
xt "21000,29000,26900,30000"
st "rx_v24_4 : (3:0)"
blo "21000,29800"
tm "WireNameMgr"
)
)
on &201
)
*460 (Wire
uid 16461,0
shape (OrthoPolyLine
uid 16462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,37000,27000,37000"
pts [
"27000,37000"
"18000,37000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16468,0
va (VaSet
)
xt "21000,36000,26900,37000"
st "rx_v24_5 : (3:0)"
blo "21000,36800"
tm "WireNameMgr"
)
)
on &202
)
*461 (Wire
uid 16471,0
shape (OrthoPolyLine
uid 16472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,44000,27000,44000"
pts [
"27000,44000"
"18000,44000"
]
)
start &141
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16478,0
va (VaSet
)
xt "21000,43000,26900,44000"
st "rx_v24_6 : (3:0)"
blo "21000,43800"
tm "WireNameMgr"
)
)
on &203
)
*462 (Wire
uid 16521,0
shape (OrthoPolyLine
uid 16522,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,24000,27000,24000"
pts [
"18000,24000"
"27000,24000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16528,0
va (VaSet
)
xt "19000,23000,24800,24000"
st "tx_v24_3 : (2:0)"
blo "19000,23800"
tm "WireNameMgr"
)
)
on &204
)
*463 (Wire
uid 16531,0
shape (OrthoPolyLine
uid 16532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,31000,27000,31000"
pts [
"18000,31000"
"27000,31000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16538,0
va (VaSet
)
xt "19000,30000,24800,31000"
st "tx_v24_4 : (2:0)"
blo "19000,30800"
tm "WireNameMgr"
)
)
on &205
)
*464 (Wire
uid 16541,0
shape (OrthoPolyLine
uid 16542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,38000,27000,38000"
pts [
"18000,38000"
"27000,38000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16548,0
va (VaSet
)
xt "19000,37000,24800,38000"
st "tx_v24_5 : (2:0)"
blo "19000,37800"
tm "WireNameMgr"
)
)
on &206
)
*465 (Wire
uid 16551,0
shape (OrthoPolyLine
uid 16552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,45000,27000,45000"
pts [
"18000,45000"
"27000,45000"
]
)
start &39
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16558,0
va (VaSet
)
xt "19000,44000,24800,45000"
st "tx_v24_6 : (2:0)"
blo "19000,44800"
tm "WireNameMgr"
)
)
on &207
)
*466 (Wire
uid 16671,0
shape (OrthoPolyLine
uid 16672,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,58000,31000,62000"
pts [
"31000,62000"
"31000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16678,0
ro 270
va (VaSet
)
xt "30000,58400,31000,61000"
st "rx_ch2"
blo "30800,61000"
tm "WireNameMgr"
)
)
on &214
)
*467 (Wire
uid 16679,0
shape (OrthoPolyLine
uid 16680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,58000,30000,62000"
pts [
"30000,58000"
"30000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16686,0
ro 270
va (VaSet
)
xt "29000,58500,30000,61000"
st "tx_ch2"
blo "29800,61000"
tm "WireNameMgr"
)
)
on &213
)
*468 (Wire
uid 16687,0
shape (OrthoPolyLine
uid 16688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,58000,33000,62000"
pts [
"33000,62000"
"33000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16694,0
ro 270
va (VaSet
)
xt "32000,58400,33000,61000"
st "rx_ch3"
blo "32800,61000"
tm "WireNameMgr"
)
)
on &216
)
*469 (Wire
uid 16695,0
shape (OrthoPolyLine
uid 16696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,58000,32000,62000"
pts [
"32000,58000"
"32000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16702,0
ro 270
va (VaSet
)
xt "31000,58500,32000,61000"
st "tx_ch3"
blo "31800,61000"
tm "WireNameMgr"
)
)
on &215
)
*470 (Wire
uid 16703,0
shape (OrthoPolyLine
uid 16704,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,58000,35000,62000"
pts [
"35000,62000"
"35000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16710,0
ro 270
va (VaSet
)
xt "34000,58400,35000,61000"
st "rx_ch4"
blo "34800,61000"
tm "WireNameMgr"
)
)
on &218
)
*471 (Wire
uid 16711,0
shape (OrthoPolyLine
uid 16712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,58000,34000,62000"
pts [
"34000,58000"
"34000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16718,0
ro 270
va (VaSet
)
xt "33000,58500,34000,61000"
st "tx_ch4"
blo "33800,61000"
tm "WireNameMgr"
)
)
on &217
)
*472 (Wire
uid 16719,0
shape (OrthoPolyLine
uid 16720,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,58000,37000,62000"
pts [
"37000,62000"
"37000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16726,0
ro 270
va (VaSet
)
xt "36000,58400,37000,61000"
st "rx_ch5"
blo "36800,61000"
tm "WireNameMgr"
)
)
on &220
)
*473 (Wire
uid 16727,0
shape (OrthoPolyLine
uid 16728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,58000,36000,62000"
pts [
"36000,58000"
"36000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16734,0
ro 270
va (VaSet
)
xt "35000,58500,36000,61000"
st "tx_ch5"
blo "35800,61000"
tm "WireNameMgr"
)
)
on &219
)
*474 (Wire
uid 16735,0
shape (OrthoPolyLine
uid 16736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,58000,39000,62000"
pts [
"39000,62000"
"39000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16742,0
ro 270
va (VaSet
)
xt "38000,58400,39000,61000"
st "rx_ch6"
blo "38800,61000"
tm "WireNameMgr"
)
)
on &222
)
*475 (Wire
uid 16743,0
shape (OrthoPolyLine
uid 16744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,58000,38000,62000"
pts [
"38000,58000"
"38000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16750,0
ro 270
va (VaSet
)
xt "37000,58500,38000,61000"
st "tx_ch6"
blo "37800,61000"
tm "WireNameMgr"
)
)
on &221
)
*476 (Wire
uid 16751,0
shape (OrthoPolyLine
uid 16752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,58000,41000,62000"
pts [
"41000,62000"
"41000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16758,0
ro 270
va (VaSet
)
xt "40000,58400,41000,61000"
st "rx_ch7"
blo "40800,61000"
tm "WireNameMgr"
)
)
on &224
)
*477 (Wire
uid 16759,0
shape (OrthoPolyLine
uid 16760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,58000,40000,62000"
pts [
"40000,58000"
"40000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16766,0
ro 270
va (VaSet
)
xt "39000,58500,40000,61000"
st "tx_ch7"
blo "39800,61000"
tm "WireNameMgr"
)
)
on &223
)
*478 (Wire
uid 16767,0
shape (OrthoPolyLine
uid 16768,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,58000,43000,62000"
pts [
"43000,62000"
"43000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16774,0
ro 270
va (VaSet
)
xt "42000,58400,43000,61000"
st "rx_ch8"
blo "42800,61000"
tm "WireNameMgr"
)
)
on &226
)
*479 (Wire
uid 16775,0
shape (OrthoPolyLine
uid 16776,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,58000,42000,62000"
pts [
"42000,58000"
"42000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16782,0
ro 270
va (VaSet
)
xt "41000,58500,42000,61000"
st "tx_ch8"
blo "41800,61000"
tm "WireNameMgr"
)
)
on &225
)
*480 (Wire
uid 16811,0
shape (OrthoPolyLine
uid 16812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,58000,45000,62000"
pts [
"45000,62000"
"45000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16818,0
ro 270
va (VaSet
)
xt "44000,58400,45000,61000"
st "rx_ch9"
blo "44800,61000"
tm "WireNameMgr"
)
)
on &228
)
*481 (Wire
uid 16819,0
shape (OrthoPolyLine
uid 16820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,58000,44000,62000"
pts [
"44000,58000"
"44000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16826,0
ro 270
va (VaSet
)
xt "43000,58500,44000,61000"
st "tx_ch9"
blo "43800,61000"
tm "WireNameMgr"
)
)
on &227
)
*482 (Wire
uid 16845,0
shape (OrthoPolyLine
uid 16846,0
va (VaSet
vasetType 3
)
xt "82000,38000,96000,38000"
pts [
"82000,38000"
"96000,38000"
]
)
start &61
end &275
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16852,0
va (VaSet
)
xt "83000,37000,86300,38000"
st "sport2_d"
blo "83000,37800"
tm "WireNameMgr"
)
)
on &274
)
*483 (Wire
uid 16855,0
shape (OrthoPolyLine
uid 16856,0
va (VaSet
vasetType 3
)
xt "82000,35000,96000,35000"
pts [
"96000,35000"
"82000,35000"
]
)
start &301
end &61
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 16861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16862,0
va (VaSet
)
xt "83000,34000,87600,35000"
st "sport0_sclk"
blo "83000,34800"
tm "WireNameMgr"
)
)
on &229
)
*484 (Wire
uid 16865,0
shape (OrthoPolyLine
uid 16866,0
va (VaSet
vasetType 3
)
xt "82000,36000,96000,36000"
pts [
"96000,36000"
"82000,36000"
]
)
start &302
end &61
sat 32
eat 4
st 0
sf 1
si 0
tg (WTG
uid 16871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16872,0
va (VaSet
)
xt "83000,35000,86300,36000"
st "sport0_d"
blo "83000,35800"
tm "WireNameMgr"
)
)
on &230
)
*485 (Wire
uid 18367,0
shape (OrthoPolyLine
uid 18368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,58000,47000,62000"
pts [
"47000,62000"
"47000,58000"
]
)
start &145
end &141
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18374,0
ro 270
va (VaSet
)
xt "46000,58000,47000,61000"
st "rx_ch10"
blo "46800,61000"
tm "WireNameMgr"
)
)
on &231
)
*486 (Wire
uid 18377,0
shape (OrthoPolyLine
uid 18378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,58000,46000,62000"
pts [
"46000,58000"
"46000,62000"
]
)
start &141
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18384,0
ro 270
va (VaSet
)
xt "45000,58100,46000,61000"
st "tx_ch10"
blo "45800,61000"
tm "WireNameMgr"
)
)
on &232
)
*487 (Wire
uid 18887,0
shape (OrthoPolyLine
uid 18888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,48000,74000,48000"
pts [
"54000,48000"
"74000,48000"
]
)
start &141
end &47
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18894,0
va (VaSet
)
xt "55000,47000,60700,48000"
st "rx_g703 : (3:0)"
blo "55000,47800"
tm "WireNameMgr"
)
)
on &238
)
*488 (Wire
uid 18897,0
shape (OrthoPolyLine
uid 18898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,49000,74000,49000"
pts [
"74000,49000"
"54000,49000"
]
)
start &47
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18904,0
va (VaSet
)
xt "68000,48000,73600,49000"
st "tx_g703 : (2:0)"
blo "68000,48800"
tm "WireNameMgr"
)
)
on &239
)
*489 (Wire
uid 18911,0
shape (OrthoPolyLine
uid 18912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,57000,74000,57000"
pts [
"74000,57000"
"54000,57000"
]
)
start &233
end &141
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18918,0
va (VaSet
)
xt "68000,56000,73300,57000"
st "tx_enet : (2:0)"
blo "68000,56800"
tm "WireNameMgr"
)
)
on &241
)
*490 (Wire
uid 18919,0
shape (OrthoPolyLine
uid 18920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,56000,74000,56000"
pts [
"54000,56000"
"74000,56000"
]
)
start &141
end &233
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18926,0
va (VaSet
)
xt "55000,55000,60400,56000"
st "rx_enet : (3:0)"
blo "55000,55800"
tm "WireNameMgr"
)
)
on &240
)
*491 (Wire
uid 20465,0
shape (OrthoPolyLine
uid 20466,0
va (VaSet
vasetType 3
)
xt "69000,6000,69000,12000"
pts [
"69000,12000"
"69000,6000"
]
)
start &65
end *492 (Ripper
uid 20872,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"70000,5000"
"69000,6000"
]
uid 20873,0
va (VaSet
vasetType 3
)
xt "69000,5000,70000,6000"
)
)
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20472,0
ro 270
va (VaSet
)
xt "68000,5500,69000,10900"
st "control_nsk_4"
blo "68800,10900"
tm "WireNameMgr"
)
)
on &245
)
*493 (Wire
uid 20485,0
shape (OrthoPolyLine
uid 20486,0
va (VaSet
vasetType 3
)
xt "67000,6000,67000,12000"
pts [
"67000,12000"
"67000,6000"
]
)
start &65
end *494 (Ripper
uid 20880,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,5000"
"67000,6000"
]
uid 20881,0
va (VaSet
vasetType 3
)
xt "67000,5000,68000,6000"
)
)
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20492,0
ro 270
va (VaSet
)
xt "66000,5500,67000,10900"
st "control_nsk_3"
blo "66800,10900"
tm "WireNameMgr"
)
)
on &244
)
*495 (Wire
uid 20495,0
shape (OrthoPolyLine
uid 20496,0
va (VaSet
vasetType 3
)
xt "65000,6000,65000,12000"
pts [
"65000,12000"
"65000,6000"
]
)
start &65
end *496 (Ripper
uid 20878,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"66000,5000"
"65000,6000"
]
uid 20879,0
va (VaSet
vasetType 3
)
xt "65000,5000,66000,6000"
)
)
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20502,0
ro 270
va (VaSet
)
xt "64000,5500,65000,10900"
st "control_nsk_2"
blo "64800,10900"
tm "WireNameMgr"
)
)
on &243
)
*497 (Wire
uid 20503,0
shape (OrthoPolyLine
uid 20504,0
va (VaSet
vasetType 3
)
xt "63000,6000,63000,12000"
pts [
"63000,12000"
"63000,6000"
]
)
start &65
end *498 (Ripper
uid 20876,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"64000,5000"
"63000,6000"
]
uid 20877,0
va (VaSet
vasetType 3
)
xt "63000,5000,64000,6000"
)
)
sat 1
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20510,0
ro 270
va (VaSet
)
xt "62000,5500,63000,10900"
st "control_nsk_1"
blo "62800,10900"
tm "WireNameMgr"
)
)
on &242
)
*499 (Wire
uid 20521,0
shape (OrthoPolyLine
uid 20522,0
va (VaSet
vasetType 3
)
xt "64000,6000,64000,12000"
pts [
"64000,12000"
"64000,6000"
]
)
start &65
end &423
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20528,0
ro 270
va (VaSet
)
xt "63000,5800,64000,10900"
st "status_nsk_1"
blo "63800,10900"
tm "WireNameMgr"
)
)
on &157
)
*500 (Wire
uid 20533,0
shape (OrthoPolyLine
uid 20534,0
va (VaSet
vasetType 3
)
xt "66000,6000,66000,12000"
pts [
"66000,12000"
"66000,6000"
]
)
start &65
end &424
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20540,0
ro 270
va (VaSet
)
xt "65000,5800,66000,10900"
st "status_nsk_2"
blo "65800,10900"
tm "WireNameMgr"
)
)
on &159
)
*501 (Wire
uid 20543,0
shape (OrthoPolyLine
uid 20544,0
va (VaSet
vasetType 3
)
xt "68000,6000,68000,12000"
pts [
"68000,12000"
"68000,6000"
]
)
start &65
end &425
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20550,0
ro 270
va (VaSet
)
xt "67000,5800,68000,10900"
st "status_nsk_3"
blo "67800,10900"
tm "WireNameMgr"
)
)
on &161
)
*502 (Wire
uid 20557,0
shape (OrthoPolyLine
uid 20558,0
va (VaSet
vasetType 3
)
xt "70000,6000,70000,12000"
pts [
"70000,12000"
"70000,6000"
]
)
start &65
end &426
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 20563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20564,0
ro 270
va (VaSet
)
xt "69000,5800,70000,10900"
st "status_nsk_4"
blo "69800,10900"
tm "WireNameMgr"
)
)
on &163
)
*503 (Bundle
uid 20690,0
optionalChildren [
&492
&456
&498
&496
&494
&442
&433
*504 (Ripper
uid 30150,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"21000,46000"
"20000,47000"
]
uid 30151,0
va (VaSet
vasetType 3
)
xt "20000,46000,21000,47000"
)
)
*505 (Ripper
uid 30678,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,36000"
"64000,35000"
]
uid 30679,0
va (VaSet
vasetType 3
)
xt "63000,35000,64000,36000"
)
)
*506 (Ripper
uid 49988,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,54000"
"64000,53000"
]
uid 49989,0
va (VaSet
vasetType 3
)
xt "63000,53000,64000,54000"
)
)
*507 (Ripper
uid 58290,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,62000"
"64000,61000"
]
uid 58291,0
va (VaSet
vasetType 3
)
xt "63000,61000,64000,62000"
)
)
*508 (Ripper
uid 48768,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"63000,46000"
"64000,45000"
]
uid 48769,0
va (VaSet
vasetType 3
)
xt "63000,45000,64000,46000"
)
)
]
shape (OrthoPolyLine
uid 20691,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
xt "21000,5000,79000,67000"
pts [
"79000,5000"
"21000,5000"
"21000,67000"
"63000,67000"
"63000,32000"
]
)
start &266
sat 2
eat 16
textGroup (BiTextGroup
uid 20696,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 20697,0
va (VaSet
)
xt "75000,4000,77700,5000"
st "control"
blo "75000,4800"
tm "BundleNameMgr"
)
second (MLText
uid 20698,0
va (VaSet
isHidden 1
)
xt "75000,5000,130900,6000"
st "(control_enet,control_g703,control_mux,control_nsk_1,control_nsk_2,control_nsk_3,control_nsk_4,control_ofdm,control_switch,control_tdm,control_v11,control_v24)"
tm "BundleContentsMgr"
)
)
bundleNet &246
)
*509 (Wire
uid 23994,0
shape (OrthoPolyLine
uid 23995,0
va (VaSet
vasetType 3
)
xt "82000,37000,96000,37000"
pts [
"96000,37000"
"82000,37000"
]
)
start &272
end &61
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 24000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24001,0
va (VaSet
)
xt "83000,36000,87600,37000"
st "sport2_sclk"
blo "83000,36800"
tm "WireNameMgr"
)
)
on &273
)
*510 (Wire
uid 24006,0
shape (OrthoPolyLine
uid 24007,0
va (VaSet
vasetType 3
)
xt "82000,39000,96000,39000"
pts [
"82000,39000"
"96000,39000"
]
)
start &61
end &271
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24013,0
va (VaSet
)
xt "83000,38000,84600,39000"
st "con"
blo "83000,38800"
tm "WireNameMgr"
)
)
on &282
)
*511 (Wire
uid 24016,0
shape (OrthoPolyLine
uid 24017,0
va (VaSet
vasetType 3
)
xt "82000,40000,96000,40000"
pts [
"96000,40000"
"82000,40000"
]
)
start &270
end &61
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 24022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24023,0
va (VaSet
)
xt "83000,39000,84400,40000"
st "ind"
blo "83000,39800"
tm "WireNameMgr"
)
)
on &283
)
*512 (Wire
uid 29122,0
shape (OrthoPolyLine
uid 29123,0
va (VaSet
vasetType 3
)
xt "82000,44000,96000,44000"
pts [
"96000,44000"
"82000,44000"
]
)
start &276
end &47
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 29126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29127,0
va (VaSet
)
xt "94000,43000,95400,44000"
st "los"
blo "94000,43800"
tm "WireNameMgr"
)
)
on &277
)
*513 (Wire
uid 29130,0
shape (OrthoPolyLine
uid 29131,0
va (VaSet
vasetType 3
)
xt "82000,45000,96000,45000"
pts [
"96000,45000"
"82000,45000"
]
)
start &309
end &47
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 29134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29135,0
va (VaSet
)
xt "94000,44000,95700,45000"
st "tx_n"
blo "94000,44800"
tm "WireNameMgr"
)
)
on &278
)
*514 (Wire
uid 29146,0
shape (OrthoPolyLine
uid 29147,0
va (VaSet
vasetType 3
)
xt "82000,48000,96000,48000"
pts [
"96000,48000"
"82000,48000"
]
)
start &311
end &47
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 29150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29151,0
va (VaSet
)
xt "83000,47000,84800,48000"
st "rx_p"
blo "83000,47800"
tm "WireNameMgr"
)
)
on &281
)
*515 (Wire
uid 29154,0
shape (OrthoPolyLine
uid 29155,0
va (VaSet
vasetType 3
)
xt "82000,46000,96000,46000"
pts [
"96000,46000"
"82000,46000"
]
)
start &312
end &47
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 29158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29159,0
va (VaSet
)
xt "94000,45000,95700,46000"
st "tx_p"
blo "94000,45800"
tm "WireNameMgr"
)
)
on &279
)
*516 (Wire
uid 29162,0
shape (OrthoPolyLine
uid 29163,0
va (VaSet
vasetType 3
)
xt "82000,47000,96000,47000"
pts [
"96000,47000"
"82000,47000"
]
)
start &310
end &47
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 29166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29167,0
va (VaSet
)
xt "83000,46000,84800,47000"
st "rx_n"
blo "83000,46800"
tm "WireNameMgr"
)
)
on &280
)
*517 (Wire
uid 29190,0
shape (OrthoPolyLine
uid 29191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,11000,96000,11000"
pts [
"87000,11000"
"96000,11000"
]
)
start &266
end &284
sat 1
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29197,0
va (VaSet
)
xt "91000,10000,97000,11000"
st "nsk_adr : (11:0)"
blo "91000,10800"
tm "WireNameMgr"
)
)
on &306
)
*518 (Wire
uid 29208,0
shape (OrthoPolyLine
uid 29209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,55000,96000,55000"
pts [
"82000,55000"
"96000,55000"
]
)
start &233
end &285
sat 4
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29215,0
va (VaSet
)
xt "89000,54000,96800,55000"
st "netarm_porta : (7:0)"
blo "89000,54800"
tm "WireNameMgr"
)
)
on &286
)
*519 (Wire
uid 29256,0
shape (OrthoPolyLine
uid 29257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,59000,96000,59000"
pts [
"88000,59000"
"96000,59000"
]
)
start &297
end &287
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 29260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29261,0
va (VaSet
)
xt "89000,58000,93400,59000"
st "leds : (4:0)"
blo "89000,58800"
tm "WireNameMgr"
)
)
on &288
)
*520 (Wire
uid 30120,0
shape (OrthoPolyLine
uid 30121,0
va (VaSet
vasetType 3
)
xt "18000,47000,20000,47000"
pts [
"20000,47000"
"18000,47000"
]
)
start &504
end &43
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 30126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30127,0
va (VaSet
)
xt "13000,46000,17600,47000"
st "control_v11"
blo "13000,46800"
tm "WireNameMgr"
)
)
on &260
)
*521 (Wire
uid 30130,0
shape (OrthoPolyLine
uid 30131,0
va (VaSet
vasetType 3
)
xt "18000,48000,20000,48000"
pts [
"18000,48000"
"20000,48000"
]
)
start &43
end &428
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30137,0
va (VaSet
)
xt "13000,47000,17300,48000"
st "status_v11"
blo "13000,47800"
tm "WireNameMgr"
)
)
on &169
)
*522 (Wire
uid 30648,0
shape (OrthoPolyLine
uid 30649,0
va (VaSet
vasetType 3
)
xt "64000,35000,74000,35000"
pts [
"64000,35000"
"74000,35000"
]
)
start &505
end &61
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 30654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30655,0
va (VaSet
)
xt "64000,34000,69100,35000"
st "control_ofdm"
blo "64000,34800"
tm "WireNameMgr"
)
)
on &257
)
*523 (Wire
uid 30658,0
shape (OrthoPolyLine
uid 30659,0
va (VaSet
vasetType 3
)
xt "64000,36000,74000,36000"
pts [
"74000,36000"
"64000,36000"
]
)
start &61
end &427
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30665,0
va (VaSet
)
xt "64000,35000,68800,36000"
st "status_ofdm"
blo "64000,35800"
tm "WireNameMgr"
)
)
on &165
)
*524 (Wire
uid 33815,0
shape (OrthoPolyLine
uid 33816,0
va (VaSet
vasetType 3
)
xt "8000,63000,13000,63000"
pts [
"8000,63000"
"13000,63000"
]
)
start &289
end &293
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33820,0
va (VaSet
)
xt "8000,62000,9300,63000"
st "otr"
blo "8000,62800"
tm "WireNameMgr"
)
)
on &291
)
*525 (Wire
uid 33823,0
shape (OrthoPolyLine
uid 33824,0
va (VaSet
vasetType 3
)
xt "8000,65000,13000,65000"
pts [
"13000,65000"
"8000,65000"
]
)
start &293
end &290
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33828,0
va (VaSet
)
xt "8000,64000,11200,65000"
st "otr_long"
blo "8000,64800"
tm "WireNameMgr"
)
)
on &292
)
*526 (Wire
uid 44194,0
shape (OrthoPolyLine
uid 44195,0
va (VaSet
vasetType 3
)
xt "54000,62000,61000,62000"
pts [
"54000,62000"
"61000,62000"
]
)
start &145
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 44200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44201,0
va (VaSet
)
xt "55000,61000,59600,62000"
st "frame_sync"
blo "55000,61800"
tm "WireNameMgr"
)
)
on &307
)
*527 (Wire
uid 44204,0
shape (OrthoPolyLine
uid 44205,0
va (VaSet
vasetType 3
)
xt "54000,63000,61000,63000"
pts [
"54000,63000"
"61000,63000"
]
)
start &145
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 44210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44211,0
va (VaSet
)
xt "55000,62000,61200,63000"
st "preamble_check"
blo "55000,62800"
tm "WireNameMgr"
)
)
on &308
)
*528 (Wire
uid 45931,0
shape (OrthoPolyLine
uid 45932,0
va (VaSet
vasetType 3
)
xt "75000,7000,79000,7000"
pts [
"79000,7000"
"75000,7000"
]
)
start &266
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 45937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45938,0
va (VaSet
isHidden 1
)
xt "86000,20000,87500,21000"
st "ccr"
blo "86000,20800"
tm "WireNameMgr"
)
)
on &313
)
*529 (Wire
uid 45941,0
shape (OrthoPolyLine
uid 45942,0
va (VaSet
vasetType 3
)
xt "75000,7000,79000,7000"
pts [
"79000,7000"
"75000,7000"
]
)
start &266
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 45947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45948,0
va (VaSet
isHidden 1
)
xt "85000,21000,86500,22000"
st "osr"
blo "85000,21800"
tm "WireNameMgr"
)
)
on &314
)
*530 (Wire
uid 45951,0
shape (OrthoPolyLine
uid 45952,0
va (VaSet
vasetType 3
)
xt "75000,7000,79000,7000"
pts [
"79000,7000"
"75000,7000"
]
)
start &266
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 45957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45958,0
va (VaSet
isHidden 1
)
xt "85000,28000,86500,29000"
st "pcr"
blo "85000,28800"
tm "WireNameMgr"
)
)
on &315
)
*531 (Wire
uid 45961,0
shape (OrthoPolyLine
uid 45962,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,7000,79000,7000"
pts [
"79000,7000"
"75000,7000"
]
)
start &266
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45968,0
va (VaSet
isHidden 1
)
xt "85000,26000,90900,27000"
st "rsig_nsk : (3:0)"
blo "85000,26800"
tm "WireNameMgr"
)
)
on &316
)
*532 (Wire
uid 45971,0
shape (OrthoPolyLine
uid 45972,0
va (VaSet
vasetType 3
)
xt "75000,7000,79000,8000"
pts [
"79000,7000"
"75000,8000"
]
)
start &266
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 45977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45978,0
va (VaSet
isHidden 1
)
xt "87000,28000,88300,29000"
st "tpr"
blo "87000,28800"
tm "WireNameMgr"
)
)
on &317
)
*533 (Wire
uid 45981,0
shape (OrthoPolyLine
uid 45982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,7000,79000,9000"
pts [
"79000,7000"
"75000,9000"
]
)
start &266
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45988,0
va (VaSet
isHidden 1
)
xt "86000,12000,91800,13000"
st "tsig_nsk : (3:0)"
blo "86000,12800"
tm "WireNameMgr"
)
)
on &318
)
*534 (Wire
uid 46003,0
shape (OrthoPolyLine
uid 46004,0
va (VaSet
vasetType 3
)
xt "75000,7000,79000,7000"
pts [
"79000,7000"
"75000,7000"
]
)
start &266
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 46009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 46010,0
va (VaSet
isHidden 1
)
xt "87000,19000,88400,20000"
st "brr"
blo "87000,19800"
tm "WireNameMgr"
)
)
on &319
)
*535 (Wire
uid 48050,0
shape (OrthoPolyLine
uid 48051,0
va (VaSet
vasetType 3
)
xt "64000,45000,74000,45000"
pts [
"64000,45000"
"74000,45000"
]
)
start &508
end &47
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 48054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48055,0
va (VaSet
)
xt "64000,44000,69200,45000"
st "control_g703"
blo "64000,44800"
tm "WireNameMgr"
)
)
on &250
)
*536 (Wire
uid 48250,0
shape (OrthoPolyLine
uid 48251,0
va (VaSet
vasetType 3
)
xt "64000,46000,74000,46000"
pts [
"64000,46000"
"74000,46000"
]
)
start &429
end &47
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 48254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48255,0
va (VaSet
)
xt "68000,45000,72900,46000"
st "status_g703"
blo "68000,45800"
tm "WireNameMgr"
)
)
on &153
)
*537 (Wire
uid 48258,0
shape (OrthoPolyLine
uid 48259,0
va (VaSet
vasetType 3
)
xt "64000,54000,74000,54000"
pts [
"64000,54000"
"74000,54000"
]
)
start &430
end &233
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 48262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48263,0
va (VaSet
)
xt "68000,53000,72600,54000"
st "status_enet"
blo "68000,53800"
tm "WireNameMgr"
)
)
on &151
)
*538 (Wire
uid 49980,0
shape (OrthoPolyLine
uid 49981,0
va (VaSet
vasetType 3
)
xt "64000,53000,74000,53000"
pts [
"64000,53000"
"74000,53000"
]
)
start &506
end &233
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 49986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49987,0
va (VaSet
)
xt "64000,52000,68900,53000"
st "control_enet"
blo "64000,52800"
tm "WireNameMgr"
)
)
on &248
)
*539 (Wire
uid 51490,0
shape (OrthoPolyLine
uid 51491,0
va (VaSet
vasetType 3
)
xt "82000,63000,96000,63000"
pts [
"96000,63000"
"82000,63000"
]
)
start &320
end &322
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51495,0
va (VaSet
)
xt "91000,62000,94600,63000"
st "tdm_wr_n"
blo "91000,62800"
tm "WireNameMgr"
)
)
on &326
)
*540 (Wire
uid 56542,0
shape (OrthoPolyLine
uid 56543,0
va (VaSet
vasetType 3
)
xt "82000,49000,89000,49000"
pts [
"82000,49000"
"89000,49000"
]
)
start &47
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 56548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56549,0
va (VaSet
)
xt "83000,48000,88400,49000"
st "enp_out_octet"
blo "83000,48800"
tm "WireNameMgr"
)
)
on &321
)
*541 (Wire
uid 58182,0
optionalChildren [
*542 (BdJunction
uid 59988,0
ps "OnConnectorStrategy"
shape (Circle
uid 59989,0
va (VaSet
vasetType 1
)
xt "94600,61600,95400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58183,0
va (VaSet
vasetType 3
)
xt "82000,62000,96000,62000"
pts [
"96000,62000"
"82000,62000"
]
)
start &327
end &322
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58187,0
va (VaSet
)
xt "91000,61000,93600,62000"
st "tdm_fs"
blo "91000,61800"
tm "WireNameMgr"
)
)
on &328
)
*543 (Wire
uid 58196,0
shape (OrthoPolyLine
uid 58197,0
va (VaSet
vasetType 3
)
xt "82000,65000,96000,65000"
pts [
"82000,65000"
"96000,65000"
]
)
start &322
end &334
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58201,0
va (VaSet
)
xt "91000,64000,93900,65000"
st "tdm_txd"
blo "91000,64800"
tm "WireNameMgr"
)
)
on &329
)
*544 (Wire
uid 58210,0
shape (OrthoPolyLine
uid 58211,0
va (VaSet
vasetType 3
)
xt "82000,64000,96000,64000"
pts [
"96000,64000"
"82000,64000"
]
)
start &333
end &322
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58215,0
va (VaSet
)
xt "91000,63000,94000,64000"
st "tdm_rxd"
blo "91000,63800"
tm "WireNameMgr"
)
)
on &330
)
*545 (Wire
uid 58238,0
shape (OrthoPolyLine
uid 58239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,64000,74000,64000"
pts [
"54000,64000"
"74000,64000"
]
)
start &145
end &322
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 58244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58245,0
va (VaSet
)
xt "55000,63000,60200,64000"
st "rx_tdm : (2:0)"
blo "55000,63800"
tm "WireNameMgr"
)
)
on &331
)
*546 (Wire
uid 58248,0
shape (OrthoPolyLine
uid 58249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,65000,74000,65000"
pts [
"74000,65000"
"54000,65000"
]
)
start &322
end &145
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 58254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58255,0
va (VaSet
)
xt "68000,64000,73100,65000"
st "tx_tdm : (2:0)"
blo "68000,64800"
tm "WireNameMgr"
)
)
on &332
)
*547 (Wire
uid 58258,0
shape (OrthoPolyLine
uid 58259,0
va (VaSet
vasetType 3
)
xt "64000,61000,74000,61000"
pts [
"64000,61000"
"74000,61000"
]
)
start &507
end &322
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 58264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58265,0
va (VaSet
)
xt "64000,60000,68700,61000"
st "control_tdm"
blo "64000,60800"
tm "WireNameMgr"
)
)
on &264
)
*548 (Wire
uid 58268,0
shape (OrthoPolyLine
uid 58269,0
va (VaSet
vasetType 3
)
xt "64000,62000,74000,62000"
pts [
"74000,62000"
"64000,62000"
]
)
start &322
end &431
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 58274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58275,0
va (VaSet
)
xt "68000,61000,72400,62000"
st "status_tdm"
blo "68000,61800"
tm "WireNameMgr"
)
)
on &173
)
&247
&249
&251
&252
&253
&254
&255
&256
&258
&259
&261
&263
&150
&152
&154
&156
&158
&160
&162
&164
&166
&168
&170
&172
*549 (Wire
uid 59982,0
shape (OrthoPolyLine
uid 59983,0
va (VaSet
vasetType 3
)
xt "87000,22000,95000,62000"
pts [
"95000,62000"
"95000,22000"
"87000,22000"
]
)
start &542
end &335
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 59986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 59987,0
va (VaSet
)
xt "89000,21000,91600,22000"
st "tdm_fs"
blo "89000,21800"
tm "WireNameMgr"
)
)
on &328
)
*550 (Wire
uid 62611,0
shape (OrthoPolyLine
uid 62612,0
va (VaSet
vasetType 3
)
xt "82750,29000,85000,29000"
pts [
"85000,29000"
"82750,29000"
]
)
end &3
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 62615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62616,0
va (VaSet
)
xt "82000,28000,84000,29000"
st "clk2x"
blo "82000,28800"
tm "WireNameMgr"
)
)
on &339
)
*551 (Wire
uid 67359,0
optionalChildren [
*552 (BdJunction
uid 67407,0
ps "OnConnectorStrategy"
shape (Circle
uid 67408,0
va (VaSet
vasetType 1
)
xt "89600,56600,90400,57400"
radius 400
)
)
*553 (BdJunction
uid 67415,0
ps "OnConnectorStrategy"
shape (Circle
uid 67416,0
va (VaSet
vasetType 1
)
xt "88600,56600,89400,57400"
radius 400
)
)
*554 (BdJunction
uid 67423,0
ps "OnConnectorStrategy"
shape (Circle
uid 67424,0
va (VaSet
vasetType 1
)
xt "90600,56600,91400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 67360,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,57000,96000,57000"
pts [
"96000,57000"
"88000,57000"
]
)
start &340
end &297
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 67363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67364,0
va (VaSet
)
xt "91000,56000,96800,57000"
st "tpads_in : (3:0)"
blo "91000,56800"
tm "WireNameMgr"
)
)
on &343
)
*555 (Wire
uid 67373,0
shape (OrthoPolyLine
uid 67374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,58000,96000,58000"
pts [
"88000,58000"
"96000,58000"
]
)
start &297
end &341
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 67377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67378,0
va (VaSet
)
xt "91000,57000,97200,58000"
st "tpads_out : (7:0)"
blo "91000,57800"
tm "WireNameMgr"
)
)
on &342
)
*556 (Wire
uid 67401,0
shape (OrthoPolyLine
uid 67402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,41000,90000,57000"
pts [
"90000,57000"
"90000,41000"
"82000,41000"
]
)
start &552
end &61
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67406,0
va (VaSet
)
xt "84000,40000,87200,41000"
st "tpads_in"
blo "84000,40800"
tm "WireNameMgr"
)
)
on &343
)
*557 (Wire
uid 67409,0
shape (OrthoPolyLine
uid 67410,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,50000,89000,57000"
pts [
"89000,57000"
"89000,50000"
"82000,50000"
]
)
start &553
end &47
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67414,0
va (VaSet
)
xt "84000,49000,87200,50000"
st "tpads_in"
blo "84000,49800"
tm "WireNameMgr"
)
)
on &343
)
*558 (Wire
uid 67417,0
shape (OrthoPolyLine
uid 67418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,57000,91000,61000"
pts [
"91000,57000"
"91000,61000"
"82000,61000"
]
)
start &554
end &322
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67422,0
va (VaSet
)
xt "84000,60000,87200,61000"
st "tpads_in"
blo "84000,60800"
tm "WireNameMgr"
)
)
on &343
)
*559 (Wire
uid 69009,0
shape (OrthoPolyLine
uid 69010,0
va (VaSet
vasetType 3
)
xt "78000,59000,83000,60000"
pts [
"78000,60000"
"78000,59000"
"83000,59000"
]
)
start &322
end &297
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 69015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69016,0
va (VaSet
)
xt "78000,58000,82800,59000"
st "tdm_trigger"
blo "78000,58800"
tm "WireNameMgr"
)
)
on &344
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *560 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "88000,27000,93400,28000"
st "Package List"
blo "88000,27800"
)
*562 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "88000,28000,99500,33000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*563 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*564 (Text
uid 47,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*565 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27100,3000"
st "`timescale 1ns/1ps"
tm "BdCompilerDirectivesTextMgr"
)
*566 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3000,30100,4000"
st "Post-module directives:"
blo "20000,3800"
)
*567 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*568 (Text
uid 51,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,29900,5000"
st "End-module directives:"
blo "20000,4800"
)
*569 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,5000,20000,5000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "84,22,1495,1050"
viewArea "4500,1900,105820,77380"
cachedDiagramExtent "0,0,132000,154000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\CH-F-BAPRN00001\\P1197,winspool,"
fileName "CH-P-BAP1197"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-49000"
lastUid 72528,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*570 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,6000,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*571 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5800,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*572 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3400,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*573 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*574 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*575 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*576 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*577 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*578 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*579 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*580 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*581 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*582 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*583 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*584 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*585 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,5050,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*586 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,4150,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,700,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,1150,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*587 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*588 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,1150,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*589 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*590 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "67000,71200,72400,72200"
st "Declarations"
blo "67000,72000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "67000,72200,69700,73200"
st "Ports:"
blo "67000,73000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "67000,72200,70800,73200"
st "Pre User:"
blo "67000,73000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,73200,97500,74000"
st "--attribute dont_touch : boolean; --add where desired"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "67000,72200,74100,73200"
st "Diagram Signals:"
blo "67000,73000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "67000,72200,71700,73200"
st "Post User:"
blo "67000,73000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,73200,95500,74000"
st "signal conf_out : std_logic_vector(559 downto 0);"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 229,0
usingSuid 1
emptyRow *591 (LEmptyRow
)
uid 44995,0
optionalChildren [
*592 (RefLabelRowHdr
)
*593 (TitleRowHdr
)
*594 (FilterRowHdr
)
*595 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*596 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*597 (GroupColHdr
tm "GroupColHdrMgr"
)
*598 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*599 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*600 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*601 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*602 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*603 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*604 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd1"
t "std_logic"
o 32
suid 1,0
)
)
uid 44686,0
)
*605 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd1"
t "std_logic"
o 71
suid 2,0
)
)
uid 44688,0
)
*606 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts1"
t "std_logic"
o 47
suid 3,0
)
)
uid 44690,0
)
*607 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk32"
t "std_logic"
o 10
suid 4,0
)
)
uid 44692,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_n"
t "std_logic"
o 110
suid 5,0
)
)
uid 44694,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 91
suid 6,0
)
)
uid 44696,0
)
*610 (LeafLogPort
port (LogicalPort
decl (Decl
n "cs_n"
t "std_logic"
o 11
suid 7,0
)
)
uid 44698,0
)
*611 (LeafLogPort
port (LogicalPort
decl (Decl
n "rd_n"
t "std_logic"
o 17
suid 8,0
)
)
uid 44700,0
)
*612 (LeafLogPort
port (LogicalPort
decl (Decl
n "wr_n"
t "std_logic"
o 38
suid 9,0
)
)
uid 44702,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport_interrupt"
t "std_logic"
o 144
suid 10,0
)
)
uid 44704,0
)
*614 (LeafLogPort
port (LogicalPort
decl (Decl
n "t1"
t "std_logic"
o 27
suid 11,0
)
)
uid 44706,0
)
*615 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "r1"
t "std_logic"
o 63
suid 12,0
)
)
uid 44708,0
)
*616 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s1"
t "std_logic"
o 77
suid 13,0
)
)
uid 44710,0
)
*617 (LeafLogPort
port (LogicalPort
decl (Decl
n "c1"
t "std_logic"
o 8
suid 14,0
)
)
uid 44712,0
)
*618 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i1"
t "std_logic"
o 59
suid 15,0
)
)
uid 44714,0
)
*619 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc1"
t "std_logic"
o 65
suid 16,0
)
)
uid 44716,0
)
*620 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts1"
t "std_logic"
o 18
suid 17,0
)
)
uid 44718,0
)
*621 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd1"
t "std_logic"
o 53
suid 18,0
)
)
uid 44720,0
)
*622 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "r2"
t "std_logic"
o 64
suid 19,0
)
)
uid 44722,0
)
*623 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s2"
t "std_logic"
o 78
suid 20,0
)
)
uid 44724,0
)
*624 (LeafLogPort
port (LogicalPort
decl (Decl
n "c2"
t "std_logic"
o 9
suid 21,0
)
)
uid 44726,0
)
*625 (LeafLogPort
port (LogicalPort
decl (Decl
n "t2"
t "std_logic"
o 28
suid 22,0
)
)
uid 44728,0
)
*626 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i2"
t "std_logic"
o 60
suid 23,0
)
)
uid 44730,0
)
*627 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd2"
t "std_logic"
o 54
suid 24,0
)
)
uid 44732,0
)
*628 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd2"
t "std_logic"
o 33
suid 25,0
)
)
uid 44734,0
)
*629 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts2"
t "std_logic"
o 48
suid 26,0
)
)
uid 44736,0
)
*630 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd2"
t "std_logic"
o 72
suid 27,0
)
)
uid 44738,0
)
*631 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc2"
t "std_logic"
o 66
suid 28,0
)
)
uid 44740,0
)
*632 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts2"
t "std_logic"
o 19
suid 29,0
)
)
uid 44742,0
)
*633 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd3"
t "std_logic"
o 55
suid 30,0
)
)
uid 44744,0
)
*634 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd3"
t "std_logic"
o 34
suid 31,0
)
)
uid 44746,0
)
*635 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts3"
t "std_logic"
o 49
suid 32,0
)
)
uid 44748,0
)
*636 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd3"
t "std_logic"
o 73
suid 33,0
)
)
uid 44750,0
)
*637 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc3"
t "std_logic"
o 67
suid 34,0
)
)
uid 44752,0
)
*638 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts3"
t "std_logic"
o 20
suid 35,0
)
)
uid 44754,0
)
*639 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd4"
t "std_logic"
o 56
suid 36,0
)
)
uid 44756,0
)
*640 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd4"
t "std_logic"
o 35
suid 37,0
)
)
uid 44758,0
)
*641 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts4"
t "std_logic"
o 50
suid 38,0
)
)
uid 44760,0
)
*642 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd4"
t "std_logic"
o 74
suid 39,0
)
)
uid 44762,0
)
*643 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc4"
t "std_logic"
o 68
suid 40,0
)
)
uid 44764,0
)
*644 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts4"
t "std_logic"
o 21
suid 41,0
)
)
uid 44766,0
)
*645 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd5"
t "std_logic"
o 57
suid 42,0
)
)
uid 44768,0
)
*646 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd5"
t "std_logic"
o 36
suid 43,0
)
)
uid 44770,0
)
*647 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts5"
t "std_logic"
o 51
suid 44,0
)
)
uid 44772,0
)
*648 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd5"
t "std_logic"
o 75
suid 45,0
)
)
uid 44774,0
)
*649 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc5"
t "std_logic"
o 69
suid 46,0
)
)
uid 44776,0
)
*650 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts5"
t "std_logic"
o 22
suid 47,0
)
)
uid 44778,0
)
*651 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd6"
t "std_logic"
o 58
suid 48,0
)
)
uid 44780,0
)
*652 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd6"
t "std_logic"
o 37
suid 49,0
)
)
uid 44782,0
)
*653 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts6"
t "std_logic"
o 52
suid 50,0
)
)
uid 44784,0
)
*654 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd6"
t "std_logic"
o 76
suid 51,0
)
)
uid 44786,0
)
*655 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc6"
t "std_logic"
o 70
suid 52,0
)
)
uid 44788,0
)
*656 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts6"
t "std_logic"
o 23
suid 53,0
)
)
uid 44790,0
)
*657 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 54,0
)
)
uid 44792,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 127
suid 55,0
)
)
uid 44794,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 128
suid 56,0
)
)
uid 44796,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 129
suid 57,0
)
)
uid 44798,0
)
*661 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 174
suid 58,0
)
)
uid 44800,0
)
*662 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 175
suid 59,0
)
)
uid 44802,0
)
*663 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 176
suid 60,0
)
)
uid 44804,0
)
*664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 177
suid 61,0
)
)
uid 44806,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 182
suid 62,0
)
)
uid 44808,0
)
*666 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 181
suid 63,0
)
)
uid 44810,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 179
suid 64,0
)
)
uid 44812,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 180
suid 65,0
)
)
uid 44814,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 131
suid 66,0
)
)
uid 44816,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 132
suid 67,0
)
)
uid 44818,0
)
*671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 133
suid 68,0
)
)
uid 44820,0
)
*672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 134
suid 69,0
)
)
uid 44822,0
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 186
suid 70,0
)
)
uid 44824,0
)
*674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 187
suid 71,0
)
)
uid 44826,0
)
*675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 138
suid 72,0
)
)
uid 44828,0
)
*676 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 73,0
)
)
uid 44830,0
)
*677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 136
suid 74,0
)
)
uid 44832,0
)
*678 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 137
suid 75,0
)
)
uid 44834,0
)
*679 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 185
suid 76,0
)
)
uid 44836,0
)
*680 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 184
suid 77,0
)
)
uid 44838,0
)
*681 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 178
suid 78,0
)
)
uid 44840,0
)
*682 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 79,0
)
)
uid 44842,0
)
*683 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 140
suid 80,0
)
)
uid 44844,0
)
*684 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 141
suid 81,0
)
)
uid 44846,0
)
*685 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 142
suid 82,0
)
)
uid 44848,0
)
*686 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 143
suid 83,0
)
)
uid 44850,0
)
*687 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 188
suid 84,0
)
)
uid 44852,0
)
*688 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 189
suid 85,0
)
)
uid 44854,0
)
*689 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 190
suid 86,0
)
)
uid 44856,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 191
suid 87,0
)
)
uid 44858,0
)
*691 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 160
suid 88,0
)
)
uid 44860,0
)
*692 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 112
suid 89,0
)
)
uid 44862,0
)
*693 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_mux"
t "t_control_mux"
o 95
suid 90,0
)
)
uid 44864,0
)
*694 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_mux"
t "t_status_mux"
o 147
suid 91,0
)
)
uid 44866,0
)
*695 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 161
suid 92,0
)
)
uid 44868,0
)
*696 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 113
suid 93,0
)
)
uid 44870,0
)
*697 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 163
suid 94,0
)
)
uid 44872,0
)
*698 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 115
suid 95,0
)
)
uid 44874,0
)
*699 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 164
suid 96,0
)
)
uid 44876,0
)
*700 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 116
suid 97,0
)
)
uid 44878,0
)
*701 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 165
suid 98,0
)
)
uid 44880,0
)
*702 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 117
suid 99,0
)
)
uid 44882,0
)
*703 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 166
suid 100,0
)
)
uid 44884,0
)
*704 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 118
suid 101,0
)
)
uid 44886,0
)
*705 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 167
suid 102,0
)
)
uid 44888,0
)
*706 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 119
suid 103,0
)
)
uid 44890,0
)
*707 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 168
suid 104,0
)
)
uid 44892,0
)
*708 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 120
suid 105,0
)
)
uid 44894,0
)
*709 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 169
suid 106,0
)
)
uid 44896,0
)
*710 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 121
suid 107,0
)
)
uid 44898,0
)
*711 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 170
suid 108,0
)
)
uid 44900,0
)
*712 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 122
suid 109,0
)
)
uid 44902,0
)
*713 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sport0_sclk"
t "std_logic"
o 80
suid 110,0
)
)
uid 44904,0
)
*714 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sport0_d"
t "std_logic"
o 79
suid 111,0
)
)
uid 44906,0
)
*715 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 112,0
)
)
uid 44908,0
)
*716 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 162
suid 113,0
)
)
uid 44910,0
)
*717 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_switch"
t "t_control_switch"
o 101
suid 114,0
)
)
uid 44912,0
)
*718 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_switch"
t "t_status_switch"
o 153
suid 115,0
)
)
uid 44914,0
)
*719 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 125
suid 116,0
)
)
uid 44916,0
)
*720 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 173
suid 117,0
)
)
uid 44918,0
)
*721 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 118,0
)
)
uid 44920,0
)
*722 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 172
suid 119,0
)
)
uid 44922,0
)
*723 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_nsk_1"
t "t_control_nsk"
o 96
suid 120,0
)
)
uid 44924,0
)
*724 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_nsk_2"
t "t_control_nsk"
o 97
suid 121,0
)
)
uid 44926,0
)
*725 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_nsk_3"
t "t_control_nsk"
o 98
suid 122,0
)
)
uid 44928,0
)
*726 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_nsk_4"
t "t_control_nsk"
o 99
suid 123,0
)
)
uid 44930,0
)
*727 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_nsk_1"
t "t_status_nsk"
o 148
suid 124,0
)
)
uid 44932,0
)
*728 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_nsk_2"
t "t_status_nsk"
o 149
suid 125,0
)
)
uid 44934,0
)
*729 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_nsk_3"
t "t_status_nsk"
o 150
suid 126,0
)
)
uid 44936,0
)
*730 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_nsk_4"
t "t_status_nsk"
o 151
suid 127,0
)
)
uid 44938,0
)
*731 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 12
suid 128,0
)
)
uid 44940,0
)
*732 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sport2_sclk"
t "std_logic"
o 81
suid 129,0
)
)
uid 44942,0
)
*733 (LeafLogPort
port (LogicalPort
decl (Decl
n "sport2_d"
t "std_logic"
o 26
suid 130,0
)
)
uid 44944,0
)
*734 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24"
t "t_control_v24"
o 104
suid 131,0
)
)
uid 44946,0
)
*735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24"
t "t_status_v24"
o 156
suid 132,0
)
)
uid 44948,0
)
*736 (LeafLogPort
port (LogicalPort
decl (Decl
n "los"
t "std_logic"
o 14
suid 133,0
)
)
uid 44950,0
)
*737 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_n"
t "std_logic"
o 85
suid 134,0
)
)
uid 44952,0
)
*738 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_p"
t "std_logic"
o 86
suid 135,0
)
)
uid 44954,0
)
*739 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_n"
t "std_logic"
o 24
suid 136,0
)
)
uid 44956,0
)
*740 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_p"
t "std_logic"
o 25
suid 137,0
)
)
uid 44958,0
)
*741 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "con"
t "std_logic"
o 46
suid 138,0
)
)
uid 44960,0
)
*742 (LeafLogPort
port (LogicalPort
decl (Decl
n "ind"
t "std_logic"
o 13
suid 139,0
)
)
uid 44962,0
)
*743 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "netarm_porta"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 87
suid 140,0
)
)
uid 44964,0
)
*744 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 61
suid 142,0
)
)
uid 44968,0
)
*745 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v11"
t "t_control_v11"
o 103
suid 143,0
)
)
uid 44970,0
)
*746 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v11"
t "t_status_v11"
o 155
suid 144,0
)
)
uid 44972,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_ofdm"
t "t_control_v24_x"
o 100
suid 145,0
)
)
uid 44974,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_ofdm"
t "t_status_ofdm"
o 152
suid 146,0
)
)
uid 44976,0
)
*749 (LeafLogPort
port (LogicalPort
decl (Decl
n "otr"
t "std_logic"
o 16
suid 147,0
)
)
uid 44978,0
)
*750 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "otr_long"
t "std_logic"
o 62
suid 148,0
)
)
uid 44980,0
)
*751 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dsp"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 123
suid 149,0
)
)
uid 44982,0
)
*752 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dsp"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 171
suid 150,0
)
)
uid 44984,0
)
*753 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 88
suid 151,0
)
)
uid 44986,0
)
*754 (LeafLogPort
port (LogicalPort
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 15
suid 152,0
)
)
uid 44988,0
)
*755 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frame_sync"
t "std_logic"
o 106
suid 153,0
)
)
uid 44990,0
)
*756 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "preamble_check"
t "std_logic"
o 109
suid 154,0
)
)
uid 44992,0
)
*757 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccr"
t "t_register"
o 90
suid 155,0
)
)
uid 45991,0
)
*758 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "osr"
t "t_register"
o 107
suid 156,0
)
)
uid 45993,0
)
*759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pcr"
t "t_register"
o 108
suid 157,0
)
)
uid 45995,0
)
*760 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rsig_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 158,0
)
)
uid 45997,0
)
*761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpr"
t "t_register"
o 158
suid 159,0
)
)
uid 45999,0
)
*762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tsig_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 159
suid 160,0
)
)
uid 46001,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "brr"
t "t_register"
o 89
suid 161,0
)
)
uid 46013,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_g703"
t "t_control_v24_x"
o 94
suid 164,0
)
)
uid 48046,0
)
*765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_enet"
t "t_control_v24_x"
o 93
suid 165,0
)
)
uid 48048,0
)
*766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_enet"
t "t_status_enet"
o 145
suid 167,0
)
)
uid 48266,0
)
*767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_g703"
t "t_status_g703"
o 146
suid 168,0
)
)
uid 48268,0
)
*768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_out_octet"
t "std_logic"
o 105
suid 182,0
)
)
uid 56552,0
)
*769 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 83
suid 184,0
)
)
uid 58228,0
)
*770 (LeafLogPort
port (LogicalPort
decl (Decl
n "tdm_fs"
t "std_logic"
o 29
suid 190,0
)
)
uid 58230,0
)
*771 (LeafLogPort
port (LogicalPort
decl (Decl
n "tdm_txd"
t "std_logic"
o 30
suid 191,0
)
)
uid 58232,0
)
*772 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tdm_rxd"
t "std_logic"
o 82
suid 192,0
)
)
uid 58234,0
)
*773 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_tdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 135
suid 200,0
)
)
uid 58310,0
)
*774 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_tdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 183
suid 201,0
)
)
uid 58314,0
)
*775 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_tdm"
t "t_control_tdm"
o 102
suid 202,0
)
)
uid 58320,0
)
*776 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_tdm"
t "t_status_tdm"
o 154
suid 203,0
)
)
uid 58322,0
)
*777 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk2x"
t "std_logic"
o 92
suid 205,0
)
)
uid 62617,0
)
*778 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 212,0
)
)
uid 67425,0
)
*779 (LeafLogPort
port (LogicalPort
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 31
suid 213,0
)
)
uid 67427,0
)
*780 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_trigger"
t "std_logic"
o 157
suid 215,0
)
)
uid 69019,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 45008,0
optionalChildren [
*781 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *782 (MRCItem
litem &591
pos 177
dimension 20
)
uid 45010,0
optionalChildren [
*783 (MRCItem
litem &592
pos 0
dimension 20
uid 45011,0
)
*784 (MRCItem
litem &593
pos 1
dimension 23
uid 45012,0
)
*785 (MRCItem
litem &594
pos 2
hidden 1
dimension 20
uid 45013,0
)
*786 (MRCItem
litem &604
pos 61
dimension 20
uid 44687,0
)
*787 (MRCItem
litem &605
pos 45
dimension 20
uid 44689,0
)
*788 (MRCItem
litem &606
pos 5
dimension 20
uid 44691,0
)
*789 (MRCItem
litem &607
pos 2
dimension 20
uid 44693,0
)
*790 (MRCItem
litem &608
pos 93
dimension 20
uid 44695,0
)
*791 (MRCItem
litem &609
pos 77
dimension 20
uid 44697,0
)
*792 (MRCItem
litem &610
pos 4
dimension 20
uid 44699,0
)
*793 (MRCItem
litem &611
pos 30
dimension 20
uid 44701,0
)
*794 (MRCItem
litem &612
pos 67
dimension 20
uid 44703,0
)
*795 (MRCItem
litem &613
pos 74
dimension 20
uid 44705,0
)
*796 (MRCItem
litem &614
pos 57
dimension 20
uid 44707,0
)
*797 (MRCItem
litem &615
pos 28
dimension 20
uid 44709,0
)
*798 (MRCItem
litem &616
pos 51
dimension 20
uid 44711,0
)
*799 (MRCItem
litem &617
pos 0
dimension 20
uid 44713,0
)
*800 (MRCItem
litem &618
pos 18
dimension 20
uid 44715,0
)
*801 (MRCItem
litem &619
pos 39
dimension 20
uid 44717,0
)
*802 (MRCItem
litem &620
pos 31
dimension 20
uid 44719,0
)
*803 (MRCItem
litem &621
pos 11
dimension 20
uid 44721,0
)
*804 (MRCItem
litem &622
pos 29
dimension 20
uid 44723,0
)
*805 (MRCItem
litem &623
pos 52
dimension 20
uid 44725,0
)
*806 (MRCItem
litem &624
pos 1
dimension 20
uid 44727,0
)
*807 (MRCItem
litem &625
pos 58
dimension 20
uid 44729,0
)
*808 (MRCItem
litem &626
pos 19
dimension 20
uid 44731,0
)
*809 (MRCItem
litem &627
pos 12
dimension 20
uid 44733,0
)
*810 (MRCItem
litem &628
pos 62
dimension 20
uid 44735,0
)
*811 (MRCItem
litem &629
pos 6
dimension 20
uid 44737,0
)
*812 (MRCItem
litem &630
pos 46
dimension 20
uid 44739,0
)
*813 (MRCItem
litem &631
pos 40
dimension 20
uid 44741,0
)
*814 (MRCItem
litem &632
pos 32
dimension 20
uid 44743,0
)
*815 (MRCItem
litem &633
pos 13
dimension 20
uid 44745,0
)
*816 (MRCItem
litem &634
pos 63
dimension 20
uid 44747,0
)
*817 (MRCItem
litem &635
pos 7
dimension 20
uid 44749,0
)
*818 (MRCItem
litem &636
pos 47
dimension 20
uid 44751,0
)
*819 (MRCItem
litem &637
pos 41
dimension 20
uid 44753,0
)
*820 (MRCItem
litem &638
pos 33
dimension 20
uid 44755,0
)
*821 (MRCItem
litem &639
pos 14
dimension 20
uid 44757,0
)
*822 (MRCItem
litem &640
pos 64
dimension 20
uid 44759,0
)
*823 (MRCItem
litem &641
pos 8
dimension 20
uid 44761,0
)
*824 (MRCItem
litem &642
pos 48
dimension 20
uid 44763,0
)
*825 (MRCItem
litem &643
pos 42
dimension 20
uid 44765,0
)
*826 (MRCItem
litem &644
pos 34
dimension 20
uid 44767,0
)
*827 (MRCItem
litem &645
pos 15
dimension 20
uid 44769,0
)
*828 (MRCItem
litem &646
pos 65
dimension 20
uid 44771,0
)
*829 (MRCItem
litem &647
pos 9
dimension 20
uid 44773,0
)
*830 (MRCItem
litem &648
pos 49
dimension 20
uid 44775,0
)
*831 (MRCItem
litem &649
pos 43
dimension 20
uid 44777,0
)
*832 (MRCItem
litem &650
pos 35
dimension 20
uid 44779,0
)
*833 (MRCItem
litem &651
pos 16
dimension 20
uid 44781,0
)
*834 (MRCItem
litem &652
pos 66
dimension 20
uid 44783,0
)
*835 (MRCItem
litem &653
pos 10
dimension 20
uid 44785,0
)
*836 (MRCItem
litem &654
pos 50
dimension 20
uid 44787,0
)
*837 (MRCItem
litem &655
pos 44
dimension 20
uid 44789,0
)
*838 (MRCItem
litem &656
pos 36
dimension 20
uid 44791,0
)
*839 (MRCItem
litem &657
pos 109
dimension 20
uid 44793,0
)
*840 (MRCItem
litem &658
pos 110
dimension 20
uid 44795,0
)
*841 (MRCItem
litem &659
pos 111
dimension 20
uid 44797,0
)
*842 (MRCItem
litem &660
pos 112
dimension 20
uid 44799,0
)
*843 (MRCItem
litem &661
pos 153
dimension 20
uid 44801,0
)
*844 (MRCItem
litem &662
pos 154
dimension 20
uid 44803,0
)
*845 (MRCItem
litem &663
pos 155
dimension 20
uid 44805,0
)
*846 (MRCItem
litem &664
pos 156
dimension 20
uid 44807,0
)
*847 (MRCItem
litem &665
pos 161
dimension 20
uid 44809,0
)
*848 (MRCItem
litem &666
pos 160
dimension 20
uid 44811,0
)
*849 (MRCItem
litem &667
pos 158
dimension 20
uid 44813,0
)
*850 (MRCItem
litem &668
pos 159
dimension 20
uid 44815,0
)
*851 (MRCItem
litem &669
pos 114
dimension 20
uid 44817,0
)
*852 (MRCItem
litem &670
pos 115
dimension 20
uid 44819,0
)
*853 (MRCItem
litem &671
pos 116
dimension 20
uid 44821,0
)
*854 (MRCItem
litem &672
pos 117
dimension 20
uid 44823,0
)
*855 (MRCItem
litem &673
pos 164
dimension 20
uid 44825,0
)
*856 (MRCItem
litem &674
pos 165
dimension 20
uid 44827,0
)
*857 (MRCItem
litem &675
pos 120
dimension 20
uid 44829,0
)
*858 (MRCItem
litem &676
pos 121
dimension 20
uid 44831,0
)
*859 (MRCItem
litem &677
pos 118
dimension 20
uid 44833,0
)
*860 (MRCItem
litem &678
pos 119
dimension 20
uid 44835,0
)
*861 (MRCItem
litem &679
pos 163
dimension 20
uid 44837,0
)
*862 (MRCItem
litem &680
pos 162
dimension 20
uid 44839,0
)
*863 (MRCItem
litem &681
pos 157
dimension 20
uid 44841,0
)
*864 (MRCItem
litem &682
pos 113
dimension 20
uid 44843,0
)
*865 (MRCItem
litem &683
pos 122
dimension 20
uid 44845,0
)
*866 (MRCItem
litem &684
pos 123
dimension 20
uid 44847,0
)
*867 (MRCItem
litem &685
pos 124
dimension 20
uid 44849,0
)
*868 (MRCItem
litem &686
pos 125
dimension 20
uid 44851,0
)
*869 (MRCItem
litem &687
pos 166
dimension 20
uid 44853,0
)
*870 (MRCItem
litem &688
pos 167
dimension 20
uid 44855,0
)
*871 (MRCItem
litem &689
pos 168
dimension 20
uid 44857,0
)
*872 (MRCItem
litem &690
pos 169
dimension 20
uid 44859,0
)
*873 (MRCItem
litem &691
pos 139
dimension 20
uid 44861,0
)
*874 (MRCItem
litem &692
pos 95
dimension 20
uid 44863,0
)
*875 (MRCItem
litem &693
pos 80
dimension 20
uid 44865,0
)
*876 (MRCItem
litem &694
pos 128
dimension 20
uid 44867,0
)
*877 (MRCItem
litem &695
pos 140
dimension 20
uid 44869,0
)
*878 (MRCItem
litem &696
pos 96
dimension 20
uid 44871,0
)
*879 (MRCItem
litem &697
pos 141
dimension 20
uid 44873,0
)
*880 (MRCItem
litem &698
pos 97
dimension 20
uid 44875,0
)
*881 (MRCItem
litem &699
pos 142
dimension 20
uid 44877,0
)
*882 (MRCItem
litem &700
pos 98
dimension 20
uid 44879,0
)
*883 (MRCItem
litem &701
pos 143
dimension 20
uid 44881,0
)
*884 (MRCItem
litem &702
pos 99
dimension 20
uid 44883,0
)
*885 (MRCItem
litem &703
pos 144
dimension 20
uid 44885,0
)
*886 (MRCItem
litem &704
pos 100
dimension 20
uid 44887,0
)
*887 (MRCItem
litem &705
pos 145
dimension 20
uid 44889,0
)
*888 (MRCItem
litem &706
pos 101
dimension 20
uid 44891,0
)
*889 (MRCItem
litem &707
pos 146
dimension 20
uid 44893,0
)
*890 (MRCItem
litem &708
pos 102
dimension 20
uid 44895,0
)
*891 (MRCItem
litem &709
pos 147
dimension 20
uid 44897,0
)
*892 (MRCItem
litem &710
pos 103
dimension 20
uid 44899,0
)
*893 (MRCItem
litem &711
pos 148
dimension 20
uid 44901,0
)
*894 (MRCItem
litem &712
pos 104
dimension 20
uid 44903,0
)
*895 (MRCItem
litem &713
pos 54
dimension 20
uid 44905,0
)
*896 (MRCItem
litem &714
pos 53
dimension 20
uid 44907,0
)
*897 (MRCItem
litem &715
pos 105
dimension 20
uid 44909,0
)
*898 (MRCItem
litem &716
pos 149
dimension 20
uid 44911,0
)
*899 (MRCItem
litem &717
pos 86
dimension 20
uid 44913,0
)
*900 (MRCItem
litem &718
pos 134
dimension 20
uid 44915,0
)
*901 (MRCItem
litem &719
pos 108
dimension 20
uid 44917,0
)
*902 (MRCItem
litem &720
pos 152
dimension 20
uid 44919,0
)
*903 (MRCItem
litem &721
pos 107
dimension 20
uid 44921,0
)
*904 (MRCItem
litem &722
pos 151
dimension 20
uid 44923,0
)
*905 (MRCItem
litem &723
pos 81
dimension 20
uid 44925,0
)
*906 (MRCItem
litem &724
pos 82
dimension 20
uid 44927,0
)
*907 (MRCItem
litem &725
pos 83
dimension 20
uid 44929,0
)
*908 (MRCItem
litem &726
pos 84
dimension 20
uid 44931,0
)
*909 (MRCItem
litem &727
pos 129
dimension 20
uid 44933,0
)
*910 (MRCItem
litem &728
pos 130
dimension 20
uid 44935,0
)
*911 (MRCItem
litem &729
pos 131
dimension 20
uid 44937,0
)
*912 (MRCItem
litem &730
pos 132
dimension 20
uid 44939,0
)
*913 (MRCItem
litem &731
pos 17
dimension 20
uid 44941,0
)
*914 (MRCItem
litem &732
pos 56
dimension 20
uid 44943,0
)
*915 (MRCItem
litem &733
pos 55
dimension 20
uid 44945,0
)
*916 (MRCItem
litem &734
pos 88
dimension 20
uid 44947,0
)
*917 (MRCItem
litem &735
pos 136
dimension 20
uid 44949,0
)
*918 (MRCItem
litem &736
pos 22
dimension 20
uid 44951,0
)
*919 (MRCItem
litem &737
pos 59
dimension 20
uid 44953,0
)
*920 (MRCItem
litem &738
pos 60
dimension 20
uid 44955,0
)
*921 (MRCItem
litem &739
pos 37
dimension 20
uid 44957,0
)
*922 (MRCItem
litem &740
pos 38
dimension 20
uid 44959,0
)
*923 (MRCItem
litem &741
pos 3
dimension 20
uid 44961,0
)
*924 (MRCItem
litem &742
pos 20
dimension 20
uid 44963,0
)
*925 (MRCItem
litem &743
pos 23
dimension 20
uid 44965,0
)
*926 (MRCItem
litem &744
pos 21
dimension 20
uid 44969,0
)
*927 (MRCItem
litem &745
pos 87
dimension 20
uid 44971,0
)
*928 (MRCItem
litem &746
pos 135
dimension 20
uid 44973,0
)
*929 (MRCItem
litem &747
pos 85
dimension 20
uid 44975,0
)
*930 (MRCItem
litem &748
pos 133
dimension 20
uid 44977,0
)
*931 (MRCItem
litem &749
pos 26
dimension 20
uid 44979,0
)
*932 (MRCItem
litem &750
pos 27
dimension 20
uid 44981,0
)
*933 (MRCItem
litem &751
pos 106
dimension 20
uid 44983,0
)
*934 (MRCItem
litem &752
pos 150
dimension 20
uid 44985,0
)
*935 (MRCItem
litem &753
pos 25
dimension 20
uid 44987,0
)
*936 (MRCItem
litem &754
pos 24
dimension 20
uid 44989,0
)
*937 (MRCItem
litem &755
pos 89
dimension 20
uid 44991,0
)
*938 (MRCItem
litem &756
pos 92
dimension 20
uid 44993,0
)
*939 (MRCItem
litem &757
pos 76
dimension 20
uid 45992,0
)
*940 (MRCItem
litem &758
pos 90
dimension 20
uid 45994,0
)
*941 (MRCItem
litem &759
pos 91
dimension 20
uid 45996,0
)
*942 (MRCItem
litem &760
pos 94
dimension 20
uid 45998,0
)
*943 (MRCItem
litem &761
pos 137
dimension 20
uid 46000,0
)
*944 (MRCItem
litem &762
pos 138
dimension 20
uid 46002,0
)
*945 (MRCItem
litem &763
pos 75
dimension 20
uid 46014,0
)
*946 (MRCItem
litem &764
pos 79
dimension 20
uid 48047,0
)
*947 (MRCItem
litem &765
pos 78
dimension 20
uid 48049,0
)
*948 (MRCItem
litem &766
pos 126
dimension 20
uid 48267,0
)
*949 (MRCItem
litem &767
pos 127
dimension 20
uid 48269,0
)
*950 (MRCItem
litem &768
pos 170
dimension 20
uid 56553,0
)
*951 (MRCItem
litem &769
pos 68
dimension 20
uid 58229,0
)
*952 (MRCItem
litem &770
pos 69
dimension 20
uid 58231,0
)
*953 (MRCItem
litem &771
pos 70
dimension 20
uid 58233,0
)
*954 (MRCItem
litem &772
pos 71
dimension 20
uid 58235,0
)
*955 (MRCItem
litem &773
pos 171
dimension 20
uid 58311,0
)
*956 (MRCItem
litem &774
pos 172
dimension 20
uid 58315,0
)
*957 (MRCItem
litem &775
pos 173
dimension 20
uid 58321,0
)
*958 (MRCItem
litem &776
pos 174
dimension 20
uid 58323,0
)
*959 (MRCItem
litem &777
pos 175
dimension 20
uid 62618,0
)
*960 (MRCItem
litem &778
pos 72
dimension 20
uid 67426,0
)
*961 (MRCItem
litem &779
pos 73
dimension 20
uid 67428,0
)
*962 (MRCItem
litem &780
pos 176
dimension 20
uid 69020,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 45014,0
optionalChildren [
*963 (MRCItem
litem &595
pos 0
dimension 20
uid 45015,0
)
*964 (MRCItem
litem &597
pos 1
dimension 50
uid 45016,0
)
*965 (MRCItem
litem &598
pos 2
dimension 87
uid 45017,0
)
*966 (MRCItem
litem &599
pos 3
dimension 50
uid 45018,0
)
*967 (MRCItem
litem &600
pos 4
dimension 100
uid 45019,0
)
*968 (MRCItem
litem &601
pos 5
dimension 100
uid 45020,0
)
*969 (MRCItem
litem &602
pos 6
dimension 50
uid 45021,0
)
*970 (MRCItem
litem &603
pos 7
dimension 80
uid 45022,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 45009,0
vaOverrides [
]
)
]
)
uid 44994,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *971 (LEmptyRow
)
uid 71985,0
optionalChildren [
*972 (RefLabelRowHdr
)
*973 (TitleRowHdr
)
*974 (FilterRowHdr
)
*975 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*976 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*977 (GroupColHdr
tm "GroupColHdrMgr"
)
*978 (NameColHdr
tm "GenericNameColHdrMgr"
)
*979 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*980 (InitColHdr
tm "GenericValueColHdrMgr"
)
*981 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*982 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 71997,0
optionalChildren [
*983 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *984 (MRCItem
litem &971
pos 0
dimension 20
)
uid 71999,0
optionalChildren [
*985 (MRCItem
litem &972
pos 0
dimension 20
uid 72000,0
)
*986 (MRCItem
litem &973
pos 1
dimension 23
uid 72001,0
)
*987 (MRCItem
litem &974
pos 2
hidden 1
dimension 20
uid 72002,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72003,0
optionalChildren [
*988 (MRCItem
litem &975
pos 0
dimension 20
uid 72004,0
)
*989 (MRCItem
litem &977
pos 1
dimension 50
uid 72005,0
)
*990 (MRCItem
litem &978
pos 2
dimension 100
uid 72006,0
)
*991 (MRCItem
litem &979
pos 3
dimension 100
uid 72007,0
)
*992 (MRCItem
litem &980
pos 4
dimension 50
uid 72008,0
)
*993 (MRCItem
litem &981
pos 5
dimension 50
uid 72009,0
)
*994 (MRCItem
litem &982
pos 6
dimension 80
uid 72010,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 71998,0
vaOverrides [
]
)
]
)
uid 71984,0
type 1
)
activeModelName "BlockDiag"
)
