 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_in
Version: K-2015.06-SP2
Date   : Mon Mar 17 15:40:29 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: memory_reg_29__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_63_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__31_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__31_ (net)           1        0.001               0.000      0.078 f
  U704/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n576 (net)                     1        0.001               0.000      0.122 r
  U369/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N66 (net)                      1        0.001               0.000      0.171 f
  Q_reg_63_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_63_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_61_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__29_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__29_ (net)           1        0.001               0.000      0.078 f
  U699/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n564 (net)                     1        0.001               0.000      0.122 r
  U700/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N64 (net)                      1        0.001               0.000      0.171 f
  Q_reg_61_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_61_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_54_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__22_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__22_ (net)           1        0.001               0.000      0.078 f
  U660/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n530 (net)                     1        0.001               0.000      0.122 r
  U661/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N57 (net)                      1        0.001               0.000      0.171 f
  Q_reg_54_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_54_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__12_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__12_ (net)           1        0.001               0.000      0.078 f
  U612/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n490 (net)                     1        0.001               0.000      0.122 r
  U613/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N47 (net)                      1        0.001               0.000      0.171 f
  Q_reg_44_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_44_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_43_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__11_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__11_ (net)           1        0.001               0.000      0.078 f
  U604/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n482 (net)                     1        0.001               0.000      0.122 r
  U605/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N46 (net)                      1        0.001               0.000      0.171 f
  Q_reg_43_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_43_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__9_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_29__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_29__9_ (net)            1        0.001               0.000      0.078 f
  U632/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n506 (net)                     1        0.001               0.000      0.122 r
  U633/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N44 (net)                      1        0.001               0.000      0.171 f
  Q_reg_41_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_41_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__5_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_29__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_29__5_ (net)            1        0.001               0.000      0.078 f
  U555/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n442 (net)                     1        0.001               0.000      0.122 r
  U556/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N40 (net)                      1        0.001               0.000      0.171 f
  Q_reg_37_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_37_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__3_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_29__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_29__3_ (net)            1        0.001               0.000      0.078 f
  U565/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n450 (net)                     1        0.001               0.000      0.122 r
  U566/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N38 (net)                      1        0.001               0.000      0.171 f
  Q_reg_35_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_35_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__19_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__19_ (net)           1        0.001               0.000      0.078 f
  U627/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n502 (net)                     1        0.001               0.000      0.122 r
  U628/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n283 (net)                     1        0.001               0.000      0.171 f
  Q_reg_19_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_19_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_17_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__17_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__17_ (net)           1        0.001               0.000      0.078 f
  U645/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n518 (net)                     1        0.001               0.000      0.122 r
  U646/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n285 (net)                     1        0.001               0.000      0.171 f
  Q_reg_17_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_17_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_15_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__15_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__15_ (net)           1        0.001               0.000      0.078 f
  U665/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n534 (net)                     1        0.001               0.000      0.122 r
  U666/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n287 (net)                     1        0.001               0.000      0.171 f
  Q_reg_15_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_15_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__13_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__13_ (net)           1        0.001               0.000      0.078 f
  U684/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n550 (net)                     1        0.001               0.000      0.122 r
  U685/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n289 (net)                     1        0.001               0.000      0.171 f
  Q_reg_13_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_13_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_11_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__11_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__11_ (net)           1        0.001               0.000      0.078 f
  U599/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n478 (net)                     1        0.001               0.000      0.122 r
  U600/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n291 (net)                     1        0.001               0.000      0.171 f
  Q_reg_11_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_11_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__9_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_28__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_28__9_ (net)            1        0.001               0.000      0.078 f
  U617/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n494 (net)                     1        0.001               0.000      0.122 r
  U618/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n293 (net)                     1        0.001               0.000      0.171 f
  Q_reg_9_/D (EDFQD1)                               0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_9_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__3_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_28__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_28__3_ (net)            1        0.001               0.000      0.078 f
  U347/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n542 (net)                     1        0.001               0.000      0.122 r
  U675/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n299 (net)                     1        0.001               0.000      0.171 f
  Q_reg_3_/D (EDFQD1)                               0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_3_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_59_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__27_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__27_ (net)           1        0.001               0.000      0.078 f
  U689/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n554 (net)                     1        0.001               0.000      0.122 r
  U690/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N62 (net)                      1        0.001               0.000      0.171 f
  Q_reg_59_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_59_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_56_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__24_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__24_ (net)           1        0.001               0.000      0.078 f
  U670/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n538 (net)                     1        0.001               0.000      0.122 r
  U671/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N59 (net)                      1        0.001               0.000      0.171 f
  Q_reg_56_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_56_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_52_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__20_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__20_ (net)           1        0.001               0.000      0.078 f
  U650/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n522 (net)                     1        0.001               0.000      0.122 r
  U651/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N55 (net)                      1        0.001               0.000      0.171 f
  Q_reg_52_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_52_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_50_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__18_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__18_ (net)           1        0.001               0.000      0.078 f
  U641/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n514 (net)                     1        0.001               0.000      0.122 r
  U368/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N53 (net)                      1        0.001               0.000      0.171 f
  Q_reg_50_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_50_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__16_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_29__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_29__16_ (net)           1        0.001               0.000      0.078 f
  U679/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n546 (net)                     1        0.001               0.000      0.122 r
  U680/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N51 (net)                      1        0.001               0.000      0.171 f
  Q_reg_48_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_48_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__6_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_29__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_29__6_ (net)            1        0.001               0.000      0.078 f
  U584/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n466 (net)                     1        0.001               0.000      0.122 r
  U585/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N41 (net)                      1        0.001               0.000      0.171 f
  Q_reg_38_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_38_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_29__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_29__0_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_29__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_29__0_ (net)            1        0.001               0.000      0.078 f
  U574/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n458 (net)                     1        0.001               0.000      0.122 r
  U575/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N35 (net)                      1        0.001               0.000      0.171 f
  Q_reg_32_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_32_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_31_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__31_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__31_ (net)           1        0.001               0.000      0.078 f
  U622/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n498 (net)                     1        0.001               0.000      0.122 r
  U623/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n271 (net)                     1        0.001               0.000      0.171 f
  Q_reg_31_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_31_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__30_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__30_ (net)           1        0.001               0.000      0.078 f
  U526/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n418 (net)                     1        0.001               0.000      0.122 r
  U527/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n272 (net)                     1        0.001               0.000      0.171 f
  Q_reg_30_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_30_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__29_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__29_ (net)           1        0.001               0.000      0.078 f
  U550/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n438 (net)                     1        0.001               0.000      0.122 r
  U551/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n273 (net)                     1        0.001               0.000      0.171 f
  Q_reg_29_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_29_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__28_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__28_ (net)           1        0.001               0.000      0.078 f
  U536/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n426 (net)                     1        0.001               0.000      0.122 r
  U537/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n274 (net)                     1        0.001               0.000      0.171 f
  Q_reg_28_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_28_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__27_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__27_ (net)           1        0.001               0.000      0.078 f
  U594/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n474 (net)                     1        0.001               0.000      0.122 r
  U595/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n275 (net)                     1        0.001               0.000      0.171 f
  Q_reg_27_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_27_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__26_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__26_ (net)           1        0.001               0.000      0.078 f
  U546/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n434 (net)                     1        0.001               0.000      0.122 r
  U547/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n276 (net)                     1        0.001               0.000      0.171 f
  Q_reg_26_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_26_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__25_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__25_ (net)           1        0.001               0.000      0.078 f
  U521/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n414 (net)                     1        0.001               0.000      0.122 r
  U522/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n277 (net)                     1        0.001               0.000      0.171 f
  Q_reg_25_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_25_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__24_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__24_ (net)           1        0.001               0.000      0.078 f
  U579/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n462 (net)                     1        0.001               0.000      0.122 r
  U580/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n278 (net)                     1        0.001               0.000      0.171 f
  Q_reg_24_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_24_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__23_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__23_ (net)           1        0.001               0.000      0.078 f
  U531/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n422 (net)                     1        0.001               0.000      0.122 r
  U532/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n279 (net)                     1        0.001               0.000      0.171 f
  Q_reg_23_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_23_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__22_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__22_ (net)           1        0.001               0.000      0.078 f
  U541/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n430 (net)                     1        0.001               0.000      0.122 r
  U542/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n280 (net)                     1        0.001               0.000      0.171 f
  Q_reg_22_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_22_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_20_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__20_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__20_ (net)           1        0.001               0.000      0.078 f
  U560/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n446 (net)                     1        0.001               0.000      0.122 r
  U561/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n282 (net)                     1        0.001               0.000      0.171 f
  Q_reg_20_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_20_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__18_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__18_ (net)           1        0.001               0.000      0.078 f
  U351/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n510 (net)                     1        0.001               0.000      0.122 r
  U637/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n284 (net)                     1        0.001               0.000      0.171 f
  Q_reg_18_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_18_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_16_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__16_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__16_ (net)           1        0.001               0.000      0.078 f
  U655/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n526 (net)                     1        0.001               0.000      0.122 r
  U656/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n286 (net)                     1        0.001               0.000      0.171 f
  Q_reg_16_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_16_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__14_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__14_ (net)           1        0.001               0.000      0.078 f
  U569/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n454 (net)                     1        0.001               0.000      0.122 r
  U570/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n288 (net)                     1        0.001               0.000      0.171 f
  Q_reg_14_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_14_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__12_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__12_ (net)           1        0.001               0.000      0.078 f
  U589/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n470 (net)                     1        0.001               0.000      0.122 r
  U590/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n290 (net)                     1        0.001               0.000      0.171 f
  Q_reg_12_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_12_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__10_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_28__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_28__10_ (net)           1        0.001               0.000      0.078 f
  U608/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n486 (net)                     1        0.001               0.000      0.122 r
  U609/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n292 (net)                     1        0.001               0.000      0.171 f
  Q_reg_10_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_10_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_28__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_28__1_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_28__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_28__1_ (net)            1        0.001               0.000      0.078 f
  U694/ZN (AOI22D0)                                 0.080     0.044      0.122 r
  n560 (net)                     1        0.001               0.000      0.122 r
  U695/ZN (ND4D0)                                   0.055     0.049      0.171 f
  n301 (net)                     1        0.001               0.000      0.171 f
  Q_reg_1_/D (EDFQD1)                               0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_1_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.270


  Startpoint: memory_reg_21__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_60_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__28_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__28_ (net)           1        0.001               0.000      0.078 f
  U463/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n365 (net)                     1        0.001               0.000      0.122 r
  U465/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N63 (net)                      1        0.001               0.000      0.170 f
  Q_reg_60_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_60_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_58_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__26_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__26_ (net)           1        0.001               0.000      0.078 f
  U467/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n369 (net)                     1        0.001               0.000      0.122 r
  U469/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N61 (net)                      1        0.001               0.000      0.170 f
  Q_reg_58_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_58_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__25_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__25_ (net)           1        0.001               0.000      0.078 f
  U501/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n397 (net)                     1        0.001               0.000      0.122 r
  U503/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N60 (net)                      1        0.001               0.000      0.170 f
  Q_reg_57_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_57_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_55_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__23_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__23_ (net)           1        0.001               0.000      0.078 f
  U459/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n361 (net)                     1        0.001               0.000      0.122 r
  U460/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N58 (net)                      1        0.001               0.000      0.170 f
  Q_reg_55_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_55_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_53_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__21_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__21_ (net)           1        0.001               0.000      0.078 f
  U496/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n393 (net)                     1        0.001               0.000      0.122 r
  U498/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N56 (net)                      1        0.001               0.000      0.170 f
  Q_reg_53_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_53_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_51_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__19_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__19_ (net)           1        0.001               0.000      0.078 f
  U360/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n385 (net)                     1        0.001               0.000      0.122 r
  U488/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N54 (net)                      1        0.001               0.000      0.170 f
  Q_reg_51_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_51_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__17_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__17_ (net)           1        0.001               0.000      0.078 f
  U477/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n377 (net)                     1        0.001               0.000      0.122 r
  U479/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N52 (net)                      1        0.001               0.000      0.170 f
  Q_reg_49_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_49_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_46_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__14_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__14_ (net)           1        0.001               0.000      0.078 f
  U510/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n405 (net)                     1        0.001               0.000      0.122 r
  U512/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N49 (net)                      1        0.001               0.000      0.170 f
  Q_reg_46_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_46_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__13_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__13_ (net)           1        0.001               0.000      0.078 f
  U491/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n389 (net)                     1        0.001               0.000      0.122 r
  U493/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N48 (net)                      1        0.001               0.000      0.170 f
  Q_reg_45_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_45_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__10_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__10_ (net)           1        0.001               0.000      0.078 f
  U482/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n381 (net)                     1        0.001               0.000      0.122 r
  U484/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N45 (net)                      1        0.001               0.000      0.170 f
  Q_reg_42_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_42_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_39_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__7_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_21__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_21__7_ (net)            1        0.001               0.000      0.078 f
  U472/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n373 (net)                     1        0.001               0.000      0.122 r
  U474/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N42 (net)                      1        0.001               0.000      0.170 f
  Q_reg_39_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_39_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__1_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_21__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_21__1_ (net)            1        0.001               0.000      0.078 f
  U506/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n401 (net)                     1        0.001               0.000      0.122 r
  U507/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N36 (net)                      1        0.001               0.000      0.170 f
  Q_reg_33_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_33_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_21_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__21_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_20__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_20__21_ (net)           1        0.001               0.000      0.078 f
  U440/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n345 (net)                     1        0.001               0.000      0.122 r
  U366/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n281 (net)                     1        0.001               0.000      0.170 f
  Q_reg_21_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_21_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__8_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__8_ (net)            1        0.001               0.000      0.078 f
  U444/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n349 (net)                     1        0.001               0.000      0.122 r
  U446/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n294 (net)                     1        0.001               0.000      0.170 f
  Q_reg_8_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_8_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__5_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__5_ (net)            1        0.001               0.000      0.078 f
  U454/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n357 (net)                     1        0.001               0.000      0.122 r
  U456/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n297 (net)                     1        0.001               0.000      0.170 f
  Q_reg_5_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_5_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__2_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__2_ (net)            1        0.001               0.000      0.078 f
  U449/ZN (AOI22D0)                                 0.075     0.044      0.122 r
  n353 (net)                     1        0.001               0.000      0.122 r
  U451/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n300 (net)                     1        0.001               0.000      0.170 f
  Q_reg_2_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_2_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_62_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__30_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__30_ (net)           1        0.001               0.000      0.078 f
  U408/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n313 (net)                     1        0.001               0.000      0.122 r
  U410/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N65 (net)                      1        0.001               0.000      0.170 f
  Q_reg_62_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_62_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__15_/CP (EDFQD1)                    0.000     0.000      0.000 r
  memory_reg_21__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory_21__15_ (net)           1        0.001               0.000      0.078 f
  U417/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n321 (net)                     1        0.001               0.000      0.122 r
  U419/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N50 (net)                      1        0.001               0.000      0.170 f
  Q_reg_47_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_47_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_40_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__8_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_21__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_21__8_ (net)            1        0.001               0.000      0.078 f
  U404/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n309 (net)                     1        0.001               0.000      0.122 r
  U406/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N43 (net)                      1        0.001               0.000      0.170 f
  Q_reg_40_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_40_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__4_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_21__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_21__4_ (net)            1        0.001               0.000      0.078 f
  U429/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n333 (net)                     1        0.001               0.000      0.122 r
  U367/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N39 (net)                      1        0.001               0.000      0.170 f
  Q_reg_36_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_36_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_21__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_21__2_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_21__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_21__2_ (net)            1        0.001               0.000      0.078 f
  U422/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n325 (net)                     1        0.001               0.000      0.122 r
  U424/ZN (ND4D0)                                   0.055     0.048      0.170 f
  N37 (net)                      1        0.001               0.000      0.170 f
  Q_reg_34_/D (EDFQD1)                              0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_34_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__7_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__7_ (net)            1        0.001               0.000      0.078 f
  U436/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n341 (net)                     1        0.001               0.000      0.122 r
  U438/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n295 (net)                     1        0.001               0.000      0.170 f
  Q_reg_7_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_7_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__6_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__6_ (net)            1        0.001               0.000      0.078 f
  U432/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n337 (net)                     1        0.001               0.000      0.122 r
  U365/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n296 (net)                     1        0.001               0.000      0.170 f
  Q_reg_6_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_6_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__4_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__4_ (net)            1        0.001               0.000      0.078 f
  U413/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n317 (net)                     1        0.001               0.000      0.122 r
  U415/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n298 (net)                     1        0.001               0.000      0.170 f
  Q_reg_4_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_4_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


  Startpoint: memory_reg_20__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_20__0_/CP (EDFQD1)                     0.000     0.000      0.000 r
  memory_reg_20__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory_20__0_ (net)            1        0.001               0.000      0.078 f
  U427/ZN (AOI22D0)                                 0.074     0.044      0.122 r
  n329 (net)                     1        0.001               0.000      0.122 r
  U364/ZN (ND4D0)                                   0.055     0.048      0.170 f
  n302 (net)                     1        0.001               0.000      0.170 f
  Q_reg_0_/D (EDFQD1)                               0.055     0.000      0.170 f
  data arrival time                                                      0.170

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_0_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.059      3.441
  data required time                                                     3.441
  -------------------------------------------------------------------------------
  data required time                                                     3.441
  data arrival time                                                     -0.170
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.271


1
