
---------- Begin Simulation Statistics ----------
final_tick                               2455927014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 736330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742556                       # Number of bytes of host memory used
host_op_rate                                  1358777                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1358.09                       # Real time elapsed on the host
host_tick_rate                             1808371455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1845337701                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.455927                       # Number of seconds simulated
sim_ticks                                2455927014500                       # Number of ticks simulated
system.cpu.Branches                         197987984                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1845337701                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4911854029                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4911854029                       # Number of busy cycles
system.cpu.num_cc_register_reads            955004532                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           635967446                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    161345630                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67484976                       # Number of float alu accesses
system.cpu.num_fp_insts                      67484976                       # number of float instructions
system.cpu.num_fp_register_reads             66840715                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              734605                       # number of times the floating registers were written
system.cpu.num_func_calls                    17269960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1842170863                       # Number of integer alu accesses
system.cpu.num_int_insts                   1842170863                       # number of integer instructions
system.cpu.num_int_register_reads          3427883862                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1499882339                       # number of times the integer registers were written
system.cpu.num_load_insts                   212368441                       # Number of load instructions
system.cpu.num_mem_refs                     365721130                       # number of memory refs
system.cpu.num_store_insts                  153352689                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2864239      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1472666298     79.80%     79.96% # Class of executed instruction
system.cpu.op_class::IntMult                     5442      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::IntDiv                   4083128      0.22%     80.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2191      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                    10240      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                     9524      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                   17649      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  49      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   8      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  8      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::MemRead                211676644     11.47%     91.65% # Class of executed instruction
system.cpu.op_class::MemWrite                86607417      4.69%     96.35% # Class of executed instruction
system.cpu.op_class::FloatMemRead              691797      0.04%     96.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66745272      3.62%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1845381963                       # Class of executed instruction
system.cpu.workload.numSyscalls                   224                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8557061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17147281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13098165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26197354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1549                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    355316351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        355316351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    355316351                       # number of overall hits
system.cpu.dcache.overall_hits::total       355316351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10360886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10360886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10360886                       # number of overall misses
system.cpu.dcache.overall_misses::total      10360886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 732533351500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 732533351500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 732533351500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 732533351500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    365677237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    365677237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    365677237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    365677237                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70701.805956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70701.805956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70701.805956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70701.805956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9686830                       # number of writebacks
system.cpu.dcache.writebacks::total           9686830                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     10360886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10360886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10360886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10360886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 722172465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 722172465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 722172465500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 722172465500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69701.805956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69701.805956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69701.805956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69701.805956                       # average overall mshr miss latency
system.cpu.dcache.replacements               10360374                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    210995622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       210995622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1372890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1372890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  40127576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40127576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    212368512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    212368512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29228.544530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29228.544530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1372890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1372890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38754686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38754686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28228.544530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28228.544530                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144320729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144320729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8987996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8987996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 692405775000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 692405775000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153308725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153308725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77036.724872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77036.724872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8987996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8987996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 683417779000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 683417779000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76036.724872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76036.724872                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987575                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           365677237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10360886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.294012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.987575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         741715360                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        741715360                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   212368563                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   153352712                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        547323                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        248501                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1332268481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1332268481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1332268481                       # number of overall hits
system.cpu.icache.overall_hits::total      1332268481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2738303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2738303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2738303                       # number of overall misses
system.cpu.icache.overall_misses::total       2738303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35809211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35809211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35809211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35809211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1335006784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1335006784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1335006784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1335006784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13077.154354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13077.154354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13077.154354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13077.154354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2737791                       # number of writebacks
system.cpu.icache.writebacks::total           2737791                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2738303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2738303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2738303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2738303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  33070908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33070908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  33070908000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33070908000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12077.154354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12077.154354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12077.154354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12077.154354                       # average overall mshr miss latency
system.cpu.icache.replacements                2737791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1332268481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1332268481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2738303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2738303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35809211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35809211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1335006784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1335006784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13077.154354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13077.154354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2738303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2738303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  33070908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33070908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12077.154354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12077.154354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.392728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1335006784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2738303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            487.530702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.392728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983189                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983189                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2672751871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2672751871                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1335006838                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2455927014500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              2735970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1772999                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4508969                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2735970                       # number of overall hits
system.l2.overall_hits::.cpu.data             1772999                       # number of overall hits
system.l2.overall_hits::total                 4508969                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8587887                       # number of demand (read+write) misses
system.l2.demand_misses::total                8590220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2333                       # number of overall misses
system.l2.overall_misses::.cpu.data           8587887                       # number of overall misses
system.l2.overall_misses::total               8590220                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    191714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 687971658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     688163372500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    191714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 687971658500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    688163372500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2738303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10360886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13099189                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2738303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10360886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13099189                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.828876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.655783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.828876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.655783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82174.882126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80109.537829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80110.098752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82174.882126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80109.537829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80110.098752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8506212                       # number of writebacks
system.l2.writebacks::total                   8506212                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8587887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8590220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8587887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8590220                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    168384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 602092788500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 602261172500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    168384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 602092788500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 602261172500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.828876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.655783                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.828876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.655783                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72174.882126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70109.537829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70110.098752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72174.882126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70109.537829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70110.098752                       # average overall mshr miss latency
system.l2.replacements                        8558608                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9686830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9686830                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9686830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9686830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2737791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2737791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2737791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2737791                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            682432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                682432                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8305564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8305564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662762112000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662762112000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8987996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8987996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.924073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79797.363791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79797.363791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8305564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8305564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579706472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579706472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.924073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.924073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69797.363791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69797.363791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2735970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2735970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    191714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    191714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2738303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2738303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82174.882126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82174.882126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    168384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    168384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72174.882126                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72174.882126                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1090567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1090567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       282323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          282323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  25209546500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25209546500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1372890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1372890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89293.279329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89293.279329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       282323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       282323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  22386316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22386316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79293.279329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79293.279329                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32727.347611                       # Cycle average of tags in use
system.l2.tags.total_refs                    26197351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8591376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.049261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     108.723105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       186.135169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32432.489336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 218170200                       # Number of tag accesses
system.l2.tags.data_accesses                218170200                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8506212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8587876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008864492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       530102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       530102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25785699                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7990198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8590220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8506212                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8590220                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8506212                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8590220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8506212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8590208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 527444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 530129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 530126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 530109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 530105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 530110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 530128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 530112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 532858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 530115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 530108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 530107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 530105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 530102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 530103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 530102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       530102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.204795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.119505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.403460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       530099    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        530102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       530102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.046312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.302336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517897     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.01%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12005      2.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        530102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               549774080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            544397568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    223.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2455923723500                       # Total gap between requests
system.mem_ctrls.avgGap                     143651.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    549624064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    544395648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 60796.594979594011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 223794950.238738059998                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 221666053.097605198622                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2333                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8587887                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8506212                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     72825000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 251982330750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 58765729923000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31215.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29341.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6908566.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       149312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    549624768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     549774080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       149312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       149312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    544397568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    544397568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8587887                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8590220                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8506212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8506212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        60797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    223795237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        223856033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        60797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        60797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    221666835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       221666835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    221666835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        60797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    223795237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       445522868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8590209                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8506182                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       536540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       536330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       536688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       536923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       536846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       536929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       537195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       537191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       537161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       537355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       536873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       536969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       537014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       536837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       536763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       536595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       531308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       531217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       531296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       531571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       531432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       531562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       532021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       532000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       532097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       532112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       531642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       531784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       531705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       531573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       531498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       531364                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             90988737000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42951045000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       252055155750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10592.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29342.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7657977                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7674560                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1763853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   620.328882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   353.756065                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   443.429739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       592144     33.57%     33.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        41700      2.36%     35.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        45647      2.59%     38.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        45393      2.57%     41.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        32614      1.85%     42.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        52533      2.98%     45.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31118      1.76%     47.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        74846      4.24%     51.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       847858     48.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1763853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             549773376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          544395648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              223.855747                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              221.666053                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6298172580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3347558115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30663743880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   22197564540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193868519520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 400234147470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 606036691680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1262646397785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.122118                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1567327506750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  82008680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 806590827750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6295744980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3346264020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30670348380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   22204705500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 193868519520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 399123580560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 606971905920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1262481068880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.054799                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1569768448000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  82008680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 804149886500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             284656                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8506212                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50849                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8305564                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8305564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        284656                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25737501                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25737501                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25737501                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1094171648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1094171648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1094171648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8590220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8590220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8590220                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         51198102500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45227118000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4111193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18193042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2737791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          725940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8987996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8987996                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2738303                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1372890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8214397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31082146                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              39296543                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    350470016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1283053824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1633523840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8558608                       # Total snoops (count)
system.tol2bus.snoopTraffic                 544397568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21657797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008459                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21656247     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1550      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21657797                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2455927014500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        25523298000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4107454500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15541329000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
