Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Feb 23 13:42:36 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.106     -283.100                    873                98760       -0.214       -0.428                       2                131574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
wrapper_mux|clk          {0.000 0.642}        1.285           778.210         
wrapper_mux|clk_wrapper  {0.000 0.642}        1.285           778.210         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wrapper_mux|clk               -2.106     -266.806                    689                65964       -0.214       -0.214                       1                 98744  
wrapper_mux|clk_wrapper       -0.335      -16.294                    184                32796       -0.214       -0.214                       1                 32830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk
  To Clock:  wrapper_mux|clk

Setup :          689  Failing Endpoints,  Worst Slack       -2.106ns,  Total Violation     -266.806ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            mux_1/sr_p.sr_1[10]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk rise@1.285ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.532ns (17.704%)  route 2.473ns (82.296%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 4.327 - 1.285 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 1.237ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.130ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.697     3.838    shift_reg_tap_i/clk_c
    SLICE_X148Y493       FDRE                                         r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y493       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.934 r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/Q
                         net (fo=176, routed)         0.394     4.328    mux_1/input_slr_fast_rep_rep_6_0
    SLICE_X149Y487       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.366 r  mux_1/sr_p.sr_1_RNO_334[10]/O
                         net (fo=1, routed)           0.236     4.602    mux_1/output_comb_447[10]
    SLICE_X148Y488       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.784 r  mux_1/sr_p.sr_1_RNO_193[10]/O
                         net (fo=1, routed)           0.171     4.955    mux_1/output_comb_452[10]
    SLICE_X145Y488       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.995 r  mux_1/sr_p.sr_1_RNO_48[10]/O
                         net (fo=1, routed)           0.654     5.649    mux_1/output_comb_476[10]
    SLICE_X125Y474       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.687 r  mux_1/sr_p.sr_1_RNO_11[10]/O
                         net (fo=1, routed)           0.147     5.834    mux_1/output_comb_508[10]
    SLICE_X125Y474       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.934 r  mux_1/sr_p.sr_1_RNO_1[10]/O
                         net (fo=1, routed)           0.814     6.748    mux_1/output_comb_510[10]
    SLICE_X112Y443       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     6.786 r  mux_1/sr_p.sr_1_RNO[10]/O
                         net (fo=1, routed)           0.057     6.843    mux_1/output_comb[10]
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.285     1.285 r  
    AV33                                              0.000     1.285 r  clk (IN)
                         net (fo=0)                   0.000     1.285    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.795 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.795    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.795 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.091    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.115 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.212     4.327    mux_1/clk_c
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/C
                         clock pessimism              0.418     4.745    
                         clock uncertainty           -0.035     4.710    
    SLICE_X112Y443       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.737    mux_1/sr_p.sr_1[10]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            mux_1/sr_p.sr_1[10]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk rise@1.285ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.532ns (17.704%)  route 2.473ns (82.296%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 4.327 - 1.285 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 1.237ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.130ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.697     3.838    shift_reg_tap_i/clk_c
    SLICE_X148Y493       FDRE                                         r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y493       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.934 f  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/Q
                         net (fo=176, routed)         0.394     4.328    mux_1/input_slr_fast_rep_rep_6_0
    SLICE_X149Y487       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.366 r  mux_1/sr_p.sr_1_RNO_334[10]/O
                         net (fo=1, routed)           0.236     4.602    mux_1/output_comb_447[10]
    SLICE_X148Y488       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.784 r  mux_1/sr_p.sr_1_RNO_193[10]/O
                         net (fo=1, routed)           0.171     4.955    mux_1/output_comb_452[10]
    SLICE_X145Y488       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.995 r  mux_1/sr_p.sr_1_RNO_48[10]/O
                         net (fo=1, routed)           0.654     5.649    mux_1/output_comb_476[10]
    SLICE_X125Y474       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.687 r  mux_1/sr_p.sr_1_RNO_11[10]/O
                         net (fo=1, routed)           0.147     5.834    mux_1/output_comb_508[10]
    SLICE_X125Y474       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.934 r  mux_1/sr_p.sr_1_RNO_1[10]/O
                         net (fo=1, routed)           0.814     6.748    mux_1/output_comb_510[10]
    SLICE_X112Y443       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     6.786 r  mux_1/sr_p.sr_1_RNO[10]/O
                         net (fo=1, routed)           0.057     6.843    mux_1/output_comb[10]
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.285     1.285 r  
    AV33                                              0.000     1.285 r  clk (IN)
                         net (fo=0)                   0.000     1.285    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.795 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.795    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.795 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.091    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.115 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.212     4.327    mux_1/clk_c
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/C
                         clock pessimism              0.418     4.745    
                         clock uncertainty           -0.035     4.710    
    SLICE_X112Y443       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.737    mux_1/sr_p.sr_1[10]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            mux_1/sr_p.sr_1[10]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk rise@1.285ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.532ns (17.704%)  route 2.473ns (82.296%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 4.327 - 1.285 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 1.237ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.130ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.697     3.838    shift_reg_tap_i/clk_c
    SLICE_X148Y493       FDRE                                         r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y493       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.934 r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/Q
                         net (fo=176, routed)         0.394     4.328    mux_1/input_slr_fast_rep_rep_6_0
    SLICE_X149Y487       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.366 f  mux_1/sr_p.sr_1_RNO_334[10]/O
                         net (fo=1, routed)           0.236     4.602    mux_1/output_comb_447[10]
    SLICE_X148Y488       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.784 f  mux_1/sr_p.sr_1_RNO_193[10]/O
                         net (fo=1, routed)           0.171     4.955    mux_1/output_comb_452[10]
    SLICE_X145Y488       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.995 f  mux_1/sr_p.sr_1_RNO_48[10]/O
                         net (fo=1, routed)           0.654     5.649    mux_1/output_comb_476[10]
    SLICE_X125Y474       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.687 f  mux_1/sr_p.sr_1_RNO_11[10]/O
                         net (fo=1, routed)           0.147     5.834    mux_1/output_comb_508[10]
    SLICE_X125Y474       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.934 f  mux_1/sr_p.sr_1_RNO_1[10]/O
                         net (fo=1, routed)           0.814     6.748    mux_1/output_comb_510[10]
    SLICE_X112Y443       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     6.786 f  mux_1/sr_p.sr_1_RNO[10]/O
                         net (fo=1, routed)           0.057     6.843    mux_1/output_comb[10]
    SLICE_X112Y443       FDRE                                         f  mux_1/sr_p.sr_1[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.285     1.285 r  
    AV33                                              0.000     1.285 r  clk (IN)
                         net (fo=0)                   0.000     1.285    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.795 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.795    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.795 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.091    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.115 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.212     4.327    mux_1/clk_c
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/C
                         clock pessimism              0.418     4.745    
                         clock uncertainty           -0.035     4.710    
    SLICE_X112Y443       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.737    mux_1/sr_p.sr_1[10]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            mux_1/sr_p.sr_1[10]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk rise@1.285ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.532ns (17.704%)  route 2.473ns (82.296%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 4.327 - 1.285 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 1.237ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.130ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.697     3.838    shift_reg_tap_i/clk_c
    SLICE_X148Y493       FDRE                                         r  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y493       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.934 f  shift_reg_tap_i/sr_3_fast_rep_rep_6[32769]/Q
                         net (fo=176, routed)         0.394     4.328    mux_1/input_slr_fast_rep_rep_6_0
    SLICE_X149Y487       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.366 f  mux_1/sr_p.sr_1_RNO_334[10]/O
                         net (fo=1, routed)           0.236     4.602    mux_1/output_comb_447[10]
    SLICE_X148Y488       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.784 f  mux_1/sr_p.sr_1_RNO_193[10]/O
                         net (fo=1, routed)           0.171     4.955    mux_1/output_comb_452[10]
    SLICE_X145Y488       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.995 f  mux_1/sr_p.sr_1_RNO_48[10]/O
                         net (fo=1, routed)           0.654     5.649    mux_1/output_comb_476[10]
    SLICE_X125Y474       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.687 f  mux_1/sr_p.sr_1_RNO_11[10]/O
                         net (fo=1, routed)           0.147     5.834    mux_1/output_comb_508[10]
    SLICE_X125Y474       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.934 f  mux_1/sr_p.sr_1_RNO_1[10]/O
                         net (fo=1, routed)           0.814     6.748    mux_1/output_comb_510[10]
    SLICE_X112Y443       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     6.786 f  mux_1/sr_p.sr_1_RNO[10]/O
                         net (fo=1, routed)           0.057     6.843    mux_1/output_comb[10]
    SLICE_X112Y443       FDRE                                         f  mux_1/sr_p.sr_1[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.285     1.285 r  
    AV33                                              0.000     1.285 r  clk (IN)
                         net (fo=0)                   0.000     1.285    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.795 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.795    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.795 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.091    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.115 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.212     4.327    mux_1/clk_c
    SLICE_X112Y443       FDRE                                         r  mux_1/sr_p.sr_1[10]/C
                         clock pessimism              0.418     4.745    
                         clock uncertainty           -0.035     4.710    
    SLICE_X112Y443       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.737    mux_1/sr_p.sr_1[10]
  -------------------------------------------------------------------
                         required time                          4.737    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32769_rep2_rep_rep_17/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            mux_1/sr_p.sr_1[1]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk rise@1.285ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.689ns (20.355%)  route 2.696ns (79.646%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 4.426 - 1.285 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 1.237ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.130ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.475     3.616    shift_reg_tap_i/clk_c
    SLICE_X81Y439        FDRE                                         r  shift_reg_tap_i/sr_3_32769_rep2_rep_rep_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y439        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.711 r  shift_reg_tap_i/sr_3_32769_rep2_rep_rep_17/Q
                         net (fo=188, routed)         0.561     4.272    mux_1/input_slr_32769_rep2_rep_rep_17
    SLICE_X61Y436        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.451 r  mux_1/sr_p.sr_1_RNO_214[1]/O
                         net (fo=1, routed)           0.253     4.704    mux_1/output_comb_563[1]
    SLICE_X63Y441        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.853 r  mux_1/sr_p.sr_1_RNO_53[1]/O
                         net (fo=1, routed)           1.350     6.203    mux_1/output_comb_572[1]
    SLICE_X112Y445       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     6.267 r  mux_1/sr_p.sr_1_RNO_12[1]/O
                         net (fo=1, routed)           0.480     6.747    mux_1/output_comb_574[1]
    SLICE_X124Y445       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.847 r  mux_1/sr_p.sr_1_RNO_2[1]/O
                         net (fo=1, routed)           0.010     6.857    mux_1/output_comb_766[1]
    SLICE_X124Y445       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     6.932 r  mux_1/sr_p.sr_1_RNO_f5mux1[1]/O
                         net (fo=1, routed)           0.000     6.932    mux_1/sr_1_RNOmuxnet_1_0[1]
    SLICE_X124Y445       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     6.959 r  mux_1/sr_p.sr_1_RNOmux[1]/O
                         net (fo=1, routed)           0.042     7.001    mux_1/output_comb[1]
    SLICE_X124Y445       FDRE                                         r  mux_1/sr_p.sr_1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.285     1.285 r  
    AV33                                              0.000     1.285 r  clk (IN)
                         net (fo=0)                   0.000     1.285    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.795 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.795    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.795 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.091    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.115 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=98743, routed)       2.311     4.426    mux_1/clk_c
    SLICE_X124Y445       FDRE                                         r  mux_1/sr_p.sr_1[1]/C
                         clock pessimism              0.477     4.903    
                         clock uncertainty           -0.035     4.868    
    SLICE_X124Y445       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.895    mux_1/sr_p.sr_1[1]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                 -2.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk
Waveform(ns):       { 0.000 0.643 }
Period(ns):         1.285
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.285       -0.214     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X106Y488  shift_reg_tap_i/sr_1[1151]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X151Y471  shift_reg_tap_i/sr_1[11520]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X151Y471  shift_reg_tap_i/sr_1[11520]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X121Y483  shift_reg_tap_i/sr_1[11528]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X121Y483  shift_reg_tap_i/sr_1[11529]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X123Y490  shift_reg_tap_i/sr_1[11530]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X124Y491  shift_reg_tap_i/sr_1[11531]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X149Y468  shift_reg_tap_i/sr_1[11519]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X147Y469  shift_reg_tap_i/sr_1[11521]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X145Y470  shift_reg_tap_i/sr_1[11522]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk_wrapper
  To Clock:  wrapper_mux|clk_wrapper

Setup :          184  Failing Endpoints,  Worst Slack       -0.335ns,  Total Violation      -16.294ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[5728]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[5729]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk_wrapper rise@1.285ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.093ns (5.354%)  route 1.644ns (94.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 4.336 - 1.285 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.222ns (routing 1.126ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.026ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.222     3.390    lsfr_1/clk_wrapper_c
    SLICE_X108Y454       FDRE                                         r  lsfr_1/output_vector[5728]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y454       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.483 r  lsfr_1/output_vector[5728]/Q
                         net (fo=2, routed)           1.644     5.127    lsfr_1/input_vector[5728]
    SLICE_X111Y455       FDRE                                         r  lsfr_1/output_vector[5729]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.285     1.285 r  
    AU33                                              0.000     1.285 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.285    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.822 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.822 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.118    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.142 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.194     4.336    lsfr_1/clk_wrapper_c
    SLICE_X111Y455       FDRE                                         r  lsfr_1/output_vector[5729]/C
                         clock pessimism              0.465     4.801    
                         clock uncertainty           -0.035     4.766    
    SLICE_X111Y455       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.793    lsfr_1/output_vector[5729]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[5728]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[5729]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk_wrapper rise@1.285ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.093ns (5.354%)  route 1.644ns (94.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 4.336 - 1.285 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.222ns (routing 1.126ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.026ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.222     3.390    lsfr_1/clk_wrapper_c
    SLICE_X108Y454       FDRE                                         r  lsfr_1/output_vector[5728]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y454       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.483 f  lsfr_1/output_vector[5728]/Q
                         net (fo=2, routed)           1.644     5.127    lsfr_1/input_vector[5728]
    SLICE_X111Y455       FDRE                                         f  lsfr_1/output_vector[5729]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.285     1.285 r  
    AU33                                              0.000     1.285 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.285    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.822 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.822 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.118    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.142 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.194     4.336    lsfr_1/clk_wrapper_c
    SLICE_X111Y455       FDRE                                         r  lsfr_1/output_vector[5729]/C
                         clock pessimism              0.465     4.801    
                         clock uncertainty           -0.035     4.766    
    SLICE_X111Y455       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.793    lsfr_1/output_vector[5729]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[5801]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[5802]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk_wrapper rise@1.285ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.098ns (7.796%)  route 1.159ns (92.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 4.129 - 1.285 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.126ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.026ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.392     3.560    lsfr_1/clk_wrapper_c
    SLICE_X124Y444       FDRE                                         r  lsfr_1/output_vector[5801]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y444       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.658 r  lsfr_1/output_vector[5801]/Q
                         net (fo=2, routed)           1.159     4.817    lsfr_1/input_vector[5801]
    SLICE_X108Y445       FDRE                                         r  lsfr_1/output_vector[5802]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.285     1.285 r  
    AU33                                              0.000     1.285 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.285    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.822 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.822 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.118    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.142 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       1.987     4.129    lsfr_1/clk_wrapper_c
    SLICE_X108Y445       FDRE                                         r  lsfr_1/output_vector[5802]/C
                         clock pessimism              0.469     4.598    
                         clock uncertainty           -0.035     4.563    
    SLICE_X108Y445       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     4.590    lsfr_1/output_vector[5802]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[5801]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[5802]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk_wrapper rise@1.285ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.098ns (7.796%)  route 1.159ns (92.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 4.129 - 1.285 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.126ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.026ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.392     3.560    lsfr_1/clk_wrapper_c
    SLICE_X124Y444       FDRE                                         r  lsfr_1/output_vector[5801]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y444       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.658 f  lsfr_1/output_vector[5801]/Q
                         net (fo=2, routed)           1.159     4.817    lsfr_1/input_vector[5801]
    SLICE_X108Y445       FDRE                                         f  lsfr_1/output_vector[5802]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.285     1.285 r  
    AU33                                              0.000     1.285 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.285    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.822 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.822 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.118    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.142 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       1.987     4.129    lsfr_1/clk_wrapper_c
    SLICE_X108Y445       FDRE                                         r  lsfr_1/output_vector[5802]/C
                         clock pessimism              0.469     4.598    
                         clock uncertainty           -0.035     4.563    
    SLICE_X108Y445       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     4.590    lsfr_1/output_vector[5802]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[11475]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Destination:            lsfr_1/output_vector[11476]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.642ns period=1.285ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.285ns  (wrapper_mux|clk_wrapper rise@1.285ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.096ns (6.857%)  route 1.304ns (93.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 4.334 - 1.285 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.126ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.192ns (routing 1.026ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.440     3.608    lsfr_1/clk_wrapper_c
    SLICE_X122Y501       FDRE                                         r  lsfr_1/output_vector[11475]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y501       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.704 r  lsfr_1/output_vector[11475]/Q
                         net (fo=2, routed)           1.304     5.008    lsfr_1/input_vector[11475]
    SLICE_X128Y493       FDRE                                         r  lsfr_1/output_vector[11476]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.285     1.285 r  
    AU33                                              0.000     1.285 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.285    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.822 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.822 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.118    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.142 r  clk_wrapper_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=32829, routed)       2.192     4.334    lsfr_1/clk_wrapper_c
    SLICE_X128Y493       FDRE                                         r  lsfr_1/output_vector[11476]/C
                         clock pessimism              0.480     4.814    
                         clock uncertainty           -0.035     4.778    
    SLICE_X128Y493       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.805    lsfr_1/output_vector[11476]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                 -0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk_wrapper
Waveform(ns):       { 0.000 0.643 }
Period(ns):         1.285
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.285       -0.214     BUFGCE_X1Y230   clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X105Y495  lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10001]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.285       0.735      SLICE_X138Y495  lsfr_1/output_vector[10002]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X105Y495  lsfr_1/output_vector[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10003]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10004]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10005]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X134Y490  lsfr_1/output_vector[10006]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26106]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26107]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26108]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26109]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.642       0.367      SLICE_X157Y432  lsfr_1/output_vector[26110]/C



