// Seed: 1911897410
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6
    , id_13,
    input supply0 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    output tri1 id_11
);
  assign id_2 = id_9;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wor id_6,
    output wor id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_7, id_0, id_5, id_6, id_5, id_1, id_3, id_0, id_4, id_7
  );
endmodule
