{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3592, "design__instance__area": 31386.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002060724189504981, "power__switching__total": 0.0010793744586408138, "power__leakage__total": 3.746840349094782e-08, "power__total": 0.003140136133879423, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.45432689452070507, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.42430191117127536, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.30014536150472526, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.188012388757038, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.300145, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.607488, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6094521726454584, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5600784439202464, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.830191272558761, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.3320155355732677, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.830191, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.332016, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.38917795088128954, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3671403562861218, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1091622934055304, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.787883780518227, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109162, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.381983, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 18, "design__max_fanout_violation__count": 43, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.38639631476999675, "clock__skew__worst_setup": 0.3648762506523948, "timing__hold__ws": 0.10787349097094447, "timing__setup__ws": 2.203171041297078, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.107873, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.203171, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4780, "design__instance__area__stdcell": 32872.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.395309, "design__instance__utilization__stdcell": 0.395309, "design__rows": 106, "design__rows:unithd": 106, "design__sites": 66462, "design__sites:unithd": 66462, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 26.2752, "design__instance__count__class:inverter": 84, "design__instance__area__class:inverter": 315.302, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8027.7, "design__instance__count__class:multi_input_combinational_cell": 2272, "design__instance__area__class:multi_input_combinational_cell": 16558.4, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "design__instance__count__class:timing_repair_buffer": 725, "design__instance__area__class:timing_repair_buffer": 5108.65, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 77533.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 59, "design__instance__area__class:clock_buffer": 849.565, "design__instance__count__class:clock_inverter": 44, "design__instance__area__class:clock_inverter": 500.48, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 173, "antenna__violating__nets": 3, "antenna__violating__pins": 5, "route__antenna_violation__count": 3, "antenna_diodes_count": 0, "route__net": 3576, "route__net__special": 2, "route__drc_errors__iter:0": 1250, "route__wirelength__iter:0": 87139, "route__drc_errors__iter:1": 624, "route__wirelength__iter:1": 86380, "route__drc_errors__iter:2": 623, "route__wirelength__iter:2": 86322, "route__drc_errors__iter:3": 95, "route__wirelength__iter:3": 86228, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 86208, "route__drc_errors": 0, "route__wirelength": 86208, "route__vias": 24717, "route__vias__singlecut": 24717, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 524.68, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4503216538237914, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4213561563367258, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2968044782845366, "timing__setup__ws__corner:min_tt_025C_1v80": 9.24135283343912, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.296804, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.685548, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.602367173191133, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5550698946476036, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8243411742096516, "timing__setup__ws__corner:min_ss_100C_1v60": 2.4687861342910264, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.824341, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.468786, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.38639631476999675, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3648762506523948, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10787349097094447, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.825415537060966, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107873, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.439153, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45718066737506297, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.42814372703434217, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3030615844059846, "timing__setup__ws__corner:max_tt_025C_1v80": 9.131601511191215, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.303062, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.538311, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6161574758146234, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5670284402509592, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8351720662550034, "timing__setup__ws__corner:max_ss_100C_1v60": 2.203171041297078, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.835172, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.203171, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3907357881179266, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3705340583682008, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11011009082845843, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.748066740836968, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11011, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.322022, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79944, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000558498, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000479642, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 7.45353e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000479642, "design_powergrid__voltage__worst": 0.000479642, "design_powergrid__voltage__worst__net:VPWR": 1.79944, "design_powergrid__drop__worst": 0.000558498, "design_powergrid__drop__worst__net:VPWR": 0.000558498, "design_powergrid__voltage__worst__net:VGND": 0.000479642, "design_powergrid__drop__worst__net:VGND": 0.000479642, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.76e-05, "ir__drop__worst": 0.000558, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}