read_verilog ../top.v
proc
tee -o result.log sat -set-init-zero middle
