$date
	Mon Apr 22 21:13:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_mux_4to1 $end
$var wire 1 ! data_out $end
$var reg 4 " data_in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module dut $end
$var wire 4 $ data_in [3:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1000 $
b0 #
b1000 "
0!
$end
#10000
1!
b10 "
b10 $
b1 #
b1 %
#20000
0!
b10 #
b10 %
#30000
1!
b1000 "
b1000 $
b11 #
b11 %
#40000
