$comment
	File created using the following command:
		vcd file LAB_1.msim.vcd -direction
$end
$date
	Tue Mar 19 21:45:46 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LAB_1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # sel_dir $end
$var reg 1 $ sel_time $end
$var wire 1 % table_pin [9] $end
$var wire 1 & table_pin [8] $end
$var wire 1 ' table_pin [7] $end
$var wire 1 ( table_pin [6] $end
$var wire 1 ) table_pin [5] $end
$var wire 1 * table_pin [4] $end
$var wire 1 + table_pin [3] $end
$var wire 1 , table_pin [2] $end
$var wire 1 - table_pin [1] $end
$var wire 1 . table_pin [0] $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 table_pin[0]~output_o $end
$var wire 1 7 table_pin[1]~output_o $end
$var wire 1 8 table_pin[2]~output_o $end
$var wire 1 9 table_pin[3]~output_o $end
$var wire 1 : table_pin[4]~output_o $end
$var wire 1 ; table_pin[5]~output_o $end
$var wire 1 < table_pin[6]~output_o $end
$var wire 1 = table_pin[7]~output_o $end
$var wire 1 > table_pin[8]~output_o $end
$var wire 1 ? table_pin[9]~output_o $end
$var wire 1 @ clk~input_o $end
$var wire 1 A clk~inputclkctrl_outclk $end
$var wire 1 B sel_dir~input_o $end
$var wire 1 C table_pin~9_combout $end
$var wire 1 D rst~input_o $end
$var wire 1 E rst~inputclkctrl_outclk $end
$var wire 1 F cnt[0]~26_combout $end
$var wire 1 G cnt[0]~27 $end
$var wire 1 H cnt[1]~28_combout $end
$var wire 1 I cnt[1]~29 $end
$var wire 1 J cnt[2]~30_combout $end
$var wire 1 K cnt[2]~31 $end
$var wire 1 L cnt[3]~32_combout $end
$var wire 1 M cnt[3]~33 $end
$var wire 1 N cnt[4]~34_combout $end
$var wire 1 O cnt[4]~35 $end
$var wire 1 P cnt[5]~36_combout $end
$var wire 1 Q cnt[5]~37 $end
$var wire 1 R cnt[6]~38_combout $end
$var wire 1 S cnt[6]~39 $end
$var wire 1 T cnt[7]~40_combout $end
$var wire 1 U cnt[7]~41 $end
$var wire 1 V cnt[8]~42_combout $end
$var wire 1 W cnt[8]~43 $end
$var wire 1 X cnt[9]~44_combout $end
$var wire 1 Y cnt[9]~45 $end
$var wire 1 Z cnt[10]~46_combout $end
$var wire 1 [ cnt[10]~47 $end
$var wire 1 \ cnt[11]~48_combout $end
$var wire 1 ] cnt[11]~49 $end
$var wire 1 ^ cnt[12]~50_combout $end
$var wire 1 _ cnt[12]~51 $end
$var wire 1 ` cnt[13]~52_combout $end
$var wire 1 a cnt[13]~53 $end
$var wire 1 b cnt[14]~54_combout $end
$var wire 1 c cnt[14]~55 $end
$var wire 1 d cnt[15]~56_combout $end
$var wire 1 e cnt[15]~57 $end
$var wire 1 f cnt[16]~58_combout $end
$var wire 1 g cnt[16]~59 $end
$var wire 1 h cnt[17]~60_combout $end
$var wire 1 i cnt[17]~61 $end
$var wire 1 j cnt[18]~62_combout $end
$var wire 1 k cnt[18]~63 $end
$var wire 1 l cnt[19]~64_combout $end
$var wire 1 m cnt[19]~65 $end
$var wire 1 n cnt[20]~66_combout $end
$var wire 1 o cnt[20]~67 $end
$var wire 1 p cnt[21]~68_combout $end
$var wire 1 q cnt[21]~69 $end
$var wire 1 r cnt[22]~70_combout $end
$var wire 1 s cnt[22]~71 $end
$var wire 1 t cnt[23]~72_combout $end
$var wire 1 u cnt[23]~73 $end
$var wire 1 v cnt[24]~74_combout $end
$var wire 1 w cnt[24]~75 $end
$var wire 1 x cnt[25]~76_combout $end
$var wire 1 y sel_time~input_o $end
$var wire 1 z sel_time~inputclkctrl_outclk $end
$var wire 1 { time_sel[0]~1_combout $end
$var wire 1 | time_sel[1]~0_combout $end
$var wire 1 } Decoder0~3_combout $end
$var wire 1 ~ delay[25]~0_combout $end
$var wire 1 !! Decoder0~2_combout $end
$var wire 1 "! Equal0~10_combout $end
$var wire 1 #! Equal0~11_combout $end
$var wire 1 $! Equal0~12_combout $end
$var wire 1 %! Equal0~13_combout $end
$var wire 1 &! delay[15]~3_combout $end
$var wire 1 '! Decoder0~1_combout $end
$var wire 1 (! delay[14]~2_combout $end
$var wire 1 )! Equal0~5_combout $end
$var wire 1 *! Equal0~8_combout $end
$var wire 1 +! Decoder0~0_combout $end
$var wire 1 ,! delay[13]~1_combout $end
$var wire 1 -! Equal0~7_combout $end
$var wire 1 .! delay[17]~4_combout $end
$var wire 1 /! Equal0~6_combout $end
$var wire 1 0! Equal0~9_combout $end
$var wire 1 1! Equal0~2_combout $end
$var wire 1 2! Equal0~3_combout $end
$var wire 1 3! Equal0~1_combout $end
$var wire 1 4! Equal0~0_combout $end
$var wire 1 5! Equal0~4_combout $end
$var wire 1 6! Equal0~14_combout $end
$var wire 1 7! table_pin[9]~reg0_q $end
$var wire 1 8! table_pin~8_combout $end
$var wire 1 9! table_pin[8]~reg0_q $end
$var wire 1 :! table_pin~7_combout $end
$var wire 1 ;! table_pin[7]~reg0_q $end
$var wire 1 <! table_pin~6_combout $end
$var wire 1 =! table_pin[6]~reg0_q $end
$var wire 1 >! table_pin~5_combout $end
$var wire 1 ?! table_pin[5]~reg0_q $end
$var wire 1 @! table_pin~4_combout $end
$var wire 1 A! table_pin[4]~reg0_q $end
$var wire 1 B! table_pin~3_combout $end
$var wire 1 C! table_pin[3]~reg0_q $end
$var wire 1 D! table_pin~2_combout $end
$var wire 1 E! table_pin[2]~reg0_q $end
$var wire 1 F! table_pin~1_combout $end
$var wire 1 G! table_pin[1]~reg0_q $end
$var wire 1 H! table_pin~0_combout $end
$var wire 1 I! table_pin[0]~reg0_q $end
$var wire 1 J! cnt [25] $end
$var wire 1 K! cnt [24] $end
$var wire 1 L! cnt [23] $end
$var wire 1 M! cnt [22] $end
$var wire 1 N! cnt [21] $end
$var wire 1 O! cnt [20] $end
$var wire 1 P! cnt [19] $end
$var wire 1 Q! cnt [18] $end
$var wire 1 R! cnt [17] $end
$var wire 1 S! cnt [16] $end
$var wire 1 T! cnt [15] $end
$var wire 1 U! cnt [14] $end
$var wire 1 V! cnt [13] $end
$var wire 1 W! cnt [12] $end
$var wire 1 X! cnt [11] $end
$var wire 1 Y! cnt [10] $end
$var wire 1 Z! cnt [9] $end
$var wire 1 [! cnt [8] $end
$var wire 1 \! cnt [7] $end
$var wire 1 ]! cnt [6] $end
$var wire 1 ^! cnt [5] $end
$var wire 1 _! cnt [4] $end
$var wire 1 `! cnt [3] $end
$var wire 1 a! cnt [2] $end
$var wire 1 b! cnt [1] $end
$var wire 1 c! cnt [0] $end
$var wire 1 d! delay [31] $end
$var wire 1 e! delay [30] $end
$var wire 1 f! delay [29] $end
$var wire 1 g! delay [28] $end
$var wire 1 h! delay [27] $end
$var wire 1 i! delay [26] $end
$var wire 1 j! delay [25] $end
$var wire 1 k! delay [24] $end
$var wire 1 l! delay [23] $end
$var wire 1 m! delay [22] $end
$var wire 1 n! delay [21] $end
$var wire 1 o! delay [20] $end
$var wire 1 p! delay [19] $end
$var wire 1 q! delay [18] $end
$var wire 1 r! delay [17] $end
$var wire 1 s! delay [16] $end
$var wire 1 t! delay [15] $end
$var wire 1 u! delay [14] $end
$var wire 1 v! delay [13] $end
$var wire 1 w! delay [12] $end
$var wire 1 x! delay [11] $end
$var wire 1 y! delay [10] $end
$var wire 1 z! delay [9] $end
$var wire 1 {! delay [8] $end
$var wire 1 |! delay [7] $end
$var wire 1 }! delay [6] $end
$var wire 1 ~! delay [5] $end
$var wire 1 !" delay [4] $end
$var wire 1 "" delay [3] $end
$var wire 1 #" delay [2] $end
$var wire 1 $" delay [1] $end
$var wire 1 %" delay [0] $end
$var wire 1 &" time_sel [1] $end
$var wire 1 '" time_sel [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1.
1-
1,
1+
1*
0)
0(
0'
0&
0%
x/
00
11
x2
13
14
15
16
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
1B
1C
0D
0E
1F
0G
0H
1I
0J
0K
0L
1M
0N
0O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
1]
0^
0_
0`
1a
0b
0c
0d
1e
0f
0g
0h
1i
0j
0k
0l
1m
0n
0o
0p
1q
0r
0s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
1~
0!!
1"!
1#!
0$!
0%!
1&!
0'!
1(!
1)!
1*!
0+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
z%"
z$"
z#"
z""
0!"
0~!
z}!
z|!
z{!
zz!
0y!
0x!
zw!
0v!
0u!
0t!
0s!
0r!
zq!
zp!
zo!
zn!
zm!
zl!
0k!
0j!
zi!
zh!
zg!
zf!
ze!
zd!
0'"
0&"
$end
#10000
1!
1@
1A
0/
1r!
1v!
1u!
1t!
1j!
0/!
02!
0-!
0*!
0)!
03!
0"!
00!
05!
#20000
0!
0@
0A
1/
#30000
1!
1@
1A
0/
#40000
0!
0@
0A
1/
#50000
1!
1@
1A
0/
#60000
1$
0!
1y
0@
1z
0A
1/
#70000
1!
1@
1A
0/
#80000
0!
0@
0A
1/
#90000
1!
1@
1A
0/
#100000
0!
0@
0A
1/
#110000
1!
1@
1A
0/
#120000
0$
0!
0y
0@
0z
0A
1/
#130000
1!
1@
1A
0/
#140000
0!
0@
0A
1/
#150000
1!
1@
1A
0/
#160000
0!
0@
0A
1/
#170000
1!
1@
1A
0/
#180000
1$
0!
1y
0@
1z
0A
1/
#190000
1!
1@
1A
0/
#200000
0!
0@
0A
1/
#210000
1!
1@
1A
0/
#220000
0!
0@
0A
1/
#230000
1!
1@
1A
0/
#240000
0$
0!
0y
0@
0z
0A
1/
#250000
1!
1@
1A
0/
#260000
0!
0@
0A
1/
#270000
1!
1@
1A
0/
#280000
0!
0@
0A
1/
#290000
1!
1@
1A
0/
#300000
1$
0!
1y
0@
1z
0A
1/
#310000
1!
1@
1A
0/
#320000
0!
0@
0A
1/
#330000
1!
1@
1A
0/
#340000
0!
0@
0A
1/
#350000
1!
1@
1A
0/
#360000
0$
0!
0y
0@
0z
0A
1/
#370000
1!
1@
1A
0/
#380000
0!
0@
0A
1/
#390000
1!
1@
1A
0/
#400000
0!
0@
0A
1/
#410000
1!
1@
1A
0/
#420000
1$
0!
1y
0@
1z
0A
1/
#430000
1!
1@
1A
0/
#440000
0!
0@
0A
1/
#450000
1!
1@
1A
0/
#460000
0!
0@
0A
1/
#470000
1!
1@
1A
0/
#480000
0$
0!
0y
0@
0z
0A
1/
#490000
1!
1@
1A
0/
#500000
0!
0@
0A
1/
#510000
1!
1@
1A
0/
#520000
0#
0!
0B
0@
0A
1/
1H!
0@!
1>!
0C
#530000
1!
1@
1A
0/
#540000
1$
0!
1y
0@
1z
0A
1/
#550000
1!
1@
1A
0/
#560000
0!
0@
0A
1/
#570000
1!
1@
1A
0/
#580000
0!
0@
0A
1/
#590000
1!
1@
1A
0/
#600000
0$
0!
0y
0@
0z
0A
1/
#610000
1!
1@
1A
0/
#620000
0!
0@
0A
1/
#630000
1!
1@
1A
0/
#640000
0!
0@
0A
1/
#650000
1!
1@
1A
0/
#660000
1$
0!
1y
0@
1z
0A
1/
#670000
1!
1@
1A
0/
#680000
0!
0@
0A
1/
#690000
1!
1@
1A
0/
#700000
0!
0@
0A
1/
#710000
1!
1@
1A
0/
#720000
0$
0!
0y
0@
0z
0A
1/
#730000
1!
1@
1A
0/
#740000
0!
0@
0A
1/
#750000
1!
1@
1A
0/
#760000
0!
0@
0A
1/
#770000
1!
1@
1A
0/
#780000
1$
0!
1y
0@
1z
0A
1/
#790000
1!
1@
1A
0/
#800000
0!
0@
0A
1/
#810000
1!
1@
1A
0/
#820000
0!
0@
0A
1/
#830000
1!
1@
1A
0/
#840000
0$
0!
0y
0@
0z
0A
1/
#850000
1!
1@
1A
0/
#860000
0!
0@
0A
1/
#870000
1!
1@
1A
0/
#880000
0!
0@
0A
1/
#890000
1!
1@
1A
0/
#900000
1$
0!
1y
0@
1z
0A
1/
#910000
1!
1@
1A
0/
#920000
0!
0@
0A
1/
#930000
1!
1@
1A
0/
#940000
0!
0@
0A
1/
#950000
1!
1@
1A
0/
#960000
0$
0!
0y
0@
0z
0A
1/
#970000
1!
1@
1A
0/
#980000
0!
0@
0A
1/
#990000
1!
1@
1A
0/
#1000000
