// Seed: 1580640522
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4
);
  always @(posedge id_3) begin
    id_2 = id_1;
  end
endmodule
module module_1;
  supply1 id_5;
  logic   id_6;
  assign id_5[1] = {id_0{1}};
  logic id_7;
  assign id_2 = id_4;
  assign id_2 = 1;
endmodule
