<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_clkpwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_clkpwr.h File Reference</h1>Contains all macro definitions and function prototypes support for Clock and Power Control firmware library on LPC17xx.  
<a href="#_details">More...</a>
<p>
<code>#include &quot;<a class="el" href="_l_p_c17xx_8h_source.html">lpc17xx.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="lpc__types_8h_source.html">lpc_types.h</a>&quot;</code><br>

<p>
<a href="lpc17xx__clkpwr_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g336ff9ef63221ddb5d2306637434b988">CLKPWR_PCLKSEL_WDT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb1acc813f04ade492704686390180d0e">CLKPWR_PCLKSEL_TIMER0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6f40e91e37d638a7005abc64f0f339f7">CLKPWR_PCLKSEL_TIMER1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb55e1cb2751a05bac54292939ce3937b">CLKPWR_PCLKSEL_UART0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g1e565a2eb1621b007b3f11725637474d">CLKPWR_PCLKSEL_UART1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g2ce2c973644d4ddfcc6651d4d2665492">CLKPWR_PCLKSEL_PWM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(12))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g43fd50253c56be7a7fd2f93cd2684078">CLKPWR_PCLKSEL_I2C0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(14))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb9cf1de13d64711004e44ed10356c9a6">CLKPWR_PCLKSEL_SPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(16))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g67471573e91ebf70da511d54d4a7c808">CLKPWR_PCLKSEL_SSP1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(20))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gd78e9911438a7b9006e89a11ab747de5">CLKPWR_PCLKSEL_DAC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(22))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g842dc1922e983d1eaff58fced88f79f0">CLKPWR_PCLKSEL_ADC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g9965dea28c73dfce6c594edde50fe70c">CLKPWR_PCLKSEL_CAN1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbc314973cc2becbd8cfcf4f4813c6dd4">CLKPWR_PCLKSEL_CAN2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(28))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf5e32f4e62e29f6ebc2c4f32fa3121ce">CLKPWR_PCLKSEL_ACF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(30))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gcdf0446e521b6cdec979ffece2ba73f5">CLKPWR_PCLKSEL_QEI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(32))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gd35b3535118164485e75806a6ef1f6e6">CLKPWR_PCLKSEL_PCB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(36))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb662479578bb2af89f683e17517b9a5e">CLKPWR_PCLKSEL_I2C1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(38))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gda2d54badb0a1592f68643aba04cb4ba">CLKPWR_PCLKSEL_SSP0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(42))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gfb146ae5ab7a0fbc2c95924f3a50456d">CLKPWR_PCLKSEL_TIMER2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(44))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0df581997c3365eee4a5a0503e513066">CLKPWR_PCLKSEL_TIMER3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(46))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g2b7eb179fdd09c99ddadac8c4d144142">CLKPWR_PCLKSEL_UART2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(48))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g47e9c387422d28ed7d667b7a4abd9096">CLKPWR_PCLKSEL_UART3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(50))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gfbf149f2011d8691c7e1b9c3fe1383f4">CLKPWR_PCLKSEL_I2C2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(52))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbaeef97fdbabc0fee54c07786ee6e1ba">CLKPWR_PCLKSEL_I2S</a>&nbsp;&nbsp;&nbsp;((uint32_t)(54))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g7017b827f2ec5d3b822371ab3eb43bd9">CLKPWR_PCLKSEL_RIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(58))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5e87768ef5afcdeb8e4c2a9085fa381e">CLKPWR_PCLKSEL_SYSCON</a>&nbsp;&nbsp;&nbsp;((uint32_t)(60))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6f1c261af43582c0e9b2bc3ac5e603d1">CLKPWR_PCLKSEL_MC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(62))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf7b612823ab87d3d6358df977364b547">CLKPWR_PCLKSEL_CCLK_DIV_4</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g9aaf02f3090e8a9208d261c0f984c165">CLKPWR_PCLKSEL_CCLK_DIV_1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g07e1e67993eb7f67f2b9bca8e7a1d8c8">CLKPWR_PCLKSEL_CCLK_DIV_2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g8fcd9a64da1ce162e567fd58f93361e9">CLKPWR_PCONP_PCTIM0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbb4fde316626be32ef910804a4f1e89f">CLKPWR_PCONP_PCTIM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g25e8807a1107e45cb604e0cdf82da4dd">CLKPWR_PCONP_PCUART0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4d6d3d86ee08058a5879fc8a3eeab25">CLKPWR_PCONP_PCUART1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0f01e679f3b6eec995d0fd1ad43dc2d7">CLKPWR_PCONP_PCPWM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gca155b41f55c089a8480ec160135ffe8">CLKPWR_PCONP_PCI2C0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ge299e815a1e4239a3e6bb5ca4a24b14f">CLKPWR_PCONP_PCSPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6fdc3d2935f1bf706c91320c455ba839">CLKPWR_PCONP_PCRTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g77f74b342abfbb8ede495727a588ee1b">CLKPWR_PCONP_PCSSP1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gcf0b90f108501745297500318d00dbaa">CLKPWR_PCONP_PCAD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;12))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g73d78caa1e5f33ff4f878a4a4188d4f1">CLKPWR_PCONP_PCAN1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;13))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0359c82f11514929d6981bd3b2c97633">CLKPWR_PCONP_PCAN2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;14))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g8f0ed88b2c85cc248595d7071a2df815">CLKPWR_PCONP_PCGPIO</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;15))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaa16c9b9d220721a6ca8cacf74c77a2c">CLKPWR_PCONP_PCRIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;16))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5a8749edeb4ea582cd48f5f35f2088e6">CLKPWR_PCONP_PCMC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;17))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0f0ae9eef9bdd20cbeb8789430f6c3ee">CLKPWR_PCONP_PCQEI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;18))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g533db7f7c151a115b487585d29889199">CLKPWR_PCONP_PCI2C1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;19))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g4e542d17bed4b5833d41985770a6b44b">CLKPWR_PCONP_PCSSP0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;21))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5ad76b83dd27e58d257f43dc400fa4eb">CLKPWR_PCONP_PCTIM2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;22))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6d8a03a7e3535a783b132bb8755ca554">CLKPWR_PCONP_PCTIM3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;23))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gc87ef2376877891f6694a6c033d299db">CLKPWR_PCONP_PCUART2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb3c180bc0be3f8ddb32d526262ef0da6">CLKPWR_PCONP_PCUART3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g4882ffb6a89fe73a1fa8817e1a5b54e0">CLKPWR_PCONP_PCI2C2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gc20f68e14f2d54ccfef205d5ad7373e0">CLKPWR_PCONP_PCI2S</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;27))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;29))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf5641763b6a54ad0b80c97ed1c70f838">CLKPWR_PCONP_PCENET</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;30))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g05926f84706fa15dfc9228650d62ce26">CLKPWR_PCONP_PCUSB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;31))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g17bbb33d14958fbed34f56543569761f">CLKPWR_CLKSRCSEL_CLKSRC_IRC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd70f480a8a233255b43c7d267bc80e3c">CLKPWR_CLKSRCSEL_CLKSRC_MAINOSC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gbd68dae444cd4872b7be3ebb892ea040">CLKPWR_CLKSRCSEL_CLKSRC_RTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g2c8c3a97560e3bccac1748705f248d3f">CLKPWR_CLKSRCSEL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g7980ec0f7e1a786891171aa2d8f7d5e7">CLKPWR_CLKOUTCFG_CLKOUTSEL_CPU</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfec039a8373541201b0390cc8112ae6a">CLKPWR_CLKOUTCFG_CLKOUTSEL_MAINOSC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfc6adc93d3c02aabd1f07a68f3117e6f">CLKPWR_CLKOUTCFG_CLKOUTSEL_RC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g479124d29f76b3210575d1d691ba3f83">CLKPWR_CLKOUTCFG_CLKOUTSEL_USB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g32299db2735461be4a1c196fd37481a0">CLKPWR_CLKOUTCFG_CLKOUTSEL_RTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x04))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfeb09b4c23f05af8a671efde1522342e">CLKPWR_CLKOUTCFG_CLKOUTDIV</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x0F)&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga19d155cbb1df10796e9e37cf0ee8182">CLKPWR_CLKOUTCFG_CLKOUT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g75827422d265c934f086a8da44a51e5a">CLKPWR_CLKOUTCFG_CLKOUT_ACT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g4773a06bb00ac608b396f9717b8ed82a">CLKPWR_CLKOUTCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3FF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g1906f68fbb1a9849dd95762b58f68daa">CLKPWR_PLL0CON_ENABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g3065f59de6fe4a98ca1d5b32388bc4aa">CLKPWR_PLL0CON_CONNECT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gb2cde6ecc24952ed9d2e618369800ea9">CLKPWR_PLL0CON_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g14bf9de58726a6b37af38cc6f73a09e3">CLKPWR_PLL0CFG_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g3e7c277eb3c68f20bf9ad5a994624cae">CLKPWR_PLL0CFG_NSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;16)&amp;0xFF0000))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g71d49ff2380fd0026cd20c2039558ddc">CLKPWR_PLL0CFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g4e839399ffd20043dd46b1c0f37642fe">CLKPWR_PLL0STAT_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g33ba93a4bdf0992f4e942462f33abc3e">CLKPWR_PLL0STAT_NSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;16)&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga2ebc7980134442f9f9bc392e98ad463">CLKPWR_PLL0STAT_PLLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g415ec12d691507191debd03e09ecb81d">CLKPWR_PLL0STAT_PLLC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g5c67d9377481a9eb5da712a93aa4cb70">CLKPWR_PLL0STAT_PLOCK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ge775dff1e028d9342f0798e4ffc3c490">CLKPWR_PLL0FEED_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g887a9ce77348290efc9e3a7e97b1d2d5">CLKPWR_PLL1CON_ENABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g37e9702988d0c7d33058372f9e679a73">CLKPWR_PLL1CON_CONNECT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ge940d56cd95d9094750064ae5a8c9150">CLKPWR_PLL1CON_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g6e139f032f79b7e1bed38975c976bd7d">CLKPWR_PLL1CFG_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g46ff76d399ebcd900f839ce8a9e72ad5">CLKPWR_PLL1CFG_PSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x03)&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g472f50c58e260b5095ba2ba2c051495e">CLKPWR_PLL1CFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x7F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g40f54432e5861634b4079cbf35695724">CLKPWR_PLL1STAT_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g65145a490898ae162755a9b446d57f41">CLKPWR_PLL1STAT_PSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;5)&amp;0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g270320c2473b6f0d3f1ea503474db553">CLKPWR_PLL1STAT_PLLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gf342b31524d6db2bebef9f13fd82bcb4">CLKPWR_PLL1STAT_PLLC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g01ad0b987dacc8c87a2453e8d6a2bcef">CLKPWR_PLL1STAT_PLOCK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g9a447d2223491de7202909fc868cf488">CLKPWR_PLL1FEED_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g0ab96470807340781971aed85a29c68f">CLKPWR_CCLKCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g12d7d89e728855b19604a2269defe745">CLKPWR_USBCLKCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gaadc4b00f71d11437fe42e5c7370f003">CLKPWR_IRCTRIM_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g23565aaa7e0cebbc103288fe4128327f">CLKPWR_PCLKSEL0_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFF3F3FF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g014d526b5a227f007ada460560dbcf48">CLKPWR_PCLKSEL1_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFCF3F0F3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g426354d425bc4e55a17b397987143361">CLKPWR_PCLKSEL_SET</a>(p, n)&nbsp;&nbsp;&nbsp;_SBF(p,n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gbf3e9f519731c6df6ab04cec4c1a316b">CLKPWR_PCLKSEL_BITMASK</a>(p)&nbsp;&nbsp;&nbsp;_SBF(p,0x03)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd6307ccd6f7583a352f667e483cb6484">CLKPWR_PCLKSEL_GET</a>(p, n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;p)&amp;0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gb7f298879442f8edf8e92d77de6da72e">CLKPWR_PCON_PM0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g0ab773fbd9de0524bee62239fd9afc78">CLKPWR_PCON_PM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g8d4a2a3c78d06e2a4ee460cc9c300d92">CLKPWR_PCON_BODPDM</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga3eb78d90ac978124542f1a192e71551">CLKPWR_PCON_BOGD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd932c8812ffd27c0e783a2169abb85ba">CLKPWR_PCON_BORD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gdbf4e45129e56e124fcccd085597ffb8">CLKPWR_PCON_SMFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g5039277ff3f9921e4dba4e4cf0763bf0">CLKPWR_PCON_DSFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gdbb0d85e6c55d95d6996f552a266c563">CLKPWR_PCON_PDFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gc6ffbb5289e04f199c9b5e4596b745e8">CLKPWR_PCON_DPDFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;11))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gf50970fcbb5758ba9699c016114ae066">CLKPWR_PCONP_BITMASK</a>&nbsp;&nbsp;&nbsp;0xEFEFF7DE</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#g4e68fb4cf5c06c32b6ee6aea8dbaf78c">CLKPWR_SetPCLKDiv</a> (uint32_t ClkType, uint32_t DivVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of each Peripheral Clock Selection.  <a href="group___c_l_k_p_w_r___public___functions.html#g4e68fb4cf5c06c32b6ee6aea8dbaf78c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#g2afcbf9f69a8c416a154969a1e7b2935">CLKPWR_GetPCLKSEL</a> (uint32_t ClkType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current value of each Peripheral Clock Selection.  <a href="group___c_l_k_p_w_r___public___functions.html#g2afcbf9f69a8c416a154969a1e7b2935"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#g1eea2e1c8aac99147b88d5c18928ffa8">CLKPWR_GetPCLK</a> (uint32_t ClkType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current value of each Peripheral Clock.  <a href="group___c_l_k_p_w_r___public___functions.html#g1eea2e1c8aac99147b88d5c18928ffa8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#gc29f7879a37c604a1040499001ba0121">CLKPWR_ConfigPPWR</a> (uint32_t PPType, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure power supply for each peripheral according to NewState.  <a href="group___c_l_k_p_w_r___public___functions.html#gc29f7879a37c604a1040499001ba0121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#g1d96df8d020a333949591ee17e45d43c">CLKPWR_Sleep</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enter Sleep mode with co-operated instruction by the Cortex-M3.  <a href="group___c_l_k_p_w_r___public___functions.html#g1d96df8d020a333949591ee17e45d43c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#ge38c519f185eb9a6d75b88ca78a319ab">CLKPWR_DeepSleep</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enter Deep Sleep mode with co-operated instruction by the Cortex-M3.  <a href="group___c_l_k_p_w_r___public___functions.html#ge38c519f185eb9a6d75b88ca78a319ab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#gd5722e77c3a1cbe4b036c18f16f3c50d">CLKPWR_PowerDown</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enter Power Down mode with co-operated instruction by the Cortex-M3.  <a href="group___c_l_k_p_w_r___public___functions.html#gd5722e77c3a1cbe4b036c18f16f3c50d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___functions.html#gd13f54b3d33ce0be1930d4e1d98fe58e">CLKPWR_DeepPowerDown</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enter Deep Power Down mode with co-operated instruction by the Cortex-M3.  <a href="group___c_l_k_p_w_r___public___functions.html#gd13f54b3d33ce0be1930d4e1d98fe58e"></a><br></td></tr>
</table>
<hr><h2>Detailed Description</h2>
Contains all macro definitions and function prototypes support for Clock and Power Control firmware library on LPC17xx. 
<p>
<dl class="version" compact><dt><b>Version:</b></dt><dd>2.0 </dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>21. May. 2010 </dd></dl>
<dl class="author" compact><dt><b>Author:</b></dt><dd>NXP MCU SW Application Team</dd></dl>
Copyright(C) 2010, NXP Semiconductor All rights reserved.<p>
Software that is described herein is for illustrative purposes only which provides customers with programming information regarding the products. This software is supplied "AS IS" without any warranties. NXP Semiconductors assumes no responsibility or liability for the use of the software, conveys no license or title under any patent, copyright, or mask work right to the product. NXP Semiconductors reserves the right to make changes in the software without notification. NXP Semiconductors also make no representation or warranty that such application will be suitable for the specified use without further testing or modification. 
<p>Definition in file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:06 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
