#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 24 12:34:17 2023
# Process ID: 58813
# Current directory: /doc/xzh/out_exp_48/fuzz_40/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/xzh/out_exp_48/fuzz_40/vivado/vivado.log
# Journal file: /doc/xzh/out_exp_48/fuzz_40/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4851.025 MHz, CPU Physical cores: 10, Host memory: 134967 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58862
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 84750 ; free virtual = 132019
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/xzh/out_exp_48/fuzz_40/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/xzh/out_exp_48/fuzz_40/vivado/rtl.v:1]
WARNING: [Synth 8-3917] design top has port y[349] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[348] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[341] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[340] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[339] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 85829 ; free virtual = 133112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 85820 ; free virtual = 133110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85818 ; free virtual = 133108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85781 ; free virtual = 133073
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Multipliers : 
	               1x21  Multipliers := 1     
+---Muxes : 
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   19 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[349] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[348] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[341] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[340] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[339] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[332] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[331] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[230] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[181] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[180] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85447 ; free virtual = 132795
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85448 ; free virtual = 132797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85445 ; free virtual = 132795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    18|
|4     |LUT2   |    40|
|5     |LUT3   |    28|
|6     |LUT4   |    33|
|7     |LUT5   |    48|
|8     |LUT6   |    41|
|9     |FDRE   |    96|
|10    |FDSE   |     1|
|11    |IBUF   |    50|
|12    |OBUF   |   350|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   723|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85397 ; free virtual = 132782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 85406 ; free virtual = 132792
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.570 ; gain = 8.000 ; free physical = 85406 ; free virtual = 132792
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.570 ; gain = 0.000 ; free physical = 85490 ; free virtual = 132876
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.590 ; gain = 0.000 ; free physical = 85400 ; free virtual = 132801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2ab1a8c1
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.590 ; gain = 64.031 ; free physical = 85605 ; free virtual = 133007
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 12:34:35 2023...
ual = 132792
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.570 ; gain = 0.000 ; free physical = 85490 ; free virtual = 132876
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.590 ; gain = 0.000 ; free physical = 85400 ; free virtual = 132801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2ab1a8c1
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.590 ; gain = 64.031 ; free physical = 85605 ; free virtual = 133007
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 12:34:35 2023...
