(ns vhdl.parser-test
  (:require [clojure.test :refer [deftest is testing]]
            [vhdl.entity :as entity]
            [vhdl.parser :as parser]))

(def entity-src
  "entity and_gate is
     port (
       a : in std_logic;
       b : in std_logic;
       y : out std_logic;
     );
   end entity;")

(def design-src
  "entity counter is
     port (
       clk : in std_logic;
       rst : in std_logic;
       q : out std_logic_vector(7 downto 0);
     );
   end entity;

   architecture rtl of counter is
     signal tmp : std_logic_vector(7 downto 0);
   begin
     seq: process(clk, rst)
       tmp <= tmp;
     end process;
   end architecture;")

(deftest parse-entity-test
  (testing "recognizes the entity name and each port"
    (let [parsed (parser/parse-entity entity-src)]
      (is (= "and_gate" (:name parsed)))
      (is (= [{:name "a" :mode :in :type "std_logic"}
              {:name "b" :mode :in :type "std_logic"}
              {:name "y" :mode :out :type "std_logic"}]
             (:ports parsed))))))

(deftest parse-architecture-test
  (testing "recognizes signals and process statements"
    (let [parsed (parser/parse-architecture design-src)]
      (is (= "rtl" (:name parsed)))
      (is (= "counter" (:entity-name parsed)))
      (is (= [{:name "tmp" :type "std_logic_vector(7 downto 0)"}]
             (:signals parsed)))
      (is (= [{:name "seq"
               :sensitivity-list ["clk" "rst"]
               :statement-count 1}]
             (:processes parsed))))))

(deftest parse-design-end-to-end-test
  (testing "a full entity+architecture design parses into both models,
            and the resulting port/signal types are usable by vhdl.entity"
    (let [{:keys [entity architecture]} (parser/parse-design design-src)]
      (is (= "counter" (:name entity)))
      (is (= 3 (count (:ports entity))))
      (is (= 8 (entity/bus-width (:type (last (:ports entity))))))
      (is (= "rtl" (:name architecture)))
      (is (= 1 (count (:processes architecture))))
      (is (= 8 (entity/bus-width (:type (first (:signals architecture)))))))))
