// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v16\current_value_enable.v
// Created: 2021-06-21 17:49:55
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: current_value_enable
// Source Path: CustArch_v16/cust_architecture/process_and_retrieve/FilterChip1/current_value_enable
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module current_value_enable
          (clk,
           reset,
           enb,
           address_for_processing,
           Enable,
           current_sample);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] address_for_processing;  // uint16
  input   Enable;
  output  [15:0] current_sample;  // uint16


  wire enb_gated;
  wire [15:0] address_for_processing_bypass;  // uint16
  reg [15:0] address_for_processing_last_value;  // uint16


  assign enb_gated = Enable && enb;

  always @(posedge clk or posedge reset)
    begin : current_sample_bypass_process
      if (reset == 1'b1) begin
        address_for_processing_last_value <= 16'b0000000000000000;
      end
      else begin
        if (enb_gated) begin
          address_for_processing_last_value <= address_for_processing_bypass;
        end
      end
    end



  assign address_for_processing_bypass = (Enable == 1'b0 ? address_for_processing_last_value :
              address_for_processing);



  assign current_sample = address_for_processing_bypass;

endmodule  // current_value_enable

