#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun May 18 23:35:12 2014
# Process ID: 130056
# Log file: D:/minibench/scgra/cgra2x2_verify/planAhead.log
# Journal file: D:/minibench/scgra/cgra2x2_verify\planAhead.jou
#-----------------------------------------------------------
start_gui
open_project {D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.ppr}
update_compile_order -fileset sources_1
reset_target  instantiation_template  [get_files  {D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci}]
generate_target  instantiation_template  [get_files  {D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci}]
generate_target  synthesis  [get_files  {D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci}]
generate_target  simulation  [get_files  {D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci}]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci]
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci]
launch_isim -simset sim_1 -mode behavioral
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
launch_isim -simset sim_1 -mode behavioral
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
launch_isim -simset sim_1 -mode behavioral
reset_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
launch_isim -simset sim_1 -mode behavioral
