file:D:/repos/verilog/labSIM2/labSIM2_3.sv
ts:1731442911
init:
file:D:/repos/verilog/labSIM2/tb_labSIM2_2.sv
ts:1731439990
init:
file:D:/repos/verilog/labSIM2/tb_labSIM2_3.sv
ts:1731442688
init:
file:D:/repos/verilog/labSIM2/lab6_1.sv
ts:1731439369
init:
file:D:/repos/verilog/labSIM2/lab6_2.sv
ts:1731437700
init:
file:D:/repos/verilog/labSIM2/labSIM2_1.sv
ts:1731429800
init:
file:D:/repos/verilog/labSIM2/lab6_3.sv
ts:1731439283
init:
file:D:/repos/verilog/labSIM2/tb_labSIM2.sv
ts:1731455478
init:
