=====
SETUP
-0.128
14.299
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
13.043
13.613
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
14.299
=====
SETUP
0.056
14.115
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
13.043
13.613
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
14.115
=====
SETUP
0.056
14.115
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
13.043
13.613
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
14.115
=====
SETUP
0.199
13.972
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
13.043
13.613
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
13.972
=====
SETUP
0.199
13.972
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
13.043
13.613
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
13.972
=====
SETUP
0.250
13.921
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
13.043
13.592
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
13.921
=====
SETUP
0.250
13.921
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
13.043
13.592
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
13.921
=====
SETUP
0.250
13.921
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
13.043
13.592
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
13.921
=====
SETUP
0.284
13.887
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0
13.887
=====
SETUP
0.398
13.773
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0
13.773
=====
SETUP
0.398
13.773
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0
13.773
=====
SETUP
0.430
13.741
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0
13.741
=====
SETUP
0.430
13.741
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0
13.741
=====
SETUP
0.430
13.741
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
13.741
=====
SETUP
0.433
13.738
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
13.043
13.592
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
13.738
=====
SETUP
0.433
13.738
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1
12.069
12.624
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
13.043
13.592
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0
13.738
=====
SETUP
0.467
13.704
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0
13.704
=====
SETUP
0.467
13.704
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0
13.704
=====
SETUP
0.469
13.702
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0
13.702
=====
SETUP
0.469
13.702
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0
13.702
=====
SETUP
0.471
13.700
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
13.700
=====
SETUP
0.471
13.700
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0
13.700
=====
SETUP
0.498
13.674
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2
11.194
11.647
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7
12.069
12.618
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
12.794
13.343
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0
13.674
=====
SETUP
0.614
13.557
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
13.557
=====
SETUP
0.614
13.557
14.171
u_vram/ff_sdr_read_data_2_s0
6.103
6.335
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
7.179
7.632
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
8.568
8.939
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
8.939
9.409
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6
9.822
10.392
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4
10.565
10.936
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2
11.344
11.715
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.628
13.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
13.557
=====
HOLD
-2.964
2.425
5.389
u_v9958/ff_wdata_1_s0
1.841
2.043
u_vram/ff_wdata_1_s0
2.425
=====
HOLD
-2.862
2.528
5.389
u_v9958/ff_write_s0
1.841
2.042
u_vram/n54_s1
2.164
2.528
u_vram/ff_write_s1
2.528
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_5_s0
1.841
2.043
u_vram/ff_address_5_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_6_s0
1.841
2.043
u_vram/ff_address_6_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_9_s0
1.841
2.043
u_vram/ff_address_9_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_10_s0
1.841
2.043
u_vram/ff_address_10_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_11_s0
1.841
2.043
u_vram/ff_address_11_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_12_s0
1.841
2.043
u_vram/ff_address_12_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_address_13_s0
1.841
2.043
u_vram/ff_address_13_s0
2.538
=====
HOLD
-2.851
2.538
5.389
u_v9958/ff_wdata_7_s0
1.841
2.043
u_vram/ff_wdata_7_s0
2.538
=====
HOLD
-2.731
2.658
5.389
u_v9958/ff_address_7_s0
1.841
2.042
u_vram/ff_address_7_s0
2.658
=====
HOLD
-2.731
2.658
5.389
u_v9958/ff_address_8_s0
1.841
2.042
u_vram/ff_address_8_s0
2.658
=====
HOLD
-2.731
2.658
5.389
u_v9958/ff_wdata_2_s0
1.841
2.042
u_vram/ff_wdata_2_s0
2.658
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_address_0_s0
1.841
2.043
u_vram/ff_address_0_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_address_1_s0
1.841
2.043
u_vram/ff_address_1_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_address_2_s0
1.841
2.043
u_vram/ff_address_2_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_address_3_s0
1.841
2.043
u_vram/ff_address_3_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_address_4_s0
1.841
2.043
u_vram/ff_address_4_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_wdata_0_s0
1.841
2.043
u_vram/ff_wdata_0_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_wdata_3_s0
1.841
2.043
u_vram/ff_wdata_3_s0
2.660
=====
HOLD
-2.729
2.660
5.389
u_v9958/ff_wdata_6_s0
1.841
2.043
u_vram/ff_wdata_6_s0
2.660
=====
HOLD
-2.702
2.687
5.389
u_v9958/ff_wdata_4_s0
1.841
2.043
u_vram/ff_wdata_4_s0
2.687
=====
HOLD
-2.702
2.687
5.389
u_v9958/ff_wdata_5_s0
1.841
2.043
u_vram/ff_wdata_5_s0
2.687
=====
HOLD
-2.507
2.882
5.389
u_v9958/ff_valid_s0
1.841
2.043
u_vram/n10_s3
2.309
2.619
u_vram/ff_address_6_s0
2.882
=====
HOLD
-2.507
2.882
5.389
u_v9958/ff_valid_s0
1.841
2.043
u_vram/n10_s3
2.309
2.619
u_vram/ff_address_8_s0
2.882
