$date
	Mon Feb 27 01:09:36 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_pc $end
$var wire 32 ! out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in [31:0] $end
$var reg 1 $ start $end
$var reg 1 % wrenable $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 32 ' in [31:0] $end
$var wire 1 ( start $end
$var wire 1 ) wrenable $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
1(
b100010001000000000 '
0&
1%
1$
b100010001000000000 #
0"
b0 !
$end
#20
1"
1&
#50
0$
0(
#70
b100010001000000000 *
b100010001000000000 !
0"
0&
#100
b10001000100000000 #
b10001000100000000 '
1"
1&
#130
b10001000100000000 *
b10001000100000000 !
0"
0&
