set a(0-9623) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-9622 XREFS 60741 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9624) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-9622 XREFS 60742 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9625) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-9622 XREFS 60743 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9626) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-9622 XREFS 60744 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9627) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-9622 XREFS 60745 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9628) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-9622 XREFS 60746 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9629) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-9622 XREFS 60747 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9630) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-9622 XREFS 60748 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{258 0 0-9632 {}}} CYCLES {}}
set a(0-9631) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-9622 XREFS 60749 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-9632 {}}} SUCCS {{259 0 0-9632 {}}} CYCLES {}}
set a(0-9633) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60750 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-10223 {}}} CYCLES {}}
set a(0-9634) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60751 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-10199 {}}} CYCLES {}}
set a(0-9635) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60752 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-10175 {}}} CYCLES {}}
set a(0-9636) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60753 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-10151 {}}} CYCLES {}}
set a(0-9637) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60754 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-10125 {}}} CYCLES {}}
set a(0-9638) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60755 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-10057 {}}} CYCLES {}}
set a(0-9639) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60756 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-10038 {}}} CYCLES {}}
set a(0-9640) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60757 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-10027 {}}} CYCLES {}}
set a(0-9641) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60758 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-10008 {}}} CYCLES {}}
set a(0-9642) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60759 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-9983 {}}} CYCLES {}}
set a(0-9643) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60760 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-9981 {}}} CYCLES {}}
set a(0-9644) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60761 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {} SUCCS {{258 0 0-9948 {}}} CYCLES {}}
set a(0-9645) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60762 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-9946 {}}} CYCLES {}}
set a(0-9646) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60763 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-9913 {}}} CYCLES {}}
set a(0-9647) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60764 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-9910 {}}} CYCLES {}}
set a(0-9648) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60765 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-9898 {}}} CYCLES {}}
set a(0-9649) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-9632 XREFS 60766 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.3471938} PREDS {} SUCCS {{258 0 0-9886 {}}} CYCLES {}}
set a(0-9650) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60767 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {} SUCCS {{258 0 0-9883 {}}} CYCLES {}}
set a(0-9651) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60768 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {} SUCCS {{258 0 0-9876 {}}} CYCLES {}}
set a(0-9652) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-9632 XREFS 60769 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{258 0 0-9849 {}}} CYCLES {}}
set a(0-9653) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-9632 XREFS 60770 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-10246 {}}} SUCCS {{256 0 0-10246 {}} {258 0 0-10247 {}}} CYCLES {}}
set a(0-9654) {NAME MAC1:asn TYPE ASSIGN PAR 0-9632 XREFS 60771 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9655 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9655) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-9632 XREFS 60772 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-9654 {}}} SUCCS {{258 0 0-9658 {}}} CYCLES {}}
set a(0-9656) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-9632 XREFS 60773 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9657 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9657) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-9632 XREFS 60774 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-9656 {}}} SUCCS {{259 0 0-9658 {}}} CYCLES {}}
set a(0-9658) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60775 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-9655 {}} {259 0 0-9657 {}}} SUCCS {{258 0 0-9664 {}}} CYCLES {}}
set a(0-9659) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60776 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-9660 {}}} CYCLES {}}
set a(0-9660) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-9632 XREFS 60777 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-9659 {}}} SUCCS {{258 0 0-9663 {}}} CYCLES {}}
set a(0-9661) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60778 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-9662 {}}} CYCLES {}}
set a(0-9662) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-9632 XREFS 60779 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-9661 {}}} SUCCS {{259 0 0-9663 {}}} CYCLES {}}
set a(0-9663) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60780 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-9660 {}} {259 0 0-9662 {}}} SUCCS {{259 0 0-9664 {}}} CYCLES {}}
set a(0-9664) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60781 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-9658 {}} {259 0 0-9663 {}}} SUCCS {{258 0 0-9672 {}}} CYCLES {}}
set a(0-9665) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-9632 XREFS 60782 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9666 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9666) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-9632 XREFS 60783 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-9665 {}}} SUCCS {{259 0 0-9667 {}}} CYCLES {}}
set a(0-9667) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-9632 XREFS 60784 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9666 {}}} SUCCS {{258 0 0-9671 {}}} CYCLES {}}
set a(0-9668) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-9632 XREFS 60785 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9669 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9669) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-9632 XREFS 60786 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9668 {}}} SUCCS {{259 0 0-9670 {}}} CYCLES {}}
set a(0-9670) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-9632 XREFS 60787 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9669 {}}} SUCCS {{259 0 0-9671 {}}} CYCLES {}}
set a(0-9671) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60788 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-9667 {}} {259 0 0-9670 {}}} SUCCS {{259 0 0-9672 {}}} CYCLES {}}
set a(0-9672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60789 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-9664 {}} {259 0 0-9671 {}}} SUCCS {{258 0 0-9684 {}}} CYCLES {}}
set a(0-9673) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-9632 XREFS 60790 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9674 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9674) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-9632 XREFS 60791 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9673 {}}} SUCCS {{259 0 0-9675 {}}} CYCLES {}}
set a(0-9675) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-9632 XREFS 60792 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9674 {}}} SUCCS {{258 0 0-9679 {}}} CYCLES {}}
set a(0-9676) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60793 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-9677 {}}} CYCLES {}}
set a(0-9677) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-9632 XREFS 60794 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9676 {}}} SUCCS {{259 0 0-9678 {}}} CYCLES {}}
set a(0-9678) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-9632 XREFS 60795 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-9677 {}}} SUCCS {{259 0 0-9679 {}}} CYCLES {}}
set a(0-9679) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60796 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-9675 {}} {259 0 0-9678 {}}} SUCCS {{258 0 0-9683 {}}} CYCLES {}}
set a(0-9680) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-9632 XREFS 60797 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9681 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9681) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-9632 XREFS 60798 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-9680 {}}} SUCCS {{259 0 0-9682 {}}} CYCLES {}}
set a(0-9682) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-9632 XREFS 60799 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-9681 {}}} SUCCS {{259 0 0-9683 {}}} CYCLES {}}
set a(0-9683) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60800 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-9679 {}} {259 0 0-9682 {}}} SUCCS {{259 0 0-9684 {}}} CYCLES {}}
set a(0-9684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-9632 XREFS 60801 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09688121205035813} PREDS {{258 0 0-9672 {}} {259 0 0-9683 {}}} SUCCS {{259 0 0-9685 {}}} CYCLES {}}
set a(0-9685) {NAME MAC1:slc TYPE READSLICE PAR 0-9632 XREFS 60802 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{259 0 0-9684 {}}} SUCCS {{258 0 0-9866 {}} {258 0 0-9870 {}} {258 0 0-9887 {}} {258 0 0-10225 {}}} CYCLES {}}
set a(0-9686) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-9632 XREFS 60803 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9687 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9687) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-9632 XREFS 60804 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-9686 {}}} SUCCS {{258 0 0-9690 {}}} CYCLES {}}
set a(0-9688) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-9632 XREFS 60805 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9689 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9689) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-9632 XREFS 60806 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-9688 {}}} SUCCS {{259 0 0-9690 {}}} CYCLES {}}
set a(0-9690) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60807 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-9687 {}} {259 0 0-9689 {}}} SUCCS {{258 0 0-9696 {}}} CYCLES {}}
set a(0-9691) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60808 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-9692 {}}} CYCLES {}}
set a(0-9692) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-9632 XREFS 60809 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-9691 {}}} SUCCS {{258 0 0-9695 {}}} CYCLES {}}
set a(0-9693) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60810 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-9694 {}}} CYCLES {}}
set a(0-9694) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-9632 XREFS 60811 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-9693 {}}} SUCCS {{259 0 0-9695 {}}} CYCLES {}}
set a(0-9695) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60812 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-9692 {}} {259 0 0-9694 {}}} SUCCS {{259 0 0-9696 {}}} CYCLES {}}
set a(0-9696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60813 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-9690 {}} {259 0 0-9695 {}}} SUCCS {{258 0 0-9704 {}}} CYCLES {}}
set a(0-9697) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-9632 XREFS 60814 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9698 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9698) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-9632 XREFS 60815 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-9697 {}}} SUCCS {{259 0 0-9699 {}}} CYCLES {}}
set a(0-9699) {NAME MAC1:conc TYPE CONCATENATE PAR 0-9632 XREFS 60816 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-9698 {}}} SUCCS {{258 0 0-9703 {}}} CYCLES {}}
set a(0-9700) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-9632 XREFS 60817 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9701 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9701) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-9632 XREFS 60818 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-9700 {}}} SUCCS {{259 0 0-9702 {}}} CYCLES {}}
set a(0-9702) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-9632 XREFS 60819 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-9701 {}}} SUCCS {{259 0 0-9703 {}}} CYCLES {}}
set a(0-9703) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60820 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-9699 {}} {259 0 0-9702 {}}} SUCCS {{259 0 0-9704 {}}} CYCLES {}}
set a(0-9704) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60821 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-9696 {}} {259 0 0-9703 {}}} SUCCS {{258 0 0-9716 {}}} CYCLES {}}
set a(0-9705) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-9632 XREFS 60822 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9706 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9706) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-9632 XREFS 60823 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-9705 {}}} SUCCS {{259 0 0-9707 {}}} CYCLES {}}
set a(0-9707) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-9632 XREFS 60824 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-9706 {}}} SUCCS {{258 0 0-9711 {}}} CYCLES {}}
set a(0-9708) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60825 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-9709 {}}} CYCLES {}}
set a(0-9709) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-9632 XREFS 60826 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-9708 {}}} SUCCS {{259 0 0-9710 {}}} CYCLES {}}
set a(0-9710) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-9632 XREFS 60827 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-9709 {}}} SUCCS {{259 0 0-9711 {}}} CYCLES {}}
set a(0-9711) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60828 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-9707 {}} {259 0 0-9710 {}}} SUCCS {{258 0 0-9715 {}}} CYCLES {}}
set a(0-9712) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-9632 XREFS 60829 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9713 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9713) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-9632 XREFS 60830 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{259 0 0-9712 {}}} SUCCS {{259 0 0-9714 {}}} CYCLES {}}
set a(0-9714) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-9632 XREFS 60831 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.0346271} PREDS {{259 0 0-9713 {}}} SUCCS {{259 0 0-9715 {}}} CYCLES {}}
set a(0-9715) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60832 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-9711 {}} {259 0 0-9714 {}}} SUCCS {{259 0 0-9716 {}}} CYCLES {}}
set a(0-9716) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-9632 XREFS 60833 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21797313705035812} PREDS {{258 0 0-9704 {}} {259 0 0-9715 {}}} SUCCS {{259 0 0-9717 {}}} CYCLES {}}
set a(0-9717) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-9632 XREFS 60834 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.217973175} PREDS {{259 0 0-9716 {}}} SUCCS {{258 0 0-9878 {}} {258 0 0-9892 {}} {258 0 0-10235 {}}} CYCLES {}}
set a(0-9718) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-9632 XREFS 60835 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9719 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9719) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-9632 XREFS 60836 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-9718 {}}} SUCCS {{258 0 0-9722 {}}} CYCLES {}}
set a(0-9720) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-9632 XREFS 60837 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9721 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9721) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-9632 XREFS 60838 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-9720 {}}} SUCCS {{259 0 0-9722 {}}} CYCLES {}}
set a(0-9722) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60839 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-9719 {}} {259 0 0-9721 {}}} SUCCS {{258 0 0-9728 {}}} CYCLES {}}
set a(0-9723) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60840 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-9724 {}}} CYCLES {}}
set a(0-9724) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-9632 XREFS 60841 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-9723 {}}} SUCCS {{258 0 0-9727 {}}} CYCLES {}}
set a(0-9725) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60842 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-9726 {}}} CYCLES {}}
set a(0-9726) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-9632 XREFS 60843 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-9725 {}}} SUCCS {{259 0 0-9727 {}}} CYCLES {}}
set a(0-9727) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-9632 XREFS 60844 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-9724 {}} {259 0 0-9726 {}}} SUCCS {{259 0 0-9728 {}}} CYCLES {}}
set a(0-9728) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60845 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-9722 {}} {259 0 0-9727 {}}} SUCCS {{258 0 0-9736 {}}} CYCLES {}}
set a(0-9729) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-9632 XREFS 60846 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-10247 {}}} SUCCS {{259 0 0-9730 {}} {256 0 0-10247 {}}} CYCLES {}}
set a(0-9730) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-9632 XREFS 60847 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-9729 {}}} SUCCS {{259 0 0-9731 {}}} CYCLES {}}
set a(0-9731) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-9632 XREFS 60848 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-9730 {}}} SUCCS {{258 0 0-9735 {}}} CYCLES {}}
set a(0-9732) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-9632 XREFS 60849 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9733 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9733) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-9632 XREFS 60850 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-9732 {}}} SUCCS {{259 0 0-9734 {}}} CYCLES {}}
set a(0-9734) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-9632 XREFS 60851 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-9733 {}}} SUCCS {{259 0 0-9735 {}}} CYCLES {}}
set a(0-9735) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60852 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-9731 {}} {259 0 0-9734 {}}} SUCCS {{259 0 0-9736 {}}} CYCLES {}}
set a(0-9736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60853 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-9728 {}} {259 0 0-9735 {}}} SUCCS {{258 0 0-9748 {}}} CYCLES {}}
set a(0-9737) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-9632 XREFS 60854 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9738 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9738) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-9632 XREFS 60855 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-9737 {}}} SUCCS {{259 0 0-9739 {}}} CYCLES {}}
set a(0-9739) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-9632 XREFS 60856 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-9738 {}}} SUCCS {{258 0 0-9743 {}}} CYCLES {}}
set a(0-9740) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60857 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-9741 {}}} CYCLES {}}
set a(0-9741) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-9632 XREFS 60858 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-9740 {}}} SUCCS {{259 0 0-9742 {}}} CYCLES {}}
set a(0-9742) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-9632 XREFS 60859 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-9741 {}}} SUCCS {{259 0 0-9743 {}}} CYCLES {}}
set a(0-9743) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60860 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-9739 {}} {259 0 0-9742 {}}} SUCCS {{258 0 0-9747 {}}} CYCLES {}}
set a(0-9744) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-9632 XREFS 60861 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-10246 {}}} SUCCS {{259 0 0-9745 {}} {256 0 0-10246 {}}} CYCLES {}}
set a(0-9745) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-9632 XREFS 60862 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-9744 {}}} SUCCS {{259 0 0-9746 {}}} CYCLES {}}
set a(0-9746) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-9632 XREFS 60863 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-9745 {}}} SUCCS {{259 0 0-9747 {}}} CYCLES {}}
set a(0-9747) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 60864 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-9743 {}} {259 0 0-9746 {}}} SUCCS {{259 0 0-9748 {}}} CYCLES {}}
set a(0-9748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-9632 XREFS 60865 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-9736 {}} {259 0 0-9747 {}}} SUCCS {{259 0 0-9749 {}}} CYCLES {}}
set a(0-9749) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-9632 XREFS 60866 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-9748 {}}} SUCCS {{258 0 0-9900 {}} {258 0 0-9904 {}} {258 0 0-10238 {}}} CYCLES {}}
set a(0-9750) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60867 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {} SUCCS {{259 0 0-9751 {}}} CYCLES {}}
set a(0-9751) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-9632 XREFS 60868 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-9750 {}}} SUCCS {{259 0 0-9752 {}}} CYCLES {}}
set a(0-9752) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-9632 XREFS 60869 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-9751 {}}} SUCCS {{258 0 0-9763 {}}} CYCLES {}}
set a(0-9753) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60870 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-9754 {}}} CYCLES {}}
set a(0-9754) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-9632 XREFS 60871 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-9753 {}}} SUCCS {{259 0 0-9755 {}}} CYCLES {}}
set a(0-9755) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-9632 XREFS 60872 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-9754 {}}} SUCCS {{258 0 0-9761 {}}} CYCLES {}}
set a(0-9756) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60873 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-9757 {}}} CYCLES {}}
set a(0-9757) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-9632 XREFS 60874 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-9756 {}}} SUCCS {{258 0 0-9760 {}}} CYCLES {}}
set a(0-9758) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60875 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-9759 {}}} CYCLES {}}
set a(0-9759) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-9632 XREFS 60876 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-9758 {}}} SUCCS {{259 0 0-9760 {}}} CYCLES {}}
set a(0-9760) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-9632 XREFS 60877 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-9757 {}} {259 0 0-9759 {}}} SUCCS {{259 0 0-9761 {}}} CYCLES {}}
set a(0-9761) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-9632 XREFS 60878 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-9755 {}} {259 0 0-9760 {}}} SUCCS {{259 0 0-9762 {}}} CYCLES {}}
set a(0-9762) {NAME if#3:slc TYPE READSLICE PAR 0-9632 XREFS 60879 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-9761 {}}} SUCCS {{259 0 0-9763 {}}} CYCLES {}}
set a(0-9763) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 60880 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09337430949693606} PREDS {{258 0 0-9752 {}} {259 0 0-9762 {}}} SUCCS {{258 0 0-9778 {}}} CYCLES {}}
set a(0-9764) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60881 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-9765 {}}} CYCLES {}}
set a(0-9765) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-9632 XREFS 60882 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9764 {}}} SUCCS {{259 0 0-9766 {}}} CYCLES {}}
set a(0-9766) {NAME if#3:not#1 TYPE NOT PAR 0-9632 XREFS 60883 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9765 {}}} SUCCS {{259 0 0-9767 {}}} CYCLES {}}
set a(0-9767) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-9632 XREFS 60884 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9766 {}}} SUCCS {{259 0 0-9768 {}}} CYCLES {}}
set a(0-9768) {NAME if#3:conc TYPE CONCATENATE PAR 0-9632 XREFS 60885 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9767 {}}} SUCCS {{258 0 0-9776 {}}} CYCLES {}}
set a(0-9769) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60886 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-9770 {}}} CYCLES {}}
set a(0-9770) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 60887 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9769 {}}} SUCCS {{259 0 0-9771 {}}} CYCLES {}}
set a(0-9771) {NAME if#3:not#2 TYPE NOT PAR 0-9632 XREFS 60888 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9770 {}}} SUCCS {{259 0 0-9772 {}}} CYCLES {}}
set a(0-9772) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-9632 XREFS 60889 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9771 {}}} SUCCS {{258 0 0-9775 {}}} CYCLES {}}
set a(0-9773) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60890 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-9774 {}}} CYCLES {}}
set a(0-9774) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-9632 XREFS 60891 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-9773 {}}} SUCCS {{259 0 0-9775 {}}} CYCLES {}}
set a(0-9775) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-9632 XREFS 60892 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{258 0 0-9772 {}} {259 0 0-9774 {}}} SUCCS {{259 0 0-9776 {}}} CYCLES {}}
set a(0-9776) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-9632 XREFS 60893 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09337430949693606} PREDS {{258 0 0-9768 {}} {259 0 0-9775 {}}} SUCCS {{259 0 0-9777 {}}} CYCLES {}}
set a(0-9777) {NAME if#3:slc#1 TYPE READSLICE PAR 0-9632 XREFS 60894 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.09337435} PREDS {{259 0 0-9776 {}}} SUCCS {{259 0 0-9778 {}}} CYCLES {}}
set a(0-9778) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 60895 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14181893449693606} PREDS {{258 0 0-9763 {}} {259 0 0-9777 {}}} SUCCS {{259 0 0-9779 {}} {258 0 0-9783 {}} {258 0 0-9784 {}} {258 0 0-9788 {}}} CYCLES {}}
set a(0-9779) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-9632 XREFS 60896 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-9778 {}}} SUCCS {{259 0 0-9780 {}}} CYCLES {}}
set a(0-9780) {NAME if#3:not#3 TYPE NOT PAR 0-9632 XREFS 60897 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-9779 {}}} SUCCS {{259 0 0-9781 {}}} CYCLES {}}
set a(0-9781) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 60898 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-9780 {}}} SUCCS {{259 0 0-9782 {}}} CYCLES {}}
set a(0-9782) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-9632 XREFS 60899 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-9781 {}}} SUCCS {{258 0 0-9786 {}}} CYCLES {}}
set a(0-9783) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-9632 XREFS 60900 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-9778 {}}} SUCCS {{258 0 0-9785 {}}} CYCLES {}}
set a(0-9784) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-9632 XREFS 60901 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-9778 {}}} SUCCS {{259 0 0-9785 {}}} CYCLES {}}
set a(0-9785) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-9632 XREFS 60902 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-9783 {}} {259 0 0-9784 {}}} SUCCS {{259 0 0-9786 {}}} CYCLES {}}
set a(0-9786) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 60903 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19026355949693605} PREDS {{258 0 0-9782 {}} {259 0 0-9785 {}}} SUCCS {{259 0 0-9787 {}}} CYCLES {}}
set a(0-9787) {NAME if#3:slc#2 TYPE READSLICE PAR 0-9632 XREFS 60904 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-9786 {}}} SUCCS {{258 0 0-9790 {}}} CYCLES {}}
set a(0-9788) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-9632 XREFS 60905 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1902636} PREDS {{258 0 0-9778 {}}} SUCCS {{259 0 0-9789 {}}} CYCLES {}}
set a(0-9789) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-9632 XREFS 60906 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-9788 {}}} SUCCS {{259 0 0-9790 {}}} CYCLES {}}
set a(0-9790) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-9632 XREFS 60907 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.2436106201789505} PREDS {{258 0 0-9787 {}} {259 0 0-9789 {}}} SUCCS {{259 0 0-9791 {}} {258 0 0-9794 {}}} CYCLES {}}
set a(0-9791) {NAME slc(exs.imod) TYPE READSLICE PAR 0-9632 XREFS 60908 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-9790 {}}} SUCCS {{259 0 0-9792 {}}} CYCLES {}}
set a(0-9792) {NAME if#3:not TYPE NOT PAR 0-9632 XREFS 60909 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-9791 {}}} SUCCS {{259 0 0-9793 {}}} CYCLES {}}
set a(0-9793) {NAME if#3:xor TYPE XOR PAR 0-9632 XREFS 60910 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-9792 {}}} SUCCS {{259 0 0-9794 {}}} CYCLES {}}
set a(0-9794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-9632 XREFS 60911 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.2871987898622739} PREDS {{258 0 0-9790 {}} {259 0 0-9793 {}}} SUCCS {{259 0 0-9795 {}} {258 0 0-9796 {}} {258 0 0-9797 {}} {258 0 0-9798 {}}} CYCLES {}}
set a(0-9795) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-9632 XREFS 60912 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{259 0 0-9794 {}}} SUCCS {{258 0 0-9799 {}}} CYCLES {}}
set a(0-9796) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-9632 XREFS 60913 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-9794 {}}} SUCCS {{258 0 0-9799 {}}} CYCLES {}}
set a(0-9797) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-9632 XREFS 60914 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-9794 {}}} SUCCS {{258 0 0-9799 {}}} CYCLES {}}
set a(0-9798) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-9632 XREFS 60915 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-9794 {}}} SUCCS {{259 0 0-9799 {}}} CYCLES {}}
set a(0-9799) {NAME or TYPE OR PAR 0-9632 XREFS 60916 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-9797 {}} {258 0 0-9796 {}} {258 0 0-9795 {}} {259 0 0-9798 {}}} SUCCS {{258 0 0-9801 {}} {258 0 0-9804 {}}} CYCLES {}}
set a(0-9800) {NAME asn#284 TYPE ASSIGN PAR 0-9632 XREFS 60917 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{262 0 0-10248 {}}} SUCCS {{258 0 0-9802 {}} {256 0 0-10248 {}}} CYCLES {}}
set a(0-9801) {NAME exs TYPE SIGNEXTEND PAR 0-9632 XREFS 60918 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-9799 {}}} SUCCS {{259 0 0-9802 {}}} CYCLES {}}
set a(0-9802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60919 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.3036055812638539} PREDS {{258 0 0-9800 {}} {259 0 0-9801 {}}} SUCCS {{258 0 0-9885 {}} {258 0 0-9886 {}}} CYCLES {}}
set a(0-9803) {NAME asn#285 TYPE ASSIGN PAR 0-9632 XREFS 60920 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-10249 {}}} SUCCS {{258 0 0-9805 {}} {256 0 0-10249 {}}} CYCLES {}}
set a(0-9804) {NAME exs#3 TYPE SIGNEXTEND PAR 0-9632 XREFS 60921 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-9799 {}}} SUCCS {{259 0 0-9805 {}}} CYCLES {}}
set a(0-9805) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60922 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-9803 {}} {259 0 0-9804 {}}} SUCCS {{258 0 0-9912 {}} {258 0 0-9913 {}}} CYCLES {}}
set a(0-9806) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60923 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9807 {}}} CYCLES {}}
set a(0-9807) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 60924 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9806 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9808) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60925 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9809 {}}} CYCLES {}}
set a(0-9809) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-9632 XREFS 60926 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9808 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9810) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60927 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9811 {}}} CYCLES {}}
set a(0-9811) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 60928 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9810 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9812) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60929 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9813 {}}} CYCLES {}}
set a(0-9813) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-9632 XREFS 60930 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9812 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9814) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60931 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9815 {}}} CYCLES {}}
set a(0-9815) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-9632 XREFS 60932 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9814 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9816) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60933 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9817 {}}} CYCLES {}}
set a(0-9817) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 60934 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9816 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9818) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60935 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9819 {}}} CYCLES {}}
set a(0-9819) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 60936 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9818 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9820) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60937 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9821 {}}} CYCLES {}}
set a(0-9821) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 60938 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9820 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9822) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60939 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9823 {}}} CYCLES {}}
set a(0-9823) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 60940 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9822 {}}} SUCCS {{258 0 0-9826 {}}} CYCLES {}}
set a(0-9824) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60941 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-9825 {}}} CYCLES {}}
set a(0-9825) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 60942 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9824 {}}} SUCCS {{259 0 0-9826 {}}} CYCLES {}}
set a(0-9826) {NAME if#4:nor TYPE NOR PAR 0-9632 XREFS 60943 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-9823 {}} {258 0 0-9821 {}} {258 0 0-9819 {}} {258 0 0-9817 {}} {258 0 0-9815 {}} {258 0 0-9813 {}} {258 0 0-9811 {}} {258 0 0-9809 {}} {258 0 0-9807 {}} {259 0 0-9825 {}}} SUCCS {{259 0 0-9827 {}} {258 0 0-9849 {}} {258 0 0-10128 {}} {258 0 0-10151 {}}} CYCLES {}}
set a(0-9827) {NAME asel TYPE SELECT PAR 0-9632 XREFS 60944 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9826 {}}} SUCCS {{146 0 0-9828 {}} {146 0 0-9829 {}} {146 0 0-9830 {}} {146 0 0-9831 {}} {146 0 0-9832 {}} {146 0 0-9833 {}} {146 0 0-9834 {}} {146 0 0-9835 {}} {146 0 0-9836 {}} {146 0 0-9837 {}} {146 0 0-9838 {}} {146 0 0-9839 {}} {146 0 0-9840 {}} {146 0 0-9841 {}} {146 0 0-9842 {}} {146 0 0-9843 {}} {146 0 0-9844 {}} {146 0 0-9845 {}} {146 0 0-9846 {}} {146 0 0-9847 {}} {146 0 0-9848 {}}} CYCLES {}}
set a(0-9828) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60945 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9829 {}}} CYCLES {}}
set a(0-9829) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-9632 XREFS 60946 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9828 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9830) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60947 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9831 {}}} CYCLES {}}
set a(0-9831) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-9632 XREFS 60948 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9830 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9832) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60949 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9833 {}}} CYCLES {}}
set a(0-9833) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-9632 XREFS 60950 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9832 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9834) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60951 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9835 {}}} CYCLES {}}
set a(0-9835) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-9632 XREFS 60952 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9834 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9836) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60953 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9837 {}}} CYCLES {}}
set a(0-9837) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-9632 XREFS 60954 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9836 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9838) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60955 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9839 {}}} CYCLES {}}
set a(0-9839) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-9632 XREFS 60956 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9838 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9840) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60957 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9841 {}}} CYCLES {}}
set a(0-9841) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-9632 XREFS 60958 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9840 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9842) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60959 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9843 {}}} CYCLES {}}
set a(0-9843) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-9632 XREFS 60960 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9842 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9844) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60961 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9845 {}}} CYCLES {}}
set a(0-9845) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-9632 XREFS 60962 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9844 {}}} SUCCS {{258 0 0-9848 {}}} CYCLES {}}
set a(0-9846) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 60963 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}}} SUCCS {{259 0 0-9847 {}}} CYCLES {}}
set a(0-9847) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-9632 XREFS 60964 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {259 0 0-9846 {}}} SUCCS {{259 0 0-9848 {}}} CYCLES {}}
set a(0-9848) {NAME aif:nor TYPE NOR PAR 0-9632 XREFS 60965 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-9827 {}} {258 0 0-9845 {}} {258 0 0-9843 {}} {258 0 0-9841 {}} {258 0 0-9839 {}} {258 0 0-9837 {}} {258 0 0-9835 {}} {258 0 0-9833 {}} {258 0 0-9831 {}} {258 0 0-9829 {}} {259 0 0-9847 {}}} SUCCS {{259 0 0-9849 {}}} CYCLES {}}
set a(0-9849) {NAME if#4:and TYPE AND PAR 0-9632 XREFS 60966 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-9826 {}} {258 0 0-9652 {}} {259 0 0-9848 {}}} SUCCS {{258 0 0-9851 {}} {258 0 0-9855 {}} {258 0 0-9859 {}} {258 0 0-9863 {}}} CYCLES {}}
set a(0-9850) {NAME asn#286 TYPE ASSIGN PAR 0-9632 XREFS 60967 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-10250 {}}} SUCCS {{258 0 0-9853 {}} {256 0 0-10250 {}}} CYCLES {}}
set a(0-9851) {NAME not#33 TYPE NOT PAR 0-9632 XREFS 60968 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-9849 {}}} SUCCS {{259 0 0-9852 {}}} CYCLES {}}
set a(0-9852) {NAME exs#4 TYPE SIGNEXTEND PAR 0-9632 XREFS 60969 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9851 {}}} SUCCS {{259 0 0-9853 {}}} CYCLES {}}
set a(0-9853) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60970 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-9850 {}} {259 0 0-9852 {}}} SUCCS {{258 0 0-9929 {}} {258 0 0-9930 {}} {258 0 0-9931 {}} {258 0 0-9932 {}} {258 0 0-9933 {}} {258 0 0-9934 {}} {258 0 0-9935 {}} {258 0 0-9936 {}} {258 0 0-9937 {}} {258 0 0-9938 {}} {258 0 0-9946 {}}} CYCLES {}}
set a(0-9854) {NAME asn#287 TYPE ASSIGN PAR 0-9632 XREFS 60971 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-10251 {}}} SUCCS {{258 0 0-9857 {}} {256 0 0-10251 {}}} CYCLES {}}
set a(0-9855) {NAME not#34 TYPE NOT PAR 0-9632 XREFS 60972 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-9849 {}}} SUCCS {{259 0 0-9856 {}}} CYCLES {}}
set a(0-9856) {NAME exs#5 TYPE SIGNEXTEND PAR 0-9632 XREFS 60973 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-9855 {}}} SUCCS {{259 0 0-9857 {}}} CYCLES {}}
set a(0-9857) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60974 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-9854 {}} {259 0 0-9856 {}}} SUCCS {{258 0 0-9919 {}} {258 0 0-9920 {}} {258 0 0-9921 {}} {258 0 0-9922 {}} {258 0 0-9923 {}} {258 0 0-9924 {}} {258 0 0-9925 {}} {258 0 0-9926 {}} {258 0 0-9927 {}} {258 0 0-9928 {}} {258 0 0-9948 {}}} CYCLES {}}
set a(0-9858) {NAME asn#288 TYPE ASSIGN PAR 0-9632 XREFS 60975 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-10252 {}}} SUCCS {{258 0 0-9861 {}} {256 0 0-10252 {}}} CYCLES {}}
set a(0-9859) {NAME not#35 TYPE NOT PAR 0-9632 XREFS 60976 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-9849 {}}} SUCCS {{259 0 0-9860 {}}} CYCLES {}}
set a(0-9860) {NAME exs#6 TYPE SIGNEXTEND PAR 0-9632 XREFS 60977 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-9859 {}}} SUCCS {{259 0 0-9861 {}}} CYCLES {}}
set a(0-9861) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60978 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-9858 {}} {259 0 0-9860 {}}} SUCCS {{258 0 0-9964 {}} {258 0 0-9965 {}} {258 0 0-9966 {}} {258 0 0-9967 {}} {258 0 0-9968 {}} {258 0 0-9969 {}} {258 0 0-9970 {}} {258 0 0-9971 {}} {258 0 0-9972 {}} {258 0 0-9973 {}} {258 0 0-9981 {}}} CYCLES {}}
set a(0-9862) {NAME asn#289 TYPE ASSIGN PAR 0-9632 XREFS 60979 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-10253 {}}} SUCCS {{258 0 0-9865 {}} {256 0 0-10253 {}}} CYCLES {}}
set a(0-9863) {NAME not#10 TYPE NOT PAR 0-9632 XREFS 60980 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-9849 {}}} SUCCS {{259 0 0-9864 {}}} CYCLES {}}
set a(0-9864) {NAME exs#7 TYPE SIGNEXTEND PAR 0-9632 XREFS 60981 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-9863 {}}} SUCCS {{259 0 0-9865 {}}} CYCLES {}}
set a(0-9865) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 60982 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-9862 {}} {259 0 0-9864 {}}} SUCCS {{258 0 0-9954 {}} {258 0 0-9955 {}} {258 0 0-9956 {}} {258 0 0-9957 {}} {258 0 0-9958 {}} {258 0 0-9959 {}} {258 0 0-9960 {}} {258 0 0-9961 {}} {258 0 0-9962 {}} {258 0 0-9963 {}} {258 0 0-9983 {}}} CYCLES {}}
set a(0-9866) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-9632 XREFS 60983 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{258 0 0-9685 {}}} SUCCS {{259 0 0-9867 {}}} CYCLES {}}
set a(0-9867) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-9632 XREFS 60984 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1502282701789505} PREDS {{259 0 0-9866 {}}} SUCCS {{259 0 0-9868 {}}} CYCLES {}}
set a(0-9868) {NAME slc TYPE READSLICE PAR 0-9632 XREFS 60985 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-9867 {}}} SUCCS {{259 0 0-9869 {}} {258 0 0-9875 {}}} CYCLES {}}
set a(0-9869) {NAME asel#1 TYPE SELECT PAR 0-9632 XREFS 60986 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-9868 {}}} SUCCS {{146 0 0-9870 {}} {146 0 0-9871 {}} {146 0 0-9872 {}} {146 0 0-9873 {}} {146 0 0-9874 {}}} CYCLES {}}
set a(0-9870) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-9632 XREFS 60987 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-9869 {}} {258 0 0-9685 {}}} SUCCS {{259 0 0-9871 {}}} CYCLES {}}
set a(0-9871) {NAME aif#1:not#1 TYPE NOT PAR 0-9632 XREFS 60988 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-9869 {}} {259 0 0-9870 {}}} SUCCS {{259 0 0-9872 {}}} CYCLES {}}
set a(0-9872) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-9632 XREFS 60989 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21797312377832223} PREDS {{146 0 0-9869 {}} {259 0 0-9871 {}}} SUCCS {{259 0 0-9873 {}}} CYCLES {}}
set a(0-9873) {NAME aif#1:slc TYPE READSLICE PAR 0-9632 XREFS 60990 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-9869 {}} {259 0 0-9872 {}}} SUCCS {{259 0 0-9874 {}}} CYCLES {}}
set a(0-9874) {NAME if#5:not TYPE NOT PAR 0-9632 XREFS 60991 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-9869 {}} {259 0 0-9873 {}}} SUCCS {{258 0 0-9876 {}}} CYCLES {}}
set a(0-9875) {NAME if#5:not#3 TYPE NOT PAR 0-9632 XREFS 60992 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-9868 {}}} SUCCS {{259 0 0-9876 {}}} CYCLES {}}
set a(0-9876) {NAME if#5:and TYPE AND PAR 0-9632 XREFS 60993 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-9874 {}} {258 0 0-9651 {}} {259 0 0-9875 {}}} SUCCS {{259 0 0-9877 {}} {258 0 0-9883 {}}} CYCLES {}}
set a(0-9877) {NAME asel#3 TYPE SELECT PAR 0-9632 XREFS 60994 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{259 0 0-9876 {}}} SUCCS {{146 0 0-9878 {}} {146 0 0-9879 {}} {146 0 0-9880 {}} {146 0 0-9881 {}} {146 0 0-9882 {}}} CYCLES {}}
set a(0-9878) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-9632 XREFS 60995 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-9877 {}} {258 0 0-9717 {}}} SUCCS {{259 0 0-9879 {}}} CYCLES {}}
set a(0-9879) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-9632 XREFS 60996 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-9877 {}} {259 0 0-9878 {}}} SUCCS {{259 0 0-9880 {}}} CYCLES {}}
set a(0-9880) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 60997 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3036055843138832} PREDS {{146 0 0-9877 {}} {259 0 0-9879 {}}} SUCCS {{259 0 0-9881 {}}} CYCLES {}}
set a(0-9881) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-9632 XREFS 60998 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-9877 {}} {259 0 0-9880 {}}} SUCCS {{259 0 0-9882 {}}} CYCLES {}}
set a(0-9882) {NAME if#5:not#1 TYPE NOT PAR 0-9632 XREFS 60999 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-9877 {}} {259 0 0-9881 {}}} SUCCS {{259 0 0-9883 {}}} CYCLES {}}
set a(0-9883) {NAME if#5:and#1 TYPE AND PAR 0-9632 XREFS 61000 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{258 0 0-9876 {}} {258 0 0-9650 {}} {259 0 0-9882 {}}} SUCCS {{259 0 0-9884 {}} {258 0 0-9886 {}}} CYCLES {}}
set a(0-9884) {NAME asel#7 TYPE SELECT PAR 0-9632 XREFS 61001 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{259 0 0-9883 {}}} SUCCS {{146 0 0-9885 {}}} CYCLES {}}
set a(0-9885) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-9632 XREFS 61002 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34719373986227386} PREDS {{146 0 0-9884 {}} {258 0 0-9802 {}}} SUCCS {{259 0 0-9886 {}}} CYCLES {}}
set a(0-9886) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61003 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3702543625} PREDS {{258 0 0-9883 {}} {258 0 0-9802 {}} {258 0 0-9649 {}} {259 0 0-9885 {}}} SUCCS {{258 0 0-9914 {}} {258 0 0-10248 {}}} CYCLES {}}
set a(0-9887) {NAME aif#11:not#1 TYPE NOT PAR 0-9632 XREFS 61004 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-9685 {}}} SUCCS {{259 0 0-9888 {}}} CYCLES {}}
set a(0-9888) {NAME aif#11:conc TYPE CONCATENATE PAR 0-9632 XREFS 61005 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-9887 {}}} SUCCS {{259 0 0-9889 {}}} CYCLES {}}
set a(0-9889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61006 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-9888 {}}} SUCCS {{259 0 0-9890 {}}} CYCLES {}}
set a(0-9890) {NAME aif#11:slc TYPE READSLICE PAR 0-9632 XREFS 61007 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-9889 {}}} SUCCS {{259 0 0-9891 {}} {258 0 0-9897 {}}} CYCLES {}}
set a(0-9891) {NAME asel#13 TYPE SELECT PAR 0-9632 XREFS 61008 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-9890 {}}} SUCCS {{146 0 0-9892 {}} {146 0 0-9893 {}} {146 0 0-9894 {}} {146 0 0-9895 {}} {146 0 0-9896 {}}} CYCLES {}}
set a(0-9892) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-9632 XREFS 61009 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-9891 {}} {258 0 0-9717 {}}} SUCCS {{259 0 0-9893 {}}} CYCLES {}}
set a(0-9893) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-9632 XREFS 61010 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-9891 {}} {259 0 0-9892 {}}} SUCCS {{259 0 0-9894 {}}} CYCLES {}}
set a(0-9894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61011 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-9891 {}} {259 0 0-9893 {}}} SUCCS {{259 0 0-9895 {}}} CYCLES {}}
set a(0-9895) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-9632 XREFS 61012 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-9891 {}} {259 0 0-9894 {}}} SUCCS {{259 0 0-9896 {}}} CYCLES {}}
set a(0-9896) {NAME if#6:not#1 TYPE NOT PAR 0-9632 XREFS 61013 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-9891 {}} {259 0 0-9895 {}}} SUCCS {{258 0 0-9898 {}}} CYCLES {}}
set a(0-9897) {NAME if#6:not TYPE NOT PAR 0-9632 XREFS 61014 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-9890 {}}} SUCCS {{259 0 0-9898 {}}} CYCLES {}}
set a(0-9898) {NAME if#6:and TYPE AND PAR 0-9632 XREFS 61015 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-9896 {}} {258 0 0-9648 {}} {259 0 0-9897 {}}} SUCCS {{259 0 0-9899 {}} {258 0 0-9910 {}}} CYCLES {}}
set a(0-9899) {NAME asel#17 TYPE SELECT PAR 0-9632 XREFS 61016 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-9898 {}}} SUCCS {{146 0 0-9900 {}} {146 0 0-9901 {}} {130 0 0-9902 {}} {130 0 0-9903 {}}} CYCLES {}}
set a(0-9900) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-9632 XREFS 61017 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-9899 {}} {258 0 0-9749 {}}} SUCCS {{259 0 0-9901 {}}} CYCLES {}}
set a(0-9901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-9632 XREFS 61018 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-9899 {}} {259 0 0-9900 {}}} SUCCS {{259 0 0-9902 {}}} CYCLES {}}
set a(0-9902) {NAME aif#17:slc TYPE READSLICE PAR 0-9632 XREFS 61019 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-9899 {}} {259 0 0-9901 {}}} SUCCS {{259 0 0-9903 {}} {258 0 0-9909 {}}} CYCLES {}}
set a(0-9903) {NAME aif#17:asel TYPE SELECT PAR 0-9632 XREFS 61020 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-9899 {}} {259 0 0-9902 {}}} SUCCS {{146 0 0-9904 {}} {146 0 0-9905 {}} {146 0 0-9906 {}} {146 0 0-9907 {}} {146 0 0-9908 {}}} CYCLES {}}
set a(0-9904) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-9632 XREFS 61021 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-9903 {}} {258 0 0-9749 {}}} SUCCS {{259 0 0-9905 {}}} CYCLES {}}
set a(0-9905) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-9632 XREFS 61022 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-9903 {}} {259 0 0-9904 {}}} SUCCS {{259 0 0-9906 {}}} CYCLES {}}
set a(0-9906) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61023 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-9903 {}} {259 0 0-9905 {}}} SUCCS {{259 0 0-9907 {}}} CYCLES {}}
set a(0-9907) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-9632 XREFS 61024 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-9903 {}} {259 0 0-9906 {}}} SUCCS {{259 0 0-9908 {}}} CYCLES {}}
set a(0-9908) {NAME if#6:not#2 TYPE NOT PAR 0-9632 XREFS 61025 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-9903 {}} {259 0 0-9907 {}}} SUCCS {{258 0 0-9910 {}}} CYCLES {}}
set a(0-9909) {NAME if#6:not#4 TYPE NOT PAR 0-9632 XREFS 61026 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-9902 {}}} SUCCS {{259 0 0-9910 {}}} CYCLES {}}
set a(0-9910) {NAME if#6:and#2 TYPE AND PAR 0-9632 XREFS 61027 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-9898 {}} {258 0 0-9908 {}} {258 0 0-9647 {}} {259 0 0-9909 {}}} SUCCS {{259 0 0-9911 {}} {258 0 0-9913 {}}} CYCLES {}}
set a(0-9911) {NAME sel#6 TYPE SELECT PAR 0-9632 XREFS 61028 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-9910 {}}} SUCCS {{146 0 0-9912 {}}} CYCLES {}}
set a(0-9912) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-9632 XREFS 61029 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-9911 {}} {258 0 0-9805 {}}} SUCCS {{259 0 0-9913 {}}} CYCLES {}}
set a(0-9913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61030 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-9910 {}} {258 0 0-9805 {}} {258 0 0-9646 {}} {259 0 0-9912 {}}} SUCCS {{258 0 0-9949 {}} {258 0 0-10249 {}}} CYCLES {}}
set a(0-9914) {NAME not#2 TYPE NOT PAR 0-9632 XREFS 61031 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{258 0 0-9886 {}}} SUCCS {{259 0 0-9915 {}}} CYCLES {}}
set a(0-9915) {NAME conc TYPE CONCATENATE PAR 0-9632 XREFS 61032 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{259 0 0-9914 {}}} SUCCS {{259 0 0-9916 {}}} CYCLES {}}
set a(0-9916) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 61033 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.41869898449693604} PREDS {{259 0 0-9915 {}}} SUCCS {{259 0 0-9917 {}}} CYCLES {}}
set a(0-9917) {NAME slc#2 TYPE READSLICE PAR 0-9632 XREFS 61034 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-9916 {}}} SUCCS {{259 0 0-9918 {}} {258 0 0-9945 {}} {258 0 0-9947 {}}} CYCLES {}}
set a(0-9918) {NAME sel#7 TYPE SELECT PAR 0-9632 XREFS 61035 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-9917 {}}} SUCCS {{146 0 0-9919 {}} {146 0 0-9920 {}} {146 0 0-9921 {}} {146 0 0-9922 {}} {146 0 0-9923 {}} {146 0 0-9924 {}} {146 0 0-9925 {}} {146 0 0-9926 {}} {146 0 0-9927 {}} {146 0 0-9928 {}} {146 0 0-9929 {}} {146 0 0-9930 {}} {146 0 0-9931 {}} {146 0 0-9932 {}} {146 0 0-9933 {}} {146 0 0-9934 {}} {146 0 0-9935 {}} {146 0 0-9936 {}} {146 0 0-9937 {}} {146 0 0-9938 {}} {130 0 0-9939 {}} {130 0 0-9940 {}}} CYCLES {}}
set a(0-9919) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-9632 XREFS 61036 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9920) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-9632 XREFS 61037 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9921) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-9632 XREFS 61038 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9922) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-9632 XREFS 61039 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9923) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-9632 XREFS 61040 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9924) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-9632 XREFS 61041 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9925) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-9632 XREFS 61042 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9926) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-9632 XREFS 61043 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9927) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-9632 XREFS 61044 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9928) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-9632 XREFS 61045 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9857 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9929) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-9632 XREFS 61046 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9930) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-9632 XREFS 61047 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9931) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-9632 XREFS 61048 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9932) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-9632 XREFS 61049 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9933) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-9632 XREFS 61050 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9934) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-9632 XREFS 61051 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9935) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-9632 XREFS 61052 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9936) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-9632 XREFS 61053 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9937) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-9632 XREFS 61054 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{258 0 0-9939 {}}} CYCLES {}}
set a(0-9938) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-9632 XREFS 61055 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9918 {}} {258 0 0-9853 {}}} SUCCS {{259 0 0-9939 {}}} CYCLES {}}
set a(0-9939) {NAME if#7:if:nor TYPE NOR PAR 0-9632 XREFS 61056 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-9918 {}} {258 0 0-9937 {}} {258 0 0-9936 {}} {258 0 0-9935 {}} {258 0 0-9934 {}} {258 0 0-9933 {}} {258 0 0-9932 {}} {258 0 0-9931 {}} {258 0 0-9930 {}} {258 0 0-9929 {}} {258 0 0-9928 {}} {258 0 0-9927 {}} {258 0 0-9926 {}} {258 0 0-9925 {}} {258 0 0-9924 {}} {258 0 0-9923 {}} {258 0 0-9922 {}} {258 0 0-9921 {}} {258 0 0-9920 {}} {258 0 0-9919 {}} {259 0 0-9938 {}}} SUCCS {{259 0 0-9940 {}} {258 0 0-9945 {}} {258 0 0-9947 {}}} CYCLES {}}
set a(0-9940) {NAME if#7:sel TYPE SELECT PAR 0-9632 XREFS 61057 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-9918 {}} {259 0 0-9939 {}}} SUCCS {{146 0 0-9941 {}} {146 0 0-9942 {}} {146 0 0-9943 {}} {146 0 0-9944 {}}} CYCLES {}}
set a(0-9941) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61058 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-9940 {}}} SUCCS {{259 0 0-9942 {}}} CYCLES {}}
set a(0-9942) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 61059 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-9940 {}} {259 0 0-9941 {}}} SUCCS {{258 0 0-9946 {}}} CYCLES {}}
set a(0-9943) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61060 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9940 {}}} SUCCS {{259 0 0-9944 {}}} CYCLES {}}
set a(0-9944) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 61061 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-9940 {}} {259 0 0-9943 {}}} SUCCS {{258 0 0-9948 {}}} CYCLES {}}
set a(0-9945) {NAME and#7 TYPE AND PAR 0-9632 XREFS 61062 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-9917 {}} {258 0 0-9939 {}}} SUCCS {{259 0 0-9946 {}}} CYCLES {}}
set a(0-9946) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61063 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-9853 {}} {258 0 0-9942 {}} {258 0 0-9645 {}} {259 0 0-9945 {}}} SUCCS {{258 0 0-9987 {}} {258 0 0-10250 {}}} CYCLES {}}
set a(0-9947) {NAME and#8 TYPE AND PAR 0-9632 XREFS 61064 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{258 0 0-9917 {}} {258 0 0-9939 {}}} SUCCS {{259 0 0-9948 {}}} CYCLES {}}
set a(0-9948) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61065 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.4417595875} PREDS {{258 0 0-9857 {}} {258 0 0-9944 {}} {258 0 0-9644 {}} {259 0 0-9947 {}}} SUCCS {{258 0 0-10013 {}} {258 0 0-10058 {}} {258 0 0-10251 {}}} CYCLES {}}
set a(0-9949) {NAME not#3 TYPE NOT PAR 0-9632 XREFS 61066 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-9913 {}}} SUCCS {{259 0 0-9950 {}}} CYCLES {}}
set a(0-9950) {NAME conc#1 TYPE CONCATENATE PAR 0-9632 XREFS 61067 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-9949 {}}} SUCCS {{259 0 0-9951 {}}} CYCLES {}}
set a(0-9951) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 61068 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-9950 {}}} SUCCS {{259 0 0-9952 {}}} CYCLES {}}
set a(0-9952) {NAME slc#3 TYPE READSLICE PAR 0-9632 XREFS 61069 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-9951 {}}} SUCCS {{259 0 0-9953 {}} {258 0 0-9980 {}} {258 0 0-9982 {}}} CYCLES {}}
set a(0-9953) {NAME sel#9 TYPE SELECT PAR 0-9632 XREFS 61070 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-9952 {}}} SUCCS {{146 0 0-9954 {}} {146 0 0-9955 {}} {146 0 0-9956 {}} {146 0 0-9957 {}} {146 0 0-9958 {}} {146 0 0-9959 {}} {146 0 0-9960 {}} {146 0 0-9961 {}} {146 0 0-9962 {}} {146 0 0-9963 {}} {146 0 0-9964 {}} {146 0 0-9965 {}} {146 0 0-9966 {}} {146 0 0-9967 {}} {146 0 0-9968 {}} {146 0 0-9969 {}} {146 0 0-9970 {}} {146 0 0-9971 {}} {146 0 0-9972 {}} {146 0 0-9973 {}} {130 0 0-9974 {}} {130 0 0-9975 {}}} CYCLES {}}
set a(0-9954) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-9632 XREFS 61071 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9955) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-9632 XREFS 61072 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9956) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-9632 XREFS 61073 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9957) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-9632 XREFS 61074 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9958) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-9632 XREFS 61075 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9959) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-9632 XREFS 61076 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9960) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-9632 XREFS 61077 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9961) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-9632 XREFS 61078 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9962) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-9632 XREFS 61079 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9963) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-9632 XREFS 61080 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9865 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9964) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-9632 XREFS 61081 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9965) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-9632 XREFS 61082 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9966) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-9632 XREFS 61083 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9967) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-9632 XREFS 61084 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9968) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-9632 XREFS 61085 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9969) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-9632 XREFS 61086 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9970) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-9632 XREFS 61087 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9971) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-9632 XREFS 61088 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9972) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-9632 XREFS 61089 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{258 0 0-9974 {}}} CYCLES {}}
set a(0-9973) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-9632 XREFS 61090 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9953 {}} {258 0 0-9861 {}}} SUCCS {{259 0 0-9974 {}}} CYCLES {}}
set a(0-9974) {NAME if#9:if:nor TYPE NOR PAR 0-9632 XREFS 61091 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-9953 {}} {258 0 0-9972 {}} {258 0 0-9971 {}} {258 0 0-9970 {}} {258 0 0-9969 {}} {258 0 0-9968 {}} {258 0 0-9967 {}} {258 0 0-9966 {}} {258 0 0-9965 {}} {258 0 0-9964 {}} {258 0 0-9963 {}} {258 0 0-9962 {}} {258 0 0-9961 {}} {258 0 0-9960 {}} {258 0 0-9959 {}} {258 0 0-9958 {}} {258 0 0-9957 {}} {258 0 0-9956 {}} {258 0 0-9955 {}} {258 0 0-9954 {}} {259 0 0-9973 {}}} SUCCS {{259 0 0-9975 {}} {258 0 0-9980 {}} {258 0 0-9982 {}}} CYCLES {}}
set a(0-9975) {NAME if#9:sel TYPE SELECT PAR 0-9632 XREFS 61092 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-9953 {}} {259 0 0-9974 {}}} SUCCS {{146 0 0-9976 {}} {146 0 0-9977 {}} {146 0 0-9978 {}} {146 0 0-9979 {}}} CYCLES {}}
set a(0-9976) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61093 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9975 {}}} SUCCS {{259 0 0-9977 {}}} CYCLES {}}
set a(0-9977) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 61094 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-9975 {}} {259 0 0-9976 {}}} SUCCS {{258 0 0-9981 {}}} CYCLES {}}
set a(0-9978) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61095 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-9975 {}}} SUCCS {{259 0 0-9979 {}}} CYCLES {}}
set a(0-9979) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 61096 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-9975 {}} {259 0 0-9978 {}}} SUCCS {{258 0 0-9983 {}}} CYCLES {}}
set a(0-9980) {NAME and#9 TYPE AND PAR 0-9632 XREFS 61097 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-9952 {}} {258 0 0-9974 {}}} SUCCS {{259 0 0-9981 {}}} CYCLES {}}
set a(0-9981) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61098 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-9861 {}} {258 0 0-9977 {}} {258 0 0-9643 {}} {259 0 0-9980 {}}} SUCCS {{258 0 0-9994 {}} {258 0 0-10252 {}}} CYCLES {}}
set a(0-9982) {NAME and#10 TYPE AND PAR 0-9632 XREFS 61099 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-9952 {}} {258 0 0-9974 {}}} SUCCS {{259 0 0-9983 {}}} CYCLES {}}
set a(0-9983) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61100 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-9865 {}} {258 0 0-9979 {}} {258 0 0-9642 {}} {259 0 0-9982 {}}} SUCCS {{258 0 0-10043 {}} {258 0 0-10253 {}}} CYCLES {}}
set a(0-9984) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61101 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-9985 {}}} CYCLES {}}
set a(0-9985) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 61102 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-9984 {}}} SUCCS {{259 0 0-9986 {}}} CYCLES {}}
set a(0-9986) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-9632 XREFS 61103 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-9985 {}}} SUCCS {{258 0 0-9989 {}}} CYCLES {}}
set a(0-9987) {NAME deltax_square_red:not TYPE NOT PAR 0-9632 XREFS 61104 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-9946 {}}} SUCCS {{259 0 0-9988 {}}} CYCLES {}}
set a(0-9988) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 61105 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-9987 {}}} SUCCS {{259 0 0-9989 {}}} CYCLES {}}
set a(0-9989) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 61106 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-9986 {}} {259 0 0-9988 {}}} SUCCS {{259 0 0-9990 {}}} CYCLES {}}
set a(0-9990) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-9632 XREFS 61107 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-9989 {}}} SUCCS {{258 0 0-9998 {}} {258 0 0-10000 {}} {258 0 0-10006 {}}} CYCLES {}}
set a(0-9991) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61108 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-9992 {}}} CYCLES {}}
set a(0-9992) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 61109 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-9991 {}}} SUCCS {{259 0 0-9993 {}}} CYCLES {}}
set a(0-9993) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-9632 XREFS 61110 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-9992 {}}} SUCCS {{258 0 0-9996 {}}} CYCLES {}}
set a(0-9994) {NAME deltax_square_blue:not TYPE NOT PAR 0-9632 XREFS 61111 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-9981 {}}} SUCCS {{259 0 0-9995 {}}} CYCLES {}}
set a(0-9995) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 61112 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-9994 {}}} SUCCS {{259 0 0-9996 {}}} CYCLES {}}
set a(0-9996) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 61113 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-9993 {}} {259 0 0-9995 {}}} SUCCS {{259 0 0-9997 {}}} CYCLES {}}
set a(0-9997) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-9632 XREFS 61114 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-9996 {}}} SUCCS {{258 0 0-10028 {}} {258 0 0-10030 {}} {258 0 0-10036 {}}} CYCLES {}}
set a(0-9998) {NAME slc#11 TYPE READSLICE PAR 0-9632 XREFS 61115 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-9990 {}}} SUCCS {{259 0 0-9999 {}}} CYCLES {}}
set a(0-9999) {NAME asel#39 TYPE SELECT PAR 0-9632 XREFS 61116 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-9998 {}}} SUCCS {{146 0 0-10000 {}} {146 0 0-10001 {}} {146 0 0-10002 {}} {146 0 0-10003 {}} {146 0 0-10004 {}} {146 0 0-10005 {}}} CYCLES {}}
set a(0-10000) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-9632 XREFS 61117 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-9999 {}} {258 0 0-9990 {}}} SUCCS {{259 0 0-10001 {}}} CYCLES {}}
set a(0-10001) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-9632 XREFS 61118 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-9999 {}} {259 0 0-10000 {}}} SUCCS {{259 0 0-10002 {}}} CYCLES {}}
set a(0-10002) {NAME if#15:conc TYPE CONCATENATE PAR 0-9632 XREFS 61119 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-9999 {}} {259 0 0-10001 {}}} SUCCS {{259 0 0-10003 {}}} CYCLES {}}
set a(0-10003) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61120 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-9999 {}} {259 0 0-10002 {}}} SUCCS {{259 0 0-10004 {}}} CYCLES {}}
set a(0-10004) {NAME aif#39:slc TYPE READSLICE PAR 0-9632 XREFS 61121 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-9999 {}} {259 0 0-10003 {}}} SUCCS {{259 0 0-10005 {}}} CYCLES {}}
set a(0-10005) {NAME if#15:not TYPE NOT PAR 0-9632 XREFS 61122 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-9999 {}} {259 0 0-10004 {}}} SUCCS {{258 0 0-10008 {}}} CYCLES {}}
set a(0-10006) {NAME slc#6 TYPE READSLICE PAR 0-9632 XREFS 61123 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-9990 {}}} SUCCS {{259 0 0-10007 {}}} CYCLES {}}
set a(0-10007) {NAME if#15:not#2 TYPE NOT PAR 0-9632 XREFS 61124 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-10006 {}}} SUCCS {{259 0 0-10008 {}}} CYCLES {}}
set a(0-10008) {NAME if#15:and TYPE AND PAR 0-9632 XREFS 61125 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-10005 {}} {258 0 0-9641 {}} {259 0 0-10007 {}}} SUCCS {{259 0 0-10009 {}} {258 0 0-10027 {}}} CYCLES {}}
set a(0-10009) {NAME asel#41 TYPE SELECT PAR 0-9632 XREFS 61126 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-10008 {}}} SUCCS {{146 0 0-10010 {}} {146 0 0-10011 {}} {146 0 0-10012 {}} {146 0 0-10013 {}} {146 0 0-10014 {}} {146 0 0-10015 {}} {130 0 0-10016 {}} {146 0 0-10017 {}} {130 0 0-10018 {}}} CYCLES {}}
set a(0-10010) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61127 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10009 {}}} SUCCS {{259 0 0-10011 {}}} CYCLES {}}
set a(0-10011) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-9632 XREFS 61128 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10009 {}} {259 0 0-10010 {}}} SUCCS {{259 0 0-10012 {}}} CYCLES {}}
set a(0-10012) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-9632 XREFS 61129 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10009 {}} {259 0 0-10011 {}}} SUCCS {{258 0 0-10015 {}}} CYCLES {}}
set a(0-10013) {NAME deltay_square_red:not TYPE NOT PAR 0-9632 XREFS 61130 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10009 {}} {258 0 0-9948 {}}} SUCCS {{259 0 0-10014 {}}} CYCLES {}}
set a(0-10014) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 61131 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10009 {}} {259 0 0-10013 {}}} SUCCS {{259 0 0-10015 {}}} CYCLES {}}
set a(0-10015) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 61132 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-10009 {}} {258 0 0-10012 {}} {259 0 0-10014 {}}} SUCCS {{259 0 0-10016 {}}} CYCLES {}}
set a(0-10016) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-9632 XREFS 61133 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-10009 {}} {259 0 0-10015 {}}} SUCCS {{259 0 0-10017 {}} {258 0 0-10019 {}} {258 0 0-10025 {}}} CYCLES {}}
set a(0-10017) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-9632 XREFS 61134 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-10009 {}} {259 0 0-10016 {}}} SUCCS {{259 0 0-10018 {}}} CYCLES {}}
set a(0-10018) {NAME aif#41:asel TYPE SELECT PAR 0-9632 XREFS 61135 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-10009 {}} {259 0 0-10017 {}}} SUCCS {{146 0 0-10019 {}} {146 0 0-10020 {}} {146 0 0-10021 {}} {146 0 0-10022 {}} {146 0 0-10023 {}} {146 0 0-10024 {}}} CYCLES {}}
set a(0-10019) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-9632 XREFS 61136 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-10018 {}} {258 0 0-10016 {}}} SUCCS {{259 0 0-10020 {}}} CYCLES {}}
set a(0-10020) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-9632 XREFS 61137 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-10018 {}} {259 0 0-10019 {}}} SUCCS {{259 0 0-10021 {}}} CYCLES {}}
set a(0-10021) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-9632 XREFS 61138 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-10018 {}} {259 0 0-10020 {}}} SUCCS {{259 0 0-10022 {}}} CYCLES {}}
set a(0-10022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61139 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-10018 {}} {259 0 0-10021 {}}} SUCCS {{259 0 0-10023 {}}} CYCLES {}}
set a(0-10023) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-9632 XREFS 61140 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-10018 {}} {259 0 0-10022 {}}} SUCCS {{259 0 0-10024 {}}} CYCLES {}}
set a(0-10024) {NAME if#15:not#1 TYPE NOT PAR 0-9632 XREFS 61141 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-10018 {}} {259 0 0-10023 {}}} SUCCS {{258 0 0-10027 {}}} CYCLES {}}
set a(0-10025) {NAME aif#41:slc TYPE READSLICE PAR 0-9632 XREFS 61142 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-10016 {}}} SUCCS {{259 0 0-10026 {}}} CYCLES {}}
set a(0-10026) {NAME if#15:not#3 TYPE NOT PAR 0-9632 XREFS 61143 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-10025 {}}} SUCCS {{259 0 0-10027 {}}} CYCLES {}}
set a(0-10027) {NAME if#15:and#2 TYPE AND PAR 0-9632 XREFS 61144 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-10008 {}} {258 0 0-10024 {}} {258 0 0-9640 {}} {259 0 0-10026 {}}} SUCCS {{258 0 0-10224 {}} {258 0 0-10229 {}} {258 0 0-10236 {}}} CYCLES {}}
set a(0-10028) {NAME slc#12 TYPE READSLICE PAR 0-9632 XREFS 61145 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-9997 {}}} SUCCS {{259 0 0-10029 {}}} CYCLES {}}
set a(0-10029) {NAME asel#45 TYPE SELECT PAR 0-9632 XREFS 61146 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-10028 {}}} SUCCS {{146 0 0-10030 {}} {146 0 0-10031 {}} {146 0 0-10032 {}} {146 0 0-10033 {}} {146 0 0-10034 {}} {146 0 0-10035 {}}} CYCLES {}}
set a(0-10030) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-9632 XREFS 61147 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-10029 {}} {258 0 0-9997 {}}} SUCCS {{259 0 0-10031 {}}} CYCLES {}}
set a(0-10031) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-9632 XREFS 61148 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-10029 {}} {259 0 0-10030 {}}} SUCCS {{259 0 0-10032 {}}} CYCLES {}}
set a(0-10032) {NAME if#16:conc TYPE CONCATENATE PAR 0-9632 XREFS 61149 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-10029 {}} {259 0 0-10031 {}}} SUCCS {{259 0 0-10033 {}}} CYCLES {}}
set a(0-10033) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61150 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-10029 {}} {259 0 0-10032 {}}} SUCCS {{259 0 0-10034 {}}} CYCLES {}}
set a(0-10034) {NAME aif#45:slc TYPE READSLICE PAR 0-9632 XREFS 61151 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-10029 {}} {259 0 0-10033 {}}} SUCCS {{259 0 0-10035 {}}} CYCLES {}}
set a(0-10035) {NAME if#16:not TYPE NOT PAR 0-9632 XREFS 61152 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-10029 {}} {259 0 0-10034 {}}} SUCCS {{258 0 0-10038 {}}} CYCLES {}}
set a(0-10036) {NAME slc#7 TYPE READSLICE PAR 0-9632 XREFS 61153 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-9997 {}}} SUCCS {{259 0 0-10037 {}}} CYCLES {}}
set a(0-10037) {NAME if#16:not#2 TYPE NOT PAR 0-9632 XREFS 61154 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-10036 {}}} SUCCS {{259 0 0-10038 {}}} CYCLES {}}
set a(0-10038) {NAME if#16:and TYPE AND PAR 0-9632 XREFS 61155 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-10035 {}} {258 0 0-9639 {}} {259 0 0-10037 {}}} SUCCS {{259 0 0-10039 {}} {258 0 0-10057 {}}} CYCLES {}}
set a(0-10039) {NAME asel#47 TYPE SELECT PAR 0-9632 XREFS 61156 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-10038 {}}} SUCCS {{146 0 0-10040 {}} {146 0 0-10041 {}} {146 0 0-10042 {}} {146 0 0-10043 {}} {146 0 0-10044 {}} {146 0 0-10045 {}} {130 0 0-10046 {}} {146 0 0-10047 {}} {130 0 0-10048 {}}} CYCLES {}}
set a(0-10040) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61157 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-10039 {}}} SUCCS {{259 0 0-10041 {}}} CYCLES {}}
set a(0-10041) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-9632 XREFS 61158 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-10039 {}} {259 0 0-10040 {}}} SUCCS {{259 0 0-10042 {}}} CYCLES {}}
set a(0-10042) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-9632 XREFS 61159 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-10039 {}} {259 0 0-10041 {}}} SUCCS {{258 0 0-10045 {}}} CYCLES {}}
set a(0-10043) {NAME deltay_square_blue:not TYPE NOT PAR 0-9632 XREFS 61160 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-10039 {}} {258 0 0-9983 {}}} SUCCS {{259 0 0-10044 {}}} CYCLES {}}
set a(0-10044) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 61161 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-10039 {}} {259 0 0-10043 {}}} SUCCS {{259 0 0-10045 {}}} CYCLES {}}
set a(0-10045) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-9632 XREFS 61162 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-10039 {}} {258 0 0-10042 {}} {259 0 0-10044 {}}} SUCCS {{259 0 0-10046 {}}} CYCLES {}}
set a(0-10046) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-9632 XREFS 61163 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-10039 {}} {259 0 0-10045 {}}} SUCCS {{259 0 0-10047 {}} {258 0 0-10049 {}} {258 0 0-10055 {}}} CYCLES {}}
set a(0-10047) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-9632 XREFS 61164 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-10039 {}} {259 0 0-10046 {}}} SUCCS {{259 0 0-10048 {}}} CYCLES {}}
set a(0-10048) {NAME aif#47:asel TYPE SELECT PAR 0-9632 XREFS 61165 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-10039 {}} {259 0 0-10047 {}}} SUCCS {{146 0 0-10049 {}} {146 0 0-10050 {}} {146 0 0-10051 {}} {146 0 0-10052 {}} {146 0 0-10053 {}} {146 0 0-10054 {}}} CYCLES {}}
set a(0-10049) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-9632 XREFS 61166 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-10048 {}} {258 0 0-10046 {}}} SUCCS {{259 0 0-10050 {}}} CYCLES {}}
set a(0-10050) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-9632 XREFS 61167 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-10048 {}} {259 0 0-10049 {}}} SUCCS {{259 0 0-10051 {}}} CYCLES {}}
set a(0-10051) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-9632 XREFS 61168 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-10048 {}} {259 0 0-10050 {}}} SUCCS {{259 0 0-10052 {}}} CYCLES {}}
set a(0-10052) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61169 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-10048 {}} {259 0 0-10051 {}}} SUCCS {{259 0 0-10053 {}}} CYCLES {}}
set a(0-10053) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-9632 XREFS 61170 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10048 {}} {259 0 0-10052 {}}} SUCCS {{259 0 0-10054 {}}} CYCLES {}}
set a(0-10054) {NAME if#16:not#1 TYPE NOT PAR 0-9632 XREFS 61171 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10048 {}} {259 0 0-10053 {}}} SUCCS {{258 0 0-10057 {}}} CYCLES {}}
set a(0-10055) {NAME aif#47:slc TYPE READSLICE PAR 0-9632 XREFS 61172 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-10046 {}}} SUCCS {{259 0 0-10056 {}}} CYCLES {}}
set a(0-10056) {NAME if#16:not#3 TYPE NOT PAR 0-9632 XREFS 61173 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-10055 {}}} SUCCS {{259 0 0-10057 {}}} CYCLES {}}
set a(0-10057) {NAME if#16:and#2 TYPE AND PAR 0-9632 XREFS 61174 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-10038 {}} {258 0 0-10054 {}} {258 0 0-9638 {}} {259 0 0-10056 {}}} SUCCS {{258 0 0-10226 {}} {258 0 0-10231 {}} {258 0 0-10239 {}}} CYCLES {}}
set a(0-10058) {NAME volume_current:not TYPE NOT PAR 0-9632 XREFS 61175 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.441759625} PREDS {{258 0 0-9948 {}}} SUCCS {{259 0 0-10059 {}}} CYCLES {}}
set a(0-10059) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-9632 XREFS 61176 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5272855063734283} PREDS {{259 0 0-10058 {}}} SUCCS {{259 0 0-10060 {}} {258 0 0-10062 {}} {258 0 0-10065 {}} {258 0 0-10069 {}} {258 0 0-10084 {}} {258 0 0-10091 {}} {258 0 0-10093 {}} {258 0 0-10099 {}} {258 0 0-10100 {}} {258 0 0-10101 {}} {258 0 0-10107 {}}} CYCLES {}}
set a(0-10060) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-9632 XREFS 61177 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-10059 {}}} SUCCS {{259 0 0-10061 {}}} CYCLES {}}
set a(0-10061) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-9632 XREFS 61178 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-10060 {}}} SUCCS {{258 0 0-10067 {}}} CYCLES {}}
set a(0-10062) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-9632 XREFS 61179 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10063 {}}} CYCLES {}}
set a(0-10063) {NAME volume_current:not#1 TYPE NOT PAR 0-9632 XREFS 61180 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-10062 {}}} SUCCS {{259 0 0-10064 {}}} CYCLES {}}
set a(0-10064) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-9632 XREFS 61181 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-10063 {}}} SUCCS {{258 0 0-10066 {}}} CYCLES {}}
set a(0-10065) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-9632 XREFS 61182 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10066 {}}} CYCLES {}}
set a(0-10066) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-9632 XREFS 61183 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-10064 {}} {259 0 0-10065 {}}} SUCCS {{259 0 0-10067 {}}} CYCLES {}}
set a(0-10067) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 61184 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5757301344969361} PREDS {{258 0 0-10061 {}} {259 0 0-10066 {}}} SUCCS {{259 0 0-10068 {}}} CYCLES {}}
set a(0-10068) {NAME volume_current:slc TYPE READSLICE PAR 0-9632 XREFS 61185 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-10067 {}}} SUCCS {{258 0 0-10071 {}}} CYCLES {}}
set a(0-10069) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-9632 XREFS 61186 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.575730175} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10070 {}}} CYCLES {}}
set a(0-10070) {NAME volume_current:conc TYPE CONCATENATE PAR 0-9632 XREFS 61187 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-10069 {}}} SUCCS {{259 0 0-10071 {}}} CYCLES {}}
set a(0-10071) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 61188 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.624174759496936} PREDS {{258 0 0-10068 {}} {259 0 0-10070 {}}} SUCCS {{259 0 0-10072 {}} {258 0 0-10075 {}} {258 0 0-10077 {}} {258 0 0-10079 {}} {258 0 0-10081 {}}} CYCLES {}}
set a(0-10072) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-9632 XREFS 61189 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-10071 {}}} SUCCS {{259 0 0-10073 {}}} CYCLES {}}
set a(0-10073) {NAME volume_current:not#2 TYPE NOT PAR 0-9632 XREFS 61190 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-10072 {}}} SUCCS {{259 0 0-10074 {}}} CYCLES {}}
set a(0-10074) {NAME volume_current:xor TYPE XOR PAR 0-9632 XREFS 61191 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-10073 {}}} SUCCS {{258 0 0-10076 {}}} CYCLES {}}
set a(0-10075) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-9632 XREFS 61192 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{258 0 0-10071 {}}} SUCCS {{259 0 0-10076 {}}} CYCLES {}}
set a(0-10076) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-9632 XREFS 61193 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6456305112499999} PREDS {{258 0 0-10074 {}} {259 0 0-10075 {}}} SUCCS {{258 0 0-10078 {}}} CYCLES {}}
set a(0-10077) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-9632 XREFS 61194 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.64563055} PREDS {{258 0 0-10071 {}}} SUCCS {{259 0 0-10078 {}}} CYCLES {}}
set a(0-10078) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-9632 XREFS 61195 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6892186648622739} PREDS {{258 0 0-10076 {}} {259 0 0-10077 {}}} SUCCS {{258 0 0-10083 {}} {258 0 0-10094 {}} {258 0 0-10096 {}} {258 0 0-10097 {}} {258 0 0-10098 {}}} CYCLES {}}
set a(0-10079) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-9632 XREFS 61196 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-10071 {}}} SUCCS {{259 0 0-10080 {}}} CYCLES {}}
set a(0-10080) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-9632 XREFS 61197 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-10079 {}}} SUCCS {{258 0 0-10088 {}}} CYCLES {}}
set a(0-10081) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-9632 XREFS 61198 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-10071 {}}} SUCCS {{259 0 0-10082 {}}} CYCLES {}}
set a(0-10082) {NAME volume_current:not#5 TYPE NOT PAR 0-9632 XREFS 61199 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-10081 {}}} SUCCS {{258 0 0-10087 {}}} CYCLES {}}
set a(0-10083) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-9632 XREFS 61200 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-10078 {}}} SUCCS {{258 0 0-10086 {}}} CYCLES {}}
set a(0-10084) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-9632 XREFS 61201 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6892187249999999} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10085 {}}} CYCLES {}}
set a(0-10085) {NAME volume_current:not#3 TYPE NOT PAR 0-9632 XREFS 61202 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-10084 {}}} SUCCS {{259 0 0-10086 {}}} CYCLES {}}
set a(0-10086) {NAME volume_current:nand TYPE NAND PAR 0-9632 XREFS 61203 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-10083 {}} {259 0 0-10085 {}}} SUCCS {{259 0 0-10087 {}}} CYCLES {}}
set a(0-10087) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-9632 XREFS 61204 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-10082 {}} {259 0 0-10086 {}}} SUCCS {{259 0 0-10088 {}}} CYCLES {}}
set a(0-10088) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-9632 XREFS 61205 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7300017350894752} PREDS {{258 0 0-10080 {}} {259 0 0-10087 {}}} SUCCS {{259 0 0-10089 {}}} CYCLES {}}
set a(0-10089) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-9632 XREFS 61206 LOC {1 0.9833318 1 1.0 1 1.0 2 0.730001775} PREDS {{259 0 0-10088 {}}} SUCCS {{259 0 0-10090 {}}} CYCLES {}}
set a(0-10090) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-9632 XREFS 61207 LOC {1 0.9833318 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-10089 {}}} SUCCS {{258 0 0-10105 {}}} CYCLES {}}
set a(0-10091) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-9632 XREFS 61208 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10092 {}}} CYCLES {}}
set a(0-10092) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-9632 XREFS 61209 LOC {1 0.780615575 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-10091 {}}} SUCCS {{258 0 0-10104 {}}} CYCLES {}}
set a(0-10093) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-9632 XREFS 61210 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-10059 {}}} SUCCS {{258 0 0-10103 {}}} CYCLES {}}
set a(0-10094) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-9632 XREFS 61211 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10078 {}}} SUCCS {{259 0 0-10095 {}}} CYCLES {}}
set a(0-10095) {NAME volume_current:not#4 TYPE NOT PAR 0-9632 XREFS 61212 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{259 0 0-10094 {}}} SUCCS {{258 0 0-10103 {}}} CYCLES {}}
set a(0-10096) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-9632 XREFS 61213 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10078 {}}} SUCCS {{258 0 0-10102 {}}} CYCLES {}}
set a(0-10097) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-9632 XREFS 61214 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10078 {}}} SUCCS {{258 0 0-10102 {}}} CYCLES {}}
set a(0-10098) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-9632 XREFS 61215 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10078 {}}} SUCCS {{258 0 0-10102 {}}} CYCLES {}}
set a(0-10099) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-9632 XREFS 61216 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-10059 {}}} SUCCS {{258 0 0-10102 {}}} CYCLES {}}
set a(0-10100) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-9632 XREFS 61217 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-10059 {}}} SUCCS {{258 0 0-10102 {}}} CYCLES {}}
set a(0-10101) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-9632 XREFS 61218 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10102 {}}} CYCLES {}}
set a(0-10102) {NAME volume_current:or TYPE OR PAR 0-9632 XREFS 61219 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10100 {}} {258 0 0-10099 {}} {258 0 0-10098 {}} {258 0 0-10097 {}} {258 0 0-10096 {}} {259 0 0-10101 {}}} SUCCS {{259 0 0-10103 {}}} CYCLES {}}
set a(0-10103) {NAME and#1 TYPE AND PAR 0-9632 XREFS 61220 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-10095 {}} {258 0 0-10093 {}} {259 0 0-10102 {}}} SUCCS {{259 0 0-10104 {}}} CYCLES {}}
set a(0-10104) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-9632 XREFS 61221 LOC {1 0.9425487499999999 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{258 0 0-10092 {}} {259 0 0-10103 {}}} SUCCS {{259 0 0-10105 {}}} CYCLES {}}
set a(0-10105) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-9632 XREFS 61222 LOC {2 0.0 2 0.730001775 2 0.730001775 2 0.7674027770708272 2 0.7674027770708272} PREDS {{258 0 0-10090 {}} {259 0 0-10104 {}}} SUCCS {{259 0 0-10106 {}}} CYCLES {}}
set a(0-10106) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-9632 XREFS 61223 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.767402825} PREDS {{259 0 0-10105 {}}} SUCCS {{258 0 0-10108 {}}} CYCLES {}}
set a(0-10107) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-9632 XREFS 61224 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.767402825} PREDS {{258 0 0-10059 {}}} SUCCS {{259 0 0-10108 {}}} CYCLES {}}
set a(0-10108) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-9632 XREFS 61225 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.8209264899089294 2 0.8209264899089294} PREDS {{258 0 0-10106 {}} {259 0 0-10107 {}}} SUCCS {{259 0 0-10109 {}} {258 0 0-10126 {}}} CYCLES {}}
set a(0-10109) {NAME if#17:conc TYPE CONCATENATE PAR 0-9632 XREFS 61226 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-10108 {}}} SUCCS {{258 0 0-10113 {}}} CYCLES {}}
set a(0-10110) {NAME if#17:asn TYPE ASSIGN PAR 0-9632 XREFS 61227 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{262 0 0-10254 {}}} SUCCS {{259 0 0-10111 {}} {256 0 0-10254 {}}} CYCLES {}}
set a(0-10111) {NAME not#9 TYPE NOT PAR 0-9632 XREFS 61228 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-10110 {}}} SUCCS {{259 0 0-10112 {}}} CYCLES {}}
set a(0-10112) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-9632 XREFS 61229 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-10111 {}}} SUCCS {{259 0 0-10113 {}}} CYCLES {}}
set a(0-10113) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-9632 XREFS 61230 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8845767657468814 2 0.8845767657468814} PREDS {{258 0 0-10109 {}} {259 0 0-10112 {}}} SUCCS {{259 0 0-10114 {}}} CYCLES {}}
set a(0-10114) {NAME if#17:slc TYPE READSLICE PAR 0-9632 XREFS 61231 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-10113 {}}} SUCCS {{259 0 0-10115 {}} {258 0 0-10119 {}}} CYCLES {}}
set a(0-10115) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-9632 XREFS 61232 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-10114 {}}} SUCCS {{259 0 0-10116 {}}} CYCLES {}}
set a(0-10116) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-9632 XREFS 61233 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-10115 {}}} SUCCS {{259 0 0-10117 {}}} CYCLES {}}
set a(0-10117) {NAME slc#8 TYPE READSLICE PAR 0-9632 XREFS 61234 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-10116 {}}} SUCCS {{259 0 0-10118 {}} {258 0 0-10124 {}}} CYCLES {}}
set a(0-10118) {NAME asel#51 TYPE SELECT PAR 0-9632 XREFS 61235 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-10117 {}}} SUCCS {{146 0 0-10119 {}} {146 0 0-10120 {}} {146 0 0-10121 {}} {146 0 0-10122 {}}} CYCLES {}}
set a(0-10119) {NAME aif#51:not#1 TYPE NOT PAR 0-9632 XREFS 61236 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-10118 {}} {258 0 0-10114 {}}} SUCCS {{259 0 0-10120 {}}} CYCLES {}}
set a(0-10120) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-9632 XREFS 61237 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-10118 {}} {259 0 0-10119 {}}} SUCCS {{259 0 0-10121 {}}} CYCLES {}}
set a(0-10121) {NAME aif#51:slc TYPE READSLICE PAR 0-9632 XREFS 61238 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-10118 {}} {259 0 0-10120 {}}} SUCCS {{259 0 0-10122 {}}} CYCLES {}}
set a(0-10122) {NAME if#17:not TYPE NOT PAR 0-9632 XREFS 61239 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-10118 {}} {259 0 0-10121 {}}} SUCCS {{258 0 0-10125 {}}} CYCLES {}}
set a(0-10123) {NAME asn#298 TYPE ASSIGN PAR 0-9632 XREFS 61240 LOC {1 0.269998225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-10254 {}}} SUCCS {{258 0 0-10126 {}} {256 0 0-10254 {}}} CYCLES {}}
set a(0-10124) {NAME if#17:not#1 TYPE NOT PAR 0-9632 XREFS 61241 LOC {2 0.198163225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-10117 {}}} SUCCS {{259 0 0-10125 {}}} CYCLES {}}
set a(0-10125) {NAME if#17:and TYPE AND PAR 0-9632 XREFS 61242 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-10122 {}} {258 0 0-9637 {}} {259 0 0-10124 {}}} SUCCS {{259 0 0-10126 {}}} CYCLES {}}
set a(0-10126) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-9632 XREFS 61243 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-10123 {}} {258 0 0-10108 {}} {259 0 0-10125 {}}} SUCCS {{259 0 0-10127 {}} {258 0 0-10254 {}}} CYCLES {}}
set a(0-10127) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-9632 XREFS 61244 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-10127 {}} {80 0 0-10244 {}} {259 0 0-10126 {}}} SUCCS {{260 0 0-10127 {}} {80 0 0-10244 {}}} CYCLES {}}
set a(0-10128) {NAME osel#2 TYPE SELECT PAR 0-9632 XREFS 61245 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-9826 {}}} SUCCS {{146 0 0-10129 {}} {146 0 0-10130 {}} {146 0 0-10131 {}} {146 0 0-10132 {}} {146 0 0-10133 {}} {146 0 0-10134 {}} {146 0 0-10135 {}} {146 0 0-10136 {}} {146 0 0-10137 {}} {146 0 0-10138 {}} {146 0 0-10139 {}} {146 0 0-10140 {}} {146 0 0-10141 {}} {146 0 0-10142 {}} {146 0 0-10143 {}} {146 0 0-10144 {}} {146 0 0-10145 {}} {146 0 0-10146 {}} {146 0 0-10147 {}} {146 0 0-10148 {}} {146 0 0-10149 {}} {146 0 0-10150 {}}} CYCLES {}}
set a(0-10129) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61246 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10130 {}}} CYCLES {}}
set a(0-10130) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 61247 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10129 {}}} SUCCS {{258 0 0-10150 {}}} CYCLES {}}
set a(0-10131) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61248 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10132 {}}} CYCLES {}}
set a(0-10132) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-9632 XREFS 61249 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10131 {}}} SUCCS {{258 0 0-10150 {}}} CYCLES {}}
set a(0-10133) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61250 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10134 {}}} CYCLES {}}
set a(0-10134) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 61251 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10133 {}}} SUCCS {{258 0 0-10150 {}}} CYCLES {}}
set a(0-10135) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61252 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10136 {}}} CYCLES {}}
set a(0-10136) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-9632 XREFS 61253 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10135 {}}} SUCCS {{258 0 0-10150 {}}} CYCLES {}}
set a(0-10137) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61254 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10138 {}}} CYCLES {}}
set a(0-10138) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-9632 XREFS 61255 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10137 {}}} SUCCS {{258 0 0-10149 {}}} CYCLES {}}
set a(0-10139) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61256 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10140 {}}} CYCLES {}}
set a(0-10140) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 61257 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10139 {}}} SUCCS {{258 0 0-10149 {}}} CYCLES {}}
set a(0-10141) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61258 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10142 {}}} CYCLES {}}
set a(0-10142) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 61259 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10141 {}}} SUCCS {{258 0 0-10149 {}}} CYCLES {}}
set a(0-10143) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61260 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10144 {}}} CYCLES {}}
set a(0-10144) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 61261 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10143 {}}} SUCCS {{258 0 0-10149 {}}} CYCLES {}}
set a(0-10145) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61262 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10146 {}}} CYCLES {}}
set a(0-10146) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 61263 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10145 {}}} SUCCS {{258 0 0-10149 {}}} CYCLES {}}
set a(0-10147) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61264 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}}} SUCCS {{259 0 0-10148 {}}} CYCLES {}}
set a(0-10148) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 61265 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {259 0 0-10147 {}}} SUCCS {{259 0 0-10149 {}}} CYCLES {}}
set a(0-10149) {NAME oelse#2:nor TYPE NOR PAR 0-9632 XREFS 61266 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {258 0 0-10146 {}} {258 0 0-10144 {}} {258 0 0-10142 {}} {258 0 0-10140 {}} {258 0 0-10138 {}} {259 0 0-10148 {}}} SUCCS {{259 0 0-10150 {}}} CYCLES {}}
set a(0-10150) {NAME oelse#2:and TYPE AND PAR 0-9632 XREFS 61267 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10128 {}} {258 0 0-10136 {}} {258 0 0-10134 {}} {258 0 0-10132 {}} {258 0 0-10130 {}} {259 0 0-10149 {}}} SUCCS {{259 0 0-10151 {}}} CYCLES {}}
set a(0-10151) {NAME if#18:or TYPE OR PAR 0-9632 XREFS 61268 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-9826 {}} {258 0 0-9636 {}} {259 0 0-10150 {}}} SUCCS {{259 0 0-10152 {}} {258 0 0-10175 {}}} CYCLES {}}
set a(0-10152) {NAME osel#3 TYPE SELECT PAR 0-9632 XREFS 61269 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-10151 {}}} SUCCS {{146 0 0-10153 {}} {146 0 0-10154 {}} {146 0 0-10155 {}} {146 0 0-10156 {}} {146 0 0-10157 {}} {146 0 0-10158 {}} {146 0 0-10159 {}} {146 0 0-10160 {}} {146 0 0-10161 {}} {146 0 0-10162 {}} {146 0 0-10163 {}} {146 0 0-10164 {}} {146 0 0-10165 {}} {146 0 0-10166 {}} {146 0 0-10167 {}} {146 0 0-10168 {}} {146 0 0-10169 {}} {146 0 0-10170 {}} {146 0 0-10171 {}} {146 0 0-10172 {}} {146 0 0-10173 {}} {146 0 0-10174 {}}} CYCLES {}}
set a(0-10153) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61270 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10154 {}}} CYCLES {}}
set a(0-10154) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 61271 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10153 {}}} SUCCS {{258 0 0-10174 {}}} CYCLES {}}
set a(0-10155) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61272 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10156 {}}} CYCLES {}}
set a(0-10156) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-9632 XREFS 61273 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10155 {}}} SUCCS {{258 0 0-10174 {}}} CYCLES {}}
set a(0-10157) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61274 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10158 {}}} CYCLES {}}
set a(0-10158) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 61275 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10157 {}}} SUCCS {{258 0 0-10174 {}}} CYCLES {}}
set a(0-10159) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61276 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10160 {}}} CYCLES {}}
set a(0-10160) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-9632 XREFS 61277 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10159 {}}} SUCCS {{258 0 0-10174 {}}} CYCLES {}}
set a(0-10161) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61278 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10162 {}}} CYCLES {}}
set a(0-10162) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-9632 XREFS 61279 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10161 {}}} SUCCS {{258 0 0-10173 {}}} CYCLES {}}
set a(0-10163) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61280 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10164 {}}} CYCLES {}}
set a(0-10164) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 61281 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10163 {}}} SUCCS {{258 0 0-10173 {}}} CYCLES {}}
set a(0-10165) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61282 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10166 {}}} CYCLES {}}
set a(0-10166) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 61283 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10165 {}}} SUCCS {{258 0 0-10173 {}}} CYCLES {}}
set a(0-10167) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61284 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10168 {}}} CYCLES {}}
set a(0-10168) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 61285 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10167 {}}} SUCCS {{258 0 0-10173 {}}} CYCLES {}}
set a(0-10169) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61286 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10170 {}}} CYCLES {}}
set a(0-10170) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 61287 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10169 {}}} SUCCS {{258 0 0-10173 {}}} CYCLES {}}
set a(0-10171) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61288 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}}} SUCCS {{259 0 0-10172 {}}} CYCLES {}}
set a(0-10172) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 61289 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {259 0 0-10171 {}}} SUCCS {{259 0 0-10173 {}}} CYCLES {}}
set a(0-10173) {NAME oelse#3:nor TYPE NOR PAR 0-9632 XREFS 61290 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {258 0 0-10170 {}} {258 0 0-10168 {}} {258 0 0-10166 {}} {258 0 0-10164 {}} {258 0 0-10162 {}} {259 0 0-10172 {}}} SUCCS {{259 0 0-10174 {}}} CYCLES {}}
set a(0-10174) {NAME oelse#3:and TYPE AND PAR 0-9632 XREFS 61291 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10152 {}} {258 0 0-10160 {}} {258 0 0-10158 {}} {258 0 0-10156 {}} {258 0 0-10154 {}} {259 0 0-10173 {}}} SUCCS {{259 0 0-10175 {}}} CYCLES {}}
set a(0-10175) {NAME if#18:or#1 TYPE OR PAR 0-9632 XREFS 61292 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-10151 {}} {258 0 0-9635 {}} {259 0 0-10174 {}}} SUCCS {{259 0 0-10176 {}} {258 0 0-10199 {}}} CYCLES {}}
set a(0-10176) {NAME osel#4 TYPE SELECT PAR 0-9632 XREFS 61293 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-10175 {}}} SUCCS {{146 0 0-10177 {}} {146 0 0-10178 {}} {146 0 0-10179 {}} {146 0 0-10180 {}} {146 0 0-10181 {}} {146 0 0-10182 {}} {146 0 0-10183 {}} {146 0 0-10184 {}} {146 0 0-10185 {}} {146 0 0-10186 {}} {146 0 0-10187 {}} {146 0 0-10188 {}} {146 0 0-10189 {}} {146 0 0-10190 {}} {146 0 0-10191 {}} {146 0 0-10192 {}} {146 0 0-10193 {}} {146 0 0-10194 {}} {146 0 0-10195 {}} {146 0 0-10196 {}} {146 0 0-10197 {}} {146 0 0-10198 {}}} CYCLES {}}
set a(0-10177) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61294 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10178 {}}} CYCLES {}}
set a(0-10178) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 61295 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10177 {}}} SUCCS {{258 0 0-10198 {}}} CYCLES {}}
set a(0-10179) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61296 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10180 {}}} CYCLES {}}
set a(0-10180) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-9632 XREFS 61297 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10179 {}}} SUCCS {{258 0 0-10198 {}}} CYCLES {}}
set a(0-10181) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61298 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10182 {}}} CYCLES {}}
set a(0-10182) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 61299 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10181 {}}} SUCCS {{258 0 0-10198 {}}} CYCLES {}}
set a(0-10183) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61300 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10184 {}}} CYCLES {}}
set a(0-10184) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-9632 XREFS 61301 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10183 {}}} SUCCS {{258 0 0-10198 {}}} CYCLES {}}
set a(0-10185) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61302 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10186 {}}} CYCLES {}}
set a(0-10186) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-9632 XREFS 61303 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10185 {}}} SUCCS {{258 0 0-10197 {}}} CYCLES {}}
set a(0-10187) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61304 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10188 {}}} CYCLES {}}
set a(0-10188) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 61305 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10187 {}}} SUCCS {{258 0 0-10197 {}}} CYCLES {}}
set a(0-10189) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61306 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10190 {}}} CYCLES {}}
set a(0-10190) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 61307 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10189 {}}} SUCCS {{258 0 0-10197 {}}} CYCLES {}}
set a(0-10191) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61308 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10192 {}}} CYCLES {}}
set a(0-10192) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 61309 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10191 {}}} SUCCS {{258 0 0-10197 {}}} CYCLES {}}
set a(0-10193) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61310 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10194 {}}} CYCLES {}}
set a(0-10194) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 61311 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10193 {}}} SUCCS {{258 0 0-10197 {}}} CYCLES {}}
set a(0-10195) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61312 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}}} SUCCS {{259 0 0-10196 {}}} CYCLES {}}
set a(0-10196) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 61313 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {259 0 0-10195 {}}} SUCCS {{259 0 0-10197 {}}} CYCLES {}}
set a(0-10197) {NAME oelse#4:nor TYPE NOR PAR 0-9632 XREFS 61314 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {258 0 0-10194 {}} {258 0 0-10192 {}} {258 0 0-10190 {}} {258 0 0-10188 {}} {258 0 0-10186 {}} {259 0 0-10196 {}}} SUCCS {{259 0 0-10198 {}}} CYCLES {}}
set a(0-10198) {NAME oelse#4:and TYPE AND PAR 0-9632 XREFS 61315 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-10176 {}} {258 0 0-10184 {}} {258 0 0-10182 {}} {258 0 0-10180 {}} {258 0 0-10178 {}} {259 0 0-10197 {}}} SUCCS {{259 0 0-10199 {}}} CYCLES {}}
set a(0-10199) {NAME if#18:or#2 TYPE OR PAR 0-9632 XREFS 61316 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-10175 {}} {258 0 0-9634 {}} {259 0 0-10198 {}}} SUCCS {{259 0 0-10200 {}} {258 0 0-10223 {}}} CYCLES {}}
set a(0-10200) {NAME osel#5 TYPE SELECT PAR 0-9632 XREFS 61317 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-10199 {}}} SUCCS {{146 0 0-10201 {}} {146 0 0-10202 {}} {146 0 0-10203 {}} {146 0 0-10204 {}} {146 0 0-10205 {}} {146 0 0-10206 {}} {146 0 0-10207 {}} {146 0 0-10208 {}} {146 0 0-10209 {}} {146 0 0-10210 {}} {146 0 0-10211 {}} {146 0 0-10212 {}} {146 0 0-10213 {}} {146 0 0-10214 {}} {146 0 0-10215 {}} {146 0 0-10216 {}} {146 0 0-10217 {}} {146 0 0-10218 {}} {146 0 0-10219 {}} {146 0 0-10220 {}} {146 0 0-10221 {}} {146 0 0-10222 {}}} CYCLES {}}
set a(0-10201) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61318 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10202 {}}} CYCLES {}}
set a(0-10202) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-9632 XREFS 61319 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10201 {}}} SUCCS {{258 0 0-10222 {}}} CYCLES {}}
set a(0-10203) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61320 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10204 {}}} CYCLES {}}
set a(0-10204) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-9632 XREFS 61321 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10203 {}}} SUCCS {{258 0 0-10222 {}}} CYCLES {}}
set a(0-10205) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61322 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10206 {}}} CYCLES {}}
set a(0-10206) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-9632 XREFS 61323 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10205 {}}} SUCCS {{258 0 0-10222 {}}} CYCLES {}}
set a(0-10207) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61324 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10208 {}}} CYCLES {}}
set a(0-10208) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-9632 XREFS 61325 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10207 {}}} SUCCS {{258 0 0-10222 {}}} CYCLES {}}
set a(0-10209) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61326 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10210 {}}} CYCLES {}}
set a(0-10210) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-9632 XREFS 61327 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10209 {}}} SUCCS {{258 0 0-10221 {}}} CYCLES {}}
set a(0-10211) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61328 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10212 {}}} CYCLES {}}
set a(0-10212) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-9632 XREFS 61329 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10211 {}}} SUCCS {{258 0 0-10221 {}}} CYCLES {}}
set a(0-10213) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61330 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10214 {}}} CYCLES {}}
set a(0-10214) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-9632 XREFS 61331 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10213 {}}} SUCCS {{258 0 0-10221 {}}} CYCLES {}}
set a(0-10215) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61332 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10216 {}}} CYCLES {}}
set a(0-10216) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-9632 XREFS 61333 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10215 {}}} SUCCS {{258 0 0-10221 {}}} CYCLES {}}
set a(0-10217) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61334 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10218 {}}} CYCLES {}}
set a(0-10218) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-9632 XREFS 61335 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10217 {}}} SUCCS {{258 0 0-10221 {}}} CYCLES {}}
set a(0-10219) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61336 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}}} SUCCS {{259 0 0-10220 {}}} CYCLES {}}
set a(0-10220) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-9632 XREFS 61337 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {259 0 0-10219 {}}} SUCCS {{259 0 0-10221 {}}} CYCLES {}}
set a(0-10221) {NAME oelse#5:nor TYPE NOR PAR 0-9632 XREFS 61338 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {258 0 0-10218 {}} {258 0 0-10216 {}} {258 0 0-10214 {}} {258 0 0-10212 {}} {258 0 0-10210 {}} {259 0 0-10220 {}}} SUCCS {{259 0 0-10222 {}}} CYCLES {}}
set a(0-10222) {NAME oelse#5:and TYPE AND PAR 0-9632 XREFS 61339 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-10200 {}} {258 0 0-10208 {}} {258 0 0-10206 {}} {258 0 0-10204 {}} {258 0 0-10202 {}} {259 0 0-10221 {}}} SUCCS {{259 0 0-10223 {}}} CYCLES {}}
set a(0-10223) {NAME if#18:or#3 TYPE OR PAR 0-9632 XREFS 61340 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-10199 {}} {258 0 0-9633 {}} {259 0 0-10222 {}}} SUCCS {{258 0 0-10227 {}} {258 0 0-10233 {}} {258 0 0-10241 {}}} CYCLES {}}
set a(0-10224) {NAME exs#8 TYPE SIGNEXTEND PAR 0-9632 XREFS 61341 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-10027 {}}} SUCCS {{259 0 0-10225 {}}} CYCLES {}}
set a(0-10225) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 61342 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-9685 {}} {259 0 0-10224 {}}} SUCCS {{258 0 0-10228 {}}} CYCLES {}}
set a(0-10226) {NAME exs#11 TYPE SIGNEXTEND PAR 0-9632 XREFS 61343 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-10057 {}}} SUCCS {{258 0 0-10228 {}}} CYCLES {}}
set a(0-10227) {NAME exs#14 TYPE SIGNEXTEND PAR 0-9632 XREFS 61344 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-10223 {}}} SUCCS {{259 0 0-10228 {}}} CYCLES {}}
set a(0-10228) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-9632 XREFS 61345 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-10226 {}} {258 0 0-10225 {}} {259 0 0-10227 {}}} SUCCS {{258 0 0-10243 {}}} CYCLES {}}
set a(0-10229) {NAME not#39 TYPE NOT PAR 0-9632 XREFS 61346 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-10027 {}}} SUCCS {{259 0 0-10230 {}}} CYCLES {}}
set a(0-10230) {NAME exs#9 TYPE SIGNEXTEND PAR 0-9632 XREFS 61347 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-10229 {}}} SUCCS {{258 0 0-10235 {}}} CYCLES {}}
set a(0-10231) {NAME not#41 TYPE NOT PAR 0-9632 XREFS 61348 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-10057 {}}} SUCCS {{259 0 0-10232 {}}} CYCLES {}}
set a(0-10232) {NAME exs#12 TYPE SIGNEXTEND PAR 0-9632 XREFS 61349 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-10231 {}}} SUCCS {{258 0 0-10235 {}}} CYCLES {}}
set a(0-10233) {NAME not#43 TYPE NOT PAR 0-9632 XREFS 61350 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-10223 {}}} SUCCS {{259 0 0-10234 {}}} CYCLES {}}
set a(0-10234) {NAME exs#15 TYPE SIGNEXTEND PAR 0-9632 XREFS 61351 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-10233 {}}} SUCCS {{259 0 0-10235 {}}} CYCLES {}}
set a(0-10235) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-9632 XREFS 61352 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-10232 {}} {258 0 0-10230 {}} {258 0 0-9717 {}} {259 0 0-10234 {}}} SUCCS {{258 0 0-10243 {}}} CYCLES {}}
set a(0-10236) {NAME not#20 TYPE NOT PAR 0-9632 XREFS 61353 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-10027 {}}} SUCCS {{259 0 0-10237 {}}} CYCLES {}}
set a(0-10237) {NAME exs#10 TYPE SIGNEXTEND PAR 0-9632 XREFS 61354 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-10236 {}}} SUCCS {{259 0 0-10238 {}}} CYCLES {}}
set a(0-10238) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 61355 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-9749 {}} {259 0 0-10237 {}}} SUCCS {{258 0 0-10240 {}}} CYCLES {}}
set a(0-10239) {NAME exs#13 TYPE SIGNEXTEND PAR 0-9632 XREFS 61356 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-10057 {}}} SUCCS {{259 0 0-10240 {}}} CYCLES {}}
set a(0-10240) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 61357 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-10238 {}} {259 0 0-10239 {}}} SUCCS {{258 0 0-10242 {}}} CYCLES {}}
set a(0-10241) {NAME exs#16 TYPE SIGNEXTEND PAR 0-9632 XREFS 61358 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-10223 {}}} SUCCS {{259 0 0-10242 {}}} CYCLES {}}
set a(0-10242) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-9632 XREFS 61359 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-10240 {}} {259 0 0-10241 {}}} SUCCS {{259 0 0-10243 {}}} CYCLES {}}
set a(0-10243) {NAME conc#11 TYPE CONCATENATE PAR 0-9632 XREFS 61360 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-10235 {}} {258 0 0-10228 {}} {259 0 0-10242 {}}} SUCCS {{259 0 0-10244 {}}} CYCLES {}}
set a(0-10244) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-9632 XREFS 61361 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-10244 {}} {80 0 0-10127 {}} {259 0 0-10243 {}}} SUCCS {{80 0 0-10127 {}} {260 0 0-10244 {}}} CYCLES {}}
set a(0-10245) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-9632 XREFS 61362 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-10246 {}}} CYCLES {}}
set a(0-10246) {NAME vin:asn TYPE ASSIGN PAR 0-9632 XREFS 61363 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-10246 {}} {256 0 0-9653 {}} {256 0 0-9668 {}} {256 0 0-9673 {}} {256 0 0-9680 {}} {256 0 0-9700 {}} {256 0 0-9705 {}} {256 0 0-9712 {}} {256 0 0-9732 {}} {256 0 0-9737 {}} {256 0 0-9744 {}} {259 0 0-10245 {}}} SUCCS {{262 0 0-9653 {}} {262 0 0-9668 {}} {262 0 0-9673 {}} {262 0 0-9680 {}} {262 0 0-9700 {}} {262 0 0-9705 {}} {262 0 0-9712 {}} {262 0 0-9732 {}} {262 0 0-9737 {}} {262 0 0-9744 {}} {260 0 0-10246 {}}} CYCLES {}}
set a(0-10247) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-9632 XREFS 61364 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-10247 {}} {256 0 0-9654 {}} {256 0 0-9656 {}} {256 0 0-9665 {}} {256 0 0-9686 {}} {256 0 0-9688 {}} {256 0 0-9697 {}} {256 0 0-9718 {}} {256 0 0-9720 {}} {256 0 0-9729 {}} {258 0 0-9653 {}}} SUCCS {{262 0 0-9654 {}} {262 0 0-9656 {}} {262 0 0-9665 {}} {262 0 0-9686 {}} {262 0 0-9688 {}} {262 0 0-9697 {}} {262 0 0-9718 {}} {262 0 0-9720 {}} {262 0 0-9729 {}} {260 0 0-10247 {}}} CYCLES {}}
set a(0-10248) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-9632 XREFS 61365 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.28719885} PREDS {{260 0 0-10248 {}} {256 0 0-9800 {}} {258 0 0-9886 {}}} SUCCS {{262 0 0-9800 {}} {260 0 0-10248 {}}} CYCLES {}}
set a(0-10249) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-9632 XREFS 61366 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-10249 {}} {256 0 0-9803 {}} {258 0 0-9913 {}}} SUCCS {{262 0 0-9803 {}} {260 0 0-10249 {}}} CYCLES {}}
set a(0-10250) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-9632 XREFS 61367 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.40229224999999996} PREDS {{260 0 0-10250 {}} {256 0 0-9850 {}} {258 0 0-9946 {}}} SUCCS {{262 0 0-9850 {}} {260 0 0-10250 {}}} CYCLES {}}
set a(0-10251) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-9632 XREFS 61368 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.40229224999999996} PREDS {{260 0 0-10251 {}} {256 0 0-9854 {}} {258 0 0-9948 {}}} SUCCS {{262 0 0-9854 {}} {260 0 0-10251 {}}} CYCLES {}}
set a(0-10252) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-9632 XREFS 61369 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-10252 {}} {256 0 0-9858 {}} {258 0 0-9981 {}}} SUCCS {{262 0 0-9858 {}} {260 0 0-10252 {}}} CYCLES {}}
set a(0-10253) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-9632 XREFS 61370 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-10253 {}} {256 0 0-9862 {}} {258 0 0-9983 {}}} SUCCS {{262 0 0-9862 {}} {260 0 0-10253 {}}} CYCLES {}}
set a(0-10254) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-9632 XREFS 61371 LOC {2 0.269998225 2 1.0 2 1.0 3 0.8209265499999999} PREDS {{260 0 0-10254 {}} {256 0 0-10110 {}} {256 0 0-10123 {}} {258 0 0-10126 {}}} SUCCS {{262 0 0-10110 {}} {262 0 0-10123 {}} {260 0 0-10254 {}}} CYCLES {}}
set a(0-9632) {CHI {0-9633 0-9634 0-9635 0-9636 0-9637 0-9638 0-9639 0-9640 0-9641 0-9642 0-9643 0-9644 0-9645 0-9646 0-9647 0-9648 0-9649 0-9650 0-9651 0-9652 0-9653 0-9654 0-9655 0-9656 0-9657 0-9658 0-9659 0-9660 0-9661 0-9662 0-9663 0-9664 0-9665 0-9666 0-9667 0-9668 0-9669 0-9670 0-9671 0-9672 0-9673 0-9674 0-9675 0-9676 0-9677 0-9678 0-9679 0-9680 0-9681 0-9682 0-9683 0-9684 0-9685 0-9686 0-9687 0-9688 0-9689 0-9690 0-9691 0-9692 0-9693 0-9694 0-9695 0-9696 0-9697 0-9698 0-9699 0-9700 0-9701 0-9702 0-9703 0-9704 0-9705 0-9706 0-9707 0-9708 0-9709 0-9710 0-9711 0-9712 0-9713 0-9714 0-9715 0-9716 0-9717 0-9718 0-9719 0-9720 0-9721 0-9722 0-9723 0-9724 0-9725 0-9726 0-9727 0-9728 0-9729 0-9730 0-9731 0-9732 0-9733 0-9734 0-9735 0-9736 0-9737 0-9738 0-9739 0-9740 0-9741 0-9742 0-9743 0-9744 0-9745 0-9746 0-9747 0-9748 0-9749 0-9750 0-9751 0-9752 0-9753 0-9754 0-9755 0-9756 0-9757 0-9758 0-9759 0-9760 0-9761 0-9762 0-9763 0-9764 0-9765 0-9766 0-9767 0-9768 0-9769 0-9770 0-9771 0-9772 0-9773 0-9774 0-9775 0-9776 0-9777 0-9778 0-9779 0-9780 0-9781 0-9782 0-9783 0-9784 0-9785 0-9786 0-9787 0-9788 0-9789 0-9790 0-9791 0-9792 0-9793 0-9794 0-9795 0-9796 0-9797 0-9798 0-9799 0-9800 0-9801 0-9802 0-9803 0-9804 0-9805 0-9806 0-9807 0-9808 0-9809 0-9810 0-9811 0-9812 0-9813 0-9814 0-9815 0-9816 0-9817 0-9818 0-9819 0-9820 0-9821 0-9822 0-9823 0-9824 0-9825 0-9826 0-9827 0-9828 0-9829 0-9830 0-9831 0-9832 0-9833 0-9834 0-9835 0-9836 0-9837 0-9838 0-9839 0-9840 0-9841 0-9842 0-9843 0-9844 0-9845 0-9846 0-9847 0-9848 0-9849 0-9850 0-9851 0-9852 0-9853 0-9854 0-9855 0-9856 0-9857 0-9858 0-9859 0-9860 0-9861 0-9862 0-9863 0-9864 0-9865 0-9866 0-9867 0-9868 0-9869 0-9870 0-9871 0-9872 0-9873 0-9874 0-9875 0-9876 0-9877 0-9878 0-9879 0-9880 0-9881 0-9882 0-9883 0-9884 0-9885 0-9886 0-9887 0-9888 0-9889 0-9890 0-9891 0-9892 0-9893 0-9894 0-9895 0-9896 0-9897 0-9898 0-9899 0-9900 0-9901 0-9902 0-9903 0-9904 0-9905 0-9906 0-9907 0-9908 0-9909 0-9910 0-9911 0-9912 0-9913 0-9914 0-9915 0-9916 0-9917 0-9918 0-9919 0-9920 0-9921 0-9922 0-9923 0-9924 0-9925 0-9926 0-9927 0-9928 0-9929 0-9930 0-9931 0-9932 0-9933 0-9934 0-9935 0-9936 0-9937 0-9938 0-9939 0-9940 0-9941 0-9942 0-9943 0-9944 0-9945 0-9946 0-9947 0-9948 0-9949 0-9950 0-9951 0-9952 0-9953 0-9954 0-9955 0-9956 0-9957 0-9958 0-9959 0-9960 0-9961 0-9962 0-9963 0-9964 0-9965 0-9966 0-9967 0-9968 0-9969 0-9970 0-9971 0-9972 0-9973 0-9974 0-9975 0-9976 0-9977 0-9978 0-9979 0-9980 0-9981 0-9982 0-9983 0-9984 0-9985 0-9986 0-9987 0-9988 0-9989 0-9990 0-9991 0-9992 0-9993 0-9994 0-9995 0-9996 0-9997 0-9998 0-9999 0-10000 0-10001 0-10002 0-10003 0-10004 0-10005 0-10006 0-10007 0-10008 0-10009 0-10010 0-10011 0-10012 0-10013 0-10014 0-10015 0-10016 0-10017 0-10018 0-10019 0-10020 0-10021 0-10022 0-10023 0-10024 0-10025 0-10026 0-10027 0-10028 0-10029 0-10030 0-10031 0-10032 0-10033 0-10034 0-10035 0-10036 0-10037 0-10038 0-10039 0-10040 0-10041 0-10042 0-10043 0-10044 0-10045 0-10046 0-10047 0-10048 0-10049 0-10050 0-10051 0-10052 0-10053 0-10054 0-10055 0-10056 0-10057 0-10058 0-10059 0-10060 0-10061 0-10062 0-10063 0-10064 0-10065 0-10066 0-10067 0-10068 0-10069 0-10070 0-10071 0-10072 0-10073 0-10074 0-10075 0-10076 0-10077 0-10078 0-10079 0-10080 0-10081 0-10082 0-10083 0-10084 0-10085 0-10086 0-10087 0-10088 0-10089 0-10090 0-10091 0-10092 0-10093 0-10094 0-10095 0-10096 0-10097 0-10098 0-10099 0-10100 0-10101 0-10102 0-10103 0-10104 0-10105 0-10106 0-10107 0-10108 0-10109 0-10110 0-10111 0-10112 0-10113 0-10114 0-10115 0-10116 0-10117 0-10118 0-10119 0-10120 0-10121 0-10122 0-10123 0-10124 0-10125 0-10126 0-10127 0-10128 0-10129 0-10130 0-10131 0-10132 0-10133 0-10134 0-10135 0-10136 0-10137 0-10138 0-10139 0-10140 0-10141 0-10142 0-10143 0-10144 0-10145 0-10146 0-10147 0-10148 0-10149 0-10150 0-10151 0-10152 0-10153 0-10154 0-10155 0-10156 0-10157 0-10158 0-10159 0-10160 0-10161 0-10162 0-10163 0-10164 0-10165 0-10166 0-10167 0-10168 0-10169 0-10170 0-10171 0-10172 0-10173 0-10174 0-10175 0-10176 0-10177 0-10178 0-10179 0-10180 0-10181 0-10182 0-10183 0-10184 0-10185 0-10186 0-10187 0-10188 0-10189 0-10190 0-10191 0-10192 0-10193 0-10194 0-10195 0-10196 0-10197 0-10198 0-10199 0-10200 0-10201 0-10202 0-10203 0-10204 0-10205 0-10206 0-10207 0-10208 0-10209 0-10210 0-10211 0-10212 0-10213 0-10214 0-10215 0-10216 0-10217 0-10218 0-10219 0-10220 0-10221 0-10222 0-10223 0-10224 0-10225 0-10226 0-10227 0-10228 0-10229 0-10230 0-10231 0-10232 0-10233 0-10234 0-10235 0-10236 0-10237 0-10238 0-10239 0-10240 0-10241 0-10242 0-10243 0-10244 0-10245 0-10246 0-10247 0-10248 0-10249 0-10250 0-10251 0-10252 0-10253 0-10254} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-9622 XREFS 61372 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-9632 {}} {258 0 0-9630 {}} {258 0 0-9629 {}} {258 0 0-9628 {}} {258 0 0-9627 {}} {258 0 0-9626 {}} {258 0 0-9625 {}} {258 0 0-9623 {}} {258 0 0-9624 {}} {259 0 0-9631 {}}} SUCCS {{772 0 0-9623 {}} {772 0 0-9624 {}} {772 0 0-9625 {}} {772 0 0-9626 {}} {772 0 0-9627 {}} {772 0 0-9628 {}} {772 0 0-9629 {}} {772 0 0-9630 {}} {772 0 0-9631 {}} {774 0 0-9632 {}}} CYCLES {}}
set a(0-9622) {CHI {0-9623 0-9624 0-9625 0-9626 0-9627 0-9628 0-9629 0-9630 0-9631 0-9632} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 61373 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-9622-TOTALCYCLES) {3}
set a(0-9622-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-9658 0-9663 0-9690 0-9695 0-9722 0-9727} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-9664 0-9671 0-9679 0-9696 0-9703 0-9711 0-9728 0-9735 0-9743 0-9906 0-10059} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-9672 0-9683 0-9704 0-9715 0-9736 0-9747 0-9989 0-9996 0-10015 0-10045} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-9684 0-9716 0-9748} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-9761 0-9790 0-9867} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-9763 0-9778 0-9786 0-9916 0-9951 0-10067 0-10071} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-9776 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-9794 0-9885 0-9912 0-10078 0-10116} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-9802 0-9805} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-9853 0-9857 0-9861 0-9865 0-10238} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-9872 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-9880 0-9889 0-9894 0-10003 0-10022 0-10033 0-10052} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-9886 0-9913 0-10126} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-9901 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-9946 0-9948 0-9981 0-9983} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-10076 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-10088 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-10105 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-10108 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-10113 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-10120 mgc_ioport.mgc_out_stdreg(4,4) 0-10127 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-10225 0-10240 0-10242} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-10228 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-10235 mgc_ioport.mgc_out_stdreg(2,30) 0-10244}
set a(0-9622-PROC_NAME) {core}
set a(0-9622-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-9622}

