// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
// Date        : Mon Jan 28 11:53:12 2019
// Host        : cse166pc-17 running 64-bit Ubuntu 18.04.1 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_subsamble_0_0_sim_netlist.v
// Design      : system_subsamble_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (stream_in_V_last_V_0_state,
    stream_in_V_user_V_0_state,
    stream_in_V_data_V_0_state,
    stream_in_V_dest_V_0_state,
    \stream_in_V_last_V_0_state_reg[0] ,
    \stream_in_V_user_V_0_state_reg[0] ,
    \stream_in_V_data_V_0_state_reg[0] ,
    \stream_in_V_dest_V_0_state_reg[0] ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    stream_in_V_last_V_0_sel_rd_reg,
    stream_in_V_user_V_0_sel_rd_reg,
    stream_in_V_data_V_0_sel_rd_reg,
    grp_AXIvideo2Mat_fu_495_ap_start_reg_reg,
    grp_AXIvideo2Mat_fu_495_ap_done,
    D,
    img_data_stream_0_V_din,
    img_data_stream_1_V_din,
    img_data_stream_2_V_din,
    img_data_stream_1_V_write,
    \stream_in_V_last_V_0_state_reg[0]_0 ,
    stream_in_TVALID,
    stream_in_V_last_V_0_ack_in,
    \stream_in_V_user_V_0_state_reg[0]_0 ,
    stream_in_V_user_V_0_ack_in,
    \stream_in_V_data_V_0_state_reg[0]_0 ,
    stream_in_V_data_V_0_ack_in,
    \stream_in_V_dest_V_0_state_reg[0]_0 ,
    stream_in_TREADY,
    ap_rst_n,
    Q,
    img0_data_stream_2_s_full_n,
    img0_data_stream_1_s_full_n,
    img0_data_stream_0_s_full_n,
    stream_in_V_last_V_0_sel,
    stream_in_V_user_V_0_sel,
    stream_in_V_data_V_0_sel,
    stream_in_V_last_V_0_payload_B,
    stream_in_V_last_V_0_payload_A,
    ap_reg_ioackin_MAXI_WREADY,
    I_WREADY,
    grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0,
    \stream_in_V_data_V_0_payload_B_reg[23] ,
    \stream_in_V_data_V_0_payload_A_reg[23] ,
    ARESET,
    ap_clk,
    stream_in_V_user_V_0_payload_B,
    stream_in_V_user_V_0_payload_A);
  output [0:0]stream_in_V_last_V_0_state;
  output [0:0]stream_in_V_user_V_0_state;
  output [0:0]stream_in_V_data_V_0_state;
  output [0:0]stream_in_V_dest_V_0_state;
  output \stream_in_V_last_V_0_state_reg[0] ;
  output \stream_in_V_user_V_0_state_reg[0] ;
  output \stream_in_V_data_V_0_state_reg[0] ;
  output \stream_in_V_dest_V_0_state_reg[0] ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output stream_in_V_last_V_0_sel_rd_reg;
  output stream_in_V_user_V_0_sel_rd_reg;
  output stream_in_V_data_V_0_sel_rd_reg;
  output grp_AXIvideo2Mat_fu_495_ap_start_reg_reg;
  output grp_AXIvideo2Mat_fu_495_ap_done;
  output [0:0]D;
  output [7:0]img_data_stream_0_V_din;
  output [7:0]img_data_stream_1_V_din;
  output [7:0]img_data_stream_2_V_din;
  output img_data_stream_1_V_write;
  input \stream_in_V_last_V_0_state_reg[0]_0 ;
  input stream_in_TVALID;
  input stream_in_V_last_V_0_ack_in;
  input \stream_in_V_user_V_0_state_reg[0]_0 ;
  input stream_in_V_user_V_0_ack_in;
  input \stream_in_V_data_V_0_state_reg[0]_0 ;
  input stream_in_V_data_V_0_ack_in;
  input \stream_in_V_dest_V_0_state_reg[0]_0 ;
  input stream_in_TREADY;
  input ap_rst_n;
  input [1:0]Q;
  input img0_data_stream_2_s_full_n;
  input img0_data_stream_1_s_full_n;
  input img0_data_stream_0_s_full_n;
  input stream_in_V_last_V_0_sel;
  input stream_in_V_user_V_0_sel;
  input stream_in_V_data_V_0_sel;
  input stream_in_V_last_V_0_payload_B;
  input stream_in_V_last_V_0_payload_A;
  input ap_reg_ioackin_MAXI_WREADY;
  input I_WREADY;
  input grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0;
  input [23:0]\stream_in_V_data_V_0_payload_B_reg[23] ;
  input [23:0]\stream_in_V_data_V_0_payload_A_reg[23] ;
  input ARESET;
  input ap_clk;
  input stream_in_V_user_V_0_payload_B;
  input stream_in_V_user_V_0_payload_A;

  wire ARESET;
  wire [0:0]D;
  wire I_WREADY;
  wire [1:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[4]_i_3_n_2 ;
  wire \ap_CS_fsm[4]_i_4_n_2 ;
  wire \ap_CS_fsm[5]_i_4_n_2 ;
  wire \ap_CS_fsm[5]_i_5_n_2 ;
  wire \ap_CS_fsm[5]_i_6_n_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm119_out;
  wire ap_NS_fsm28_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_145;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_2;
  wire ap_enable_reg_pp1_iter1_i_1_n_2;
  wire ap_enable_reg_pp1_iter1_reg_n_2;
  wire ap_phi_mux_eol_phi_fu_235_p41;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_rst_n;
  wire [23:0]axi_data_V1_reg_177;
  wire \axi_data_V1_reg_177[0]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[10]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[11]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[12]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[13]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[14]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[15]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[16]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[17]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[18]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[19]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[1]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[20]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[21]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[22]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[23]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[2]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[3]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[4]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[5]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[6]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[7]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[8]_i_1_n_2 ;
  wire \axi_data_V1_reg_177[9]_i_1_n_2 ;
  wire [23:0]axi_data_V_1_reg_209;
  wire \axi_data_V_1_reg_209[0]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[10]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[11]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[12]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[13]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[14]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[15]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[16]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[17]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[18]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[19]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[1]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[20]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[21]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[22]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[23]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[23]_i_2_n_2 ;
  wire \axi_data_V_1_reg_209[2]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[3]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[4]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[5]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[6]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[7]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[8]_i_1_n_2 ;
  wire \axi_data_V_1_reg_209[9]_i_1_n_2 ;
  wire [23:0]axi_data_V_3_reg_280;
  wire \axi_data_V_3_reg_280[0]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[10]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[11]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[12]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[13]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[14]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[15]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[16]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[17]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[18]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[19]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[1]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[20]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[21]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[22]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[23]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[2]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[3]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[4]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[5]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[6]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[7]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[8]_i_1_n_2 ;
  wire \axi_data_V_3_reg_280[9]_i_1_n_2 ;
  wire axi_last_V1_reg_167;
  wire \axi_last_V1_reg_167[0]_i_1_n_2 ;
  wire axi_last_V_2_reg_2431;
  wire \axi_last_V_2_reg_243[0]_i_1_n_2 ;
  wire \axi_last_V_2_reg_243_reg_n_2_[0] ;
  wire axi_last_V_3_reg_268;
  wire \axi_last_V_3_reg_268[0]_i_1_n_2 ;
  wire brmerge_fu_348_p2;
  wire eol_1_reg_198;
  wire \eol_1_reg_198[0]_i_1_n_2 ;
  wire eol_2_reg_292;
  wire \eol_2_reg_292[0]_i_2_n_2 ;
  wire \eol_2_reg_292_reg_n_2_[0] ;
  wire \eol_reg_231[0]_i_1_n_2 ;
  wire \eol_reg_231_reg_n_2_[0] ;
  wire exitcond5_fu_321_p2;
  wire exitcond_fu_333_p2;
  wire \exitcond_reg_412[0]_i_1_n_2 ;
  wire \exitcond_reg_412_reg_n_2_[0] ;
  wire grp_AXIvideo2Mat_fu_495_ap_done;
  wire grp_AXIvideo2Mat_fu_495_ap_start_reg_reg;
  wire grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0;
  wire [10:0]i_V_fu_327_p2;
  wire [10:0]i_V_reg_407;
  wire \i_V_reg_407[10]_i_2_n_2 ;
  wire img0_data_stream_0_s_full_n;
  wire img0_data_stream_1_s_full_n;
  wire img0_data_stream_2_s_full_n;
  wire [7:0]img_data_stream_0_V_din;
  wire [7:0]img_data_stream_1_V_din;
  wire img_data_stream_1_V_write;
  wire [7:0]img_data_stream_2_V_din;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [10:0]j_V_fu_339_p2;
  wire [7:0]p_0_in;
  wire p_1_in;
  wire [23:0]p_Val2_s_reg_256;
  wire \p_Val2_s_reg_256[0]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[10]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[11]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[12]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[13]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[14]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[15]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[16]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[17]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[18]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[19]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[1]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[20]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[21]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[22]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[23]_i_2_n_2 ;
  wire \p_Val2_s_reg_256[2]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[3]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[4]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[5]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[6]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[7]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[8]_i_1_n_2 ;
  wire \p_Val2_s_reg_256[9]_i_1_n_2 ;
  wire sof_1_fu_124;
  wire sof_1_fu_1240;
  wire \sof_1_fu_124[0]_i_1_n_2 ;
  wire stream_in_TREADY;
  wire stream_in_TVALID;
  wire stream_in_V_data_V_0_ack_in;
  wire [23:0]\stream_in_V_data_V_0_payload_A_reg[23] ;
  wire [23:0]\stream_in_V_data_V_0_payload_B_reg[23] ;
  wire stream_in_V_data_V_0_sel;
  wire stream_in_V_data_V_0_sel_rd_reg;
  wire [0:0]stream_in_V_data_V_0_state;
  wire \stream_in_V_data_V_0_state_reg[0] ;
  wire \stream_in_V_data_V_0_state_reg[0]_0 ;
  wire [0:0]stream_in_V_dest_V_0_state;
  wire \stream_in_V_dest_V_0_state[1]_i_2_n_2 ;
  wire \stream_in_V_dest_V_0_state[1]_i_3_n_2 ;
  wire \stream_in_V_dest_V_0_state_reg[0] ;
  wire \stream_in_V_dest_V_0_state_reg[0]_0 ;
  wire stream_in_V_last_V_0_ack_in;
  wire stream_in_V_last_V_0_payload_A;
  wire stream_in_V_last_V_0_payload_B;
  wire stream_in_V_last_V_0_sel;
  wire stream_in_V_last_V_0_sel_rd_reg;
  wire [0:0]stream_in_V_last_V_0_state;
  wire \stream_in_V_last_V_0_state_reg[0] ;
  wire \stream_in_V_last_V_0_state_reg[0]_0 ;
  wire stream_in_V_user_V_0_ack_in;
  wire stream_in_V_user_V_0_payload_A;
  wire stream_in_V_user_V_0_payload_B;
  wire stream_in_V_user_V_0_sel;
  wire stream_in_V_user_V_0_sel_rd_reg;
  wire [0:0]stream_in_V_user_V_0_state;
  wire \stream_in_V_user_V_0_state_reg[0] ;
  wire \stream_in_V_user_V_0_state_reg[0]_0 ;
  wire t_V_3_reg_220;
  wire \t_V_3_reg_220[10]_i_4_n_2 ;
  wire [10:0]t_V_3_reg_220_reg__0;
  wire [10:0]t_V_reg_187;
  wire tmp_32_reg_4300;
  wire \tmp_33_reg_435[0]_i_1_n_2 ;
  wire \tmp_33_reg_435[1]_i_1_n_2 ;
  wire \tmp_33_reg_435[2]_i_1_n_2 ;
  wire \tmp_33_reg_435[3]_i_1_n_2 ;
  wire \tmp_33_reg_435[4]_i_1_n_2 ;
  wire \tmp_33_reg_435[5]_i_1_n_2 ;
  wire \tmp_33_reg_435[6]_i_1_n_2 ;
  wire \tmp_33_reg_435[7]_i_1_n_2 ;
  wire \tmp_96_reg_425[0]_i_1_n_2 ;
  wire \tmp_96_reg_425[1]_i_1_n_2 ;
  wire \tmp_96_reg_425[2]_i_1_n_2 ;
  wire \tmp_96_reg_425[3]_i_1_n_2 ;
  wire \tmp_96_reg_425[4]_i_1_n_2 ;
  wire \tmp_96_reg_425[5]_i_1_n_2 ;
  wire \tmp_96_reg_425[6]_i_1_n_2 ;
  wire \tmp_96_reg_425[7]_i_2_n_2 ;
  wire [23:0]tmp_data_V_reg_383;
  wire \tmp_data_V_reg_383[0]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[10]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[11]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[12]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[13]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[14]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[15]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[16]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[17]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[18]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[19]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[1]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[20]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[21]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[22]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[23]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[2]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[3]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[4]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[5]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[6]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[7]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[8]_i_1_n_2 ;
  wire \tmp_data_V_reg_383[9]_i_1_n_2 ;
  wire tmp_last_V_reg_391;
  wire \tmp_last_V_reg_391[0]_i_2_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(exitcond5_fu_321_p2),
        .I1(ap_CS_fsm_state4),
        .I2(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[1]_i_2_n_2 ),
        .I2(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h1DFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(stream_in_V_user_V_0_payload_A),
        .I1(stream_in_V_user_V_0_sel),
        .I2(stream_in_V_user_V_0_payload_B),
        .I3(ap_CS_fsm_state2),
        .I4(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(stream_in_V_user_V_0_payload_B),
        .I3(stream_in_V_user_V_0_sel),
        .I4(stream_in_V_user_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(exitcond5_fu_321_p2),
        .I1(ap_CS_fsm_state4),
        .I2(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(grp_AXIvideo2Mat_fu_495_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h80F08080)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(exitcond5_fu_321_p2),
        .I1(ap_CS_fsm_state4),
        .I2(Q[1]),
        .I3(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(D));
  LUT6 #(
    .INIT(64'hDFDD0F00FFFF0F00)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(exitcond5_fu_321_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_2 ),
        .I1(\ap_CS_fsm[4]_i_4_n_2 ),
        .I2(t_V_reg_187[0]),
        .I3(t_V_reg_187[1]),
        .I4(t_V_reg_187[2]),
        .O(exitcond5_fu_321_p2));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(t_V_reg_187[6]),
        .I1(t_V_reg_187[5]),
        .I2(t_V_reg_187[4]),
        .I3(t_V_reg_187[3]),
        .O(\ap_CS_fsm[4]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(t_V_reg_187[9]),
        .I1(t_V_reg_187[10]),
        .I2(t_V_reg_187[8]),
        .I3(t_V_reg_187[7]),
        .O(\ap_CS_fsm[4]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_4_n_2 ),
        .I1(\ap_CS_fsm[5]_i_5_n_2 ),
        .I2(t_V_3_reg_220_reg__0[0]),
        .I3(t_V_3_reg_220_reg__0[1]),
        .I4(t_V_3_reg_220_reg__0[2]),
        .O(exitcond_fu_333_p2));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(brmerge_fu_348_p2),
        .I1(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_fu_333_p2),
        .I4(\ap_CS_fsm[5]_i_6_n_2 ),
        .O(ap_block_pp1_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(t_V_3_reg_220_reg__0[6]),
        .I1(t_V_3_reg_220_reg__0[5]),
        .I2(t_V_3_reg_220_reg__0[3]),
        .I3(t_V_3_reg_220_reg__0[4]),
        .O(\ap_CS_fsm[5]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(t_V_3_reg_220_reg__0[10]),
        .I1(t_V_3_reg_220_reg__0[9]),
        .I2(t_V_3_reg_220_reg__0[8]),
        .I3(t_V_3_reg_220_reg__0[7]),
        .O(\ap_CS_fsm[5]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h13330000)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(img0_data_stream_1_s_full_n),
        .I1(\exitcond_reg_412_reg_n_2_[0] ),
        .I2(img0_data_stream_0_s_full_n),
        .I3(img0_data_stream_2_s_full_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_2),
        .O(\ap_CS_fsm[5]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\eol_2_reg_292_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_2_reg_292_reg_n_2_[0] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_fu_333_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(p_1_in),
        .I4(ap_rst_n),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C000CAA00000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_2),
        .I2(p_1_in),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(exitcond_fu_333_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter1_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[0]_i_1 
       (.I0(tmp_data_V_reg_383[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[0]),
        .O(\axi_data_V1_reg_177[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[10]_i_1 
       (.I0(tmp_data_V_reg_383[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[10]),
        .O(\axi_data_V1_reg_177[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[11]_i_1 
       (.I0(tmp_data_V_reg_383[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[11]),
        .O(\axi_data_V1_reg_177[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[12]_i_1 
       (.I0(tmp_data_V_reg_383[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[12]),
        .O(\axi_data_V1_reg_177[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[13]_i_1 
       (.I0(tmp_data_V_reg_383[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[13]),
        .O(\axi_data_V1_reg_177[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[14]_i_1 
       (.I0(tmp_data_V_reg_383[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[14]),
        .O(\axi_data_V1_reg_177[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[15]_i_1 
       (.I0(tmp_data_V_reg_383[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[15]),
        .O(\axi_data_V1_reg_177[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[16]_i_1 
       (.I0(tmp_data_V_reg_383[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[16]),
        .O(\axi_data_V1_reg_177[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[17]_i_1 
       (.I0(tmp_data_V_reg_383[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[17]),
        .O(\axi_data_V1_reg_177[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[18]_i_1 
       (.I0(tmp_data_V_reg_383[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[18]),
        .O(\axi_data_V1_reg_177[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[19]_i_1 
       (.I0(tmp_data_V_reg_383[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[19]),
        .O(\axi_data_V1_reg_177[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[1]_i_1 
       (.I0(tmp_data_V_reg_383[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[1]),
        .O(\axi_data_V1_reg_177[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[20]_i_1 
       (.I0(tmp_data_V_reg_383[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[20]),
        .O(\axi_data_V1_reg_177[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[21]_i_1 
       (.I0(tmp_data_V_reg_383[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[21]),
        .O(\axi_data_V1_reg_177[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[22]_i_1 
       (.I0(tmp_data_V_reg_383[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[22]),
        .O(\axi_data_V1_reg_177[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[23]_i_1 
       (.I0(tmp_data_V_reg_383[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[23]),
        .O(\axi_data_V1_reg_177[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[2]_i_1 
       (.I0(tmp_data_V_reg_383[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[2]),
        .O(\axi_data_V1_reg_177[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[3]_i_1 
       (.I0(tmp_data_V_reg_383[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[3]),
        .O(\axi_data_V1_reg_177[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[4]_i_1 
       (.I0(tmp_data_V_reg_383[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[4]),
        .O(\axi_data_V1_reg_177[4]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[5]_i_1 
       (.I0(tmp_data_V_reg_383[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[5]),
        .O(\axi_data_V1_reg_177[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[6]_i_1 
       (.I0(tmp_data_V_reg_383[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[6]),
        .O(\axi_data_V1_reg_177[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[7]_i_1 
       (.I0(tmp_data_V_reg_383[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[7]),
        .O(\axi_data_V1_reg_177[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[8]_i_1 
       (.I0(tmp_data_V_reg_383[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[8]),
        .O(\axi_data_V1_reg_177[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_177[9]_i_1 
       (.I0(tmp_data_V_reg_383[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_280[9]),
        .O(\axi_data_V1_reg_177[9]_i_1_n_2 ));
  FDRE \axi_data_V1_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[0]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[0]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[10]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[10]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[11]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[11]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[12]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[12]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[13]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[13]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[14]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[14]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[15]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[15]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[16]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[16]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[17]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[17]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[18]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[18]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[19]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[19]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[1]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[1]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[20]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[20]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[21]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[21]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[22]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[22]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[23]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[23]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[2]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[2]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[3]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[3]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[4]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[4]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[5]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[5]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[6]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[6]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[7]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[7]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[8]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[8]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_177[9]_i_1_n_2 ),
        .Q(axi_data_V1_reg_177[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[0]_i_1 
       (.I0(p_Val2_s_reg_256[0]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[0]),
        .O(\axi_data_V_1_reg_209[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[10]_i_1 
       (.I0(p_Val2_s_reg_256[10]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[10]),
        .O(\axi_data_V_1_reg_209[10]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[11]_i_1 
       (.I0(p_Val2_s_reg_256[11]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[11]),
        .O(\axi_data_V_1_reg_209[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[12]_i_1 
       (.I0(p_Val2_s_reg_256[12]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[12]),
        .O(\axi_data_V_1_reg_209[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[13]_i_1 
       (.I0(p_Val2_s_reg_256[13]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[13]),
        .O(\axi_data_V_1_reg_209[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[14]_i_1 
       (.I0(p_Val2_s_reg_256[14]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[14]),
        .O(\axi_data_V_1_reg_209[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[15]_i_1 
       (.I0(p_Val2_s_reg_256[15]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[15]),
        .O(\axi_data_V_1_reg_209[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[16]_i_1 
       (.I0(p_Val2_s_reg_256[16]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[16]),
        .O(\axi_data_V_1_reg_209[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[17]_i_1 
       (.I0(p_Val2_s_reg_256[17]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[17]),
        .O(\axi_data_V_1_reg_209[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[18]_i_1 
       (.I0(p_Val2_s_reg_256[18]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[18]),
        .O(\axi_data_V_1_reg_209[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[19]_i_1 
       (.I0(p_Val2_s_reg_256[19]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[19]),
        .O(\axi_data_V_1_reg_209[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[1]_i_1 
       (.I0(p_Val2_s_reg_256[1]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[1]),
        .O(\axi_data_V_1_reg_209[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[20]_i_1 
       (.I0(p_Val2_s_reg_256[20]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[20]),
        .O(\axi_data_V_1_reg_209[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[21]_i_1 
       (.I0(p_Val2_s_reg_256[21]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[21]),
        .O(\axi_data_V_1_reg_209[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[22]_i_1 
       (.I0(p_Val2_s_reg_256[22]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[22]),
        .O(\axi_data_V_1_reg_209[22]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axi_data_V_1_reg_209[23]_i_1 
       (.I0(img_data_stream_1_V_write),
        .I1(p_1_in),
        .O(\axi_data_V_1_reg_209[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[23]_i_2 
       (.I0(p_Val2_s_reg_256[23]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[23]),
        .O(\axi_data_V_1_reg_209[23]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \axi_data_V_1_reg_209[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_reg_412_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(img_data_stream_1_V_write));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_data_V_1_reg_209[23]_i_4 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond5_fu_321_p2),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[2]_i_1 
       (.I0(p_Val2_s_reg_256[2]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[2]),
        .O(\axi_data_V_1_reg_209[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[3]_i_1 
       (.I0(p_Val2_s_reg_256[3]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[3]),
        .O(\axi_data_V_1_reg_209[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[4]_i_1 
       (.I0(p_Val2_s_reg_256[4]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[4]),
        .O(\axi_data_V_1_reg_209[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[5]_i_1 
       (.I0(p_Val2_s_reg_256[5]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[5]),
        .O(\axi_data_V_1_reg_209[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[6]_i_1 
       (.I0(p_Val2_s_reg_256[6]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[6]),
        .O(\axi_data_V_1_reg_209[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[7]_i_1 
       (.I0(p_Val2_s_reg_256[7]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[7]),
        .O(\axi_data_V_1_reg_209[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[8]_i_1 
       (.I0(p_Val2_s_reg_256[8]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[8]),
        .O(\axi_data_V_1_reg_209[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_209[9]_i_1 
       (.I0(p_Val2_s_reg_256[9]),
        .I1(img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_177[9]),
        .O(\axi_data_V_1_reg_209[9]_i_1_n_2 ));
  FDRE \axi_data_V_1_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[0]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[10]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[11]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[12]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[13]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[14]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[15]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[16]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[17]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[18]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[19]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[1]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[20]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[21]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[22]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[23]_i_2_n_2 ),
        .Q(axi_data_V_1_reg_209[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[2]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[3]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[4]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[5]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[6]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[7]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[8]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\axi_data_V_1_reg_209[9]_i_1_n_2 ),
        .Q(axi_data_V_1_reg_209[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[0]_i_1 
       (.I0(axi_data_V_1_reg_209[0]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [0]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [0]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[10]_i_1 
       (.I0(axi_data_V_1_reg_209[10]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [10]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [10]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[11]_i_1 
       (.I0(axi_data_V_1_reg_209[11]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [11]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [11]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[12]_i_1 
       (.I0(axi_data_V_1_reg_209[12]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [12]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [12]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[13]_i_1 
       (.I0(axi_data_V_1_reg_209[13]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [13]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [13]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[14]_i_1 
       (.I0(axi_data_V_1_reg_209[14]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [14]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [14]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[15]_i_1 
       (.I0(axi_data_V_1_reg_209[15]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [15]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [15]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[16]_i_1 
       (.I0(axi_data_V_1_reg_209[16]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [16]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [16]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[17]_i_1 
       (.I0(axi_data_V_1_reg_209[17]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [17]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [17]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[18]_i_1 
       (.I0(axi_data_V_1_reg_209[18]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [18]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [18]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[19]_i_1 
       (.I0(axi_data_V_1_reg_209[19]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [19]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [19]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[1]_i_1 
       (.I0(axi_data_V_1_reg_209[1]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [1]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [1]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[20]_i_1 
       (.I0(axi_data_V_1_reg_209[20]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [20]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [20]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[21]_i_1 
       (.I0(axi_data_V_1_reg_209[21]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [21]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [21]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[22]_i_1 
       (.I0(axi_data_V_1_reg_209[22]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [22]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [22]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[23]_i_1 
       (.I0(axi_data_V_1_reg_209[23]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [23]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [23]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[2]_i_1 
       (.I0(axi_data_V_1_reg_209[2]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [2]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [2]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[3]_i_1 
       (.I0(axi_data_V_1_reg_209[3]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [3]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [3]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[4]_i_1 
       (.I0(axi_data_V_1_reg_209[4]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [4]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [4]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[5]_i_1 
       (.I0(axi_data_V_1_reg_209[5]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [5]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [5]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[6]_i_1 
       (.I0(axi_data_V_1_reg_209[6]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [6]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [6]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[7]_i_1 
       (.I0(axi_data_V_1_reg_209[7]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [7]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [7]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[8]_i_1 
       (.I0(axi_data_V_1_reg_209[8]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [8]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [8]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_3_reg_280[9]_i_1 
       (.I0(axi_data_V_1_reg_209[9]),
        .I1(ap_CS_fsm_state7),
        .I2(\stream_in_V_data_V_0_payload_B_reg[23] [9]),
        .I3(\stream_in_V_data_V_0_payload_A_reg[23] [9]),
        .I4(stream_in_V_data_V_0_sel),
        .O(\axi_data_V_3_reg_280[9]_i_1_n_2 ));
  FDRE \axi_data_V_3_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[0]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[10] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[10]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[11] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[11]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[12] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[12]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[13] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[13]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[14] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[14]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[15] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[15]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[16] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[16]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[17] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[17]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[18] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[18]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[19] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[19]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[1]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[20] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[20]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[21] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[21]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[22] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[22]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[23] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[23]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[2]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[3]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[4]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[5]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[6]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[7]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[8]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_280_reg[9] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_data_V_3_reg_280[9]_i_1_n_2 ),
        .Q(axi_data_V_3_reg_280[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_reg_167[0]_i_1 
       (.I0(tmp_last_V_reg_391),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_reg_268),
        .O(\axi_last_V1_reg_167[0]_i_1_n_2 ));
  FDRE \axi_last_V1_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_reg_167[0]_i_1_n_2 ),
        .Q(axi_last_V1_reg_167),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACCFFFF0ACC0000)) 
    \axi_last_V_2_reg_243[0]_i_1 
       (.I0(eol_1_reg_198),
        .I1(\tmp_last_V_reg_391[0]_i_2_n_2 ),
        .I2(ap_phi_mux_eol_phi_fu_235_p41),
        .I3(axi_last_V_2_reg_2431),
        .I4(ap_condition_145),
        .I5(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .O(\axi_last_V_2_reg_243[0]_i_1_n_2 ));
  FDRE \axi_last_V_2_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_2_reg_243[0]_i_1_n_2 ),
        .Q(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_reg_268[0]_i_1 
       (.I0(eol_1_reg_198),
        .I1(ap_CS_fsm_state7),
        .I2(stream_in_V_last_V_0_payload_B),
        .I3(stream_in_V_last_V_0_sel),
        .I4(stream_in_V_last_V_0_payload_A),
        .O(\axi_last_V_3_reg_268[0]_i_1_n_2 ));
  FDRE \axi_last_V_3_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\axi_last_V_3_reg_268[0]_i_1_n_2 ),
        .Q(axi_last_V_3_reg_268),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_1_reg_198[0]_i_1 
       (.I0(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .I1(img_data_stream_1_V_write),
        .I2(axi_last_V1_reg_167),
        .O(\eol_1_reg_198[0]_i_1_n_2 ));
  FDRE \eol_1_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_209[23]_i_1_n_2 ),
        .D(\eol_1_reg_198[0]_i_1_n_2 ),
        .Q(eol_1_reg_198),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \eol_2_reg_292[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_reg_292_reg_n_2_[0] ),
        .I2(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I3(ap_CS_fsm_state8),
        .O(eol_2_reg_292));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_reg_292[0]_i_2 
       (.I0(\eol_reg_231_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(stream_in_V_last_V_0_payload_B),
        .I3(stream_in_V_last_V_0_sel),
        .I4(stream_in_V_last_V_0_payload_A),
        .O(\eol_2_reg_292[0]_i_2_n_2 ));
  FDRE \eol_2_reg_292_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_292),
        .D(\eol_2_reg_292[0]_i_2_n_2 ),
        .Q(\eol_2_reg_292_reg_n_2_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC5C0)) 
    \eol_reg_231[0]_i_1 
       (.I0(p_1_in),
        .I1(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .I2(img_data_stream_1_V_write),
        .I3(\eol_reg_231_reg_n_2_[0] ),
        .O(\eol_reg_231[0]_i_1_n_2 ));
  FDRE \eol_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_reg_231[0]_i_1_n_2 ),
        .Q(\eol_reg_231_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_412[0]_i_1 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\exitcond_reg_412_reg_n_2_[0] ),
        .O(\exitcond_reg_412[0]_i_1_n_2 ));
  FDRE \exitcond_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_412[0]_i_1_n_2 ),
        .Q(\exitcond_reg_412_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F777F0F0F000)) 
    grp_AXIvideo2Mat_fu_495_ap_start_reg_i_1
       (.I0(exitcond5_fu_321_p2),
        .I1(ap_CS_fsm_state4),
        .I2(Q[0]),
        .I3(ap_reg_ioackin_MAXI_WREADY),
        .I4(I_WREADY),
        .I5(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0),
        .O(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_407[0]_i_1 
       (.I0(t_V_reg_187[0]),
        .O(i_V_fu_327_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_407[10]_i_1 
       (.I0(t_V_reg_187[8]),
        .I1(t_V_reg_187[6]),
        .I2(\i_V_reg_407[10]_i_2_n_2 ),
        .I3(t_V_reg_187[7]),
        .I4(t_V_reg_187[9]),
        .I5(t_V_reg_187[10]),
        .O(i_V_fu_327_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_407[10]_i_2 
       (.I0(t_V_reg_187[5]),
        .I1(t_V_reg_187[3]),
        .I2(t_V_reg_187[1]),
        .I3(t_V_reg_187[0]),
        .I4(t_V_reg_187[2]),
        .I5(t_V_reg_187[4]),
        .O(\i_V_reg_407[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_407[1]_i_1 
       (.I0(t_V_reg_187[0]),
        .I1(t_V_reg_187[1]),
        .O(i_V_fu_327_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_407[2]_i_1 
       (.I0(t_V_reg_187[0]),
        .I1(t_V_reg_187[1]),
        .I2(t_V_reg_187[2]),
        .O(i_V_fu_327_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_407[3]_i_1 
       (.I0(t_V_reg_187[1]),
        .I1(t_V_reg_187[0]),
        .I2(t_V_reg_187[2]),
        .I3(t_V_reg_187[3]),
        .O(i_V_fu_327_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_407[4]_i_1 
       (.I0(t_V_reg_187[2]),
        .I1(t_V_reg_187[0]),
        .I2(t_V_reg_187[1]),
        .I3(t_V_reg_187[3]),
        .I4(t_V_reg_187[4]),
        .O(i_V_fu_327_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_407[5]_i_1 
       (.I0(t_V_reg_187[3]),
        .I1(t_V_reg_187[1]),
        .I2(t_V_reg_187[0]),
        .I3(t_V_reg_187[2]),
        .I4(t_V_reg_187[4]),
        .I5(t_V_reg_187[5]),
        .O(i_V_fu_327_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_407[6]_i_1 
       (.I0(\i_V_reg_407[10]_i_2_n_2 ),
        .I1(t_V_reg_187[6]),
        .O(i_V_fu_327_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_407[7]_i_1 
       (.I0(\i_V_reg_407[10]_i_2_n_2 ),
        .I1(t_V_reg_187[6]),
        .I2(t_V_reg_187[7]),
        .O(i_V_fu_327_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_407[8]_i_1 
       (.I0(t_V_reg_187[6]),
        .I1(\i_V_reg_407[10]_i_2_n_2 ),
        .I2(t_V_reg_187[7]),
        .I3(t_V_reg_187[8]),
        .O(i_V_fu_327_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_407[9]_i_1 
       (.I0(t_V_reg_187[7]),
        .I1(\i_V_reg_407[10]_i_2_n_2 ),
        .I2(t_V_reg_187[6]),
        .I3(t_V_reg_187[8]),
        .I4(t_V_reg_187[9]),
        .O(i_V_fu_327_p2[9]));
  FDRE \i_V_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[0]),
        .Q(i_V_reg_407[0]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[10]),
        .Q(i_V_reg_407[10]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[1]),
        .Q(i_V_reg_407[1]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[2]),
        .Q(i_V_reg_407[2]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[3]),
        .Q(i_V_reg_407[3]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[4]),
        .Q(i_V_reg_407[4]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[5]),
        .Q(i_V_reg_407[5]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[6]),
        .Q(i_V_reg_407[6]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[7]),
        .Q(i_V_reg_407[7]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[8]),
        .Q(i_V_reg_407[8]),
        .R(1'b0));
  FDRE \i_V_reg_407_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_327_p2[9]),
        .Q(i_V_reg_407[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    internal_full_n_i_2__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_reg_412_reg_n_2_[0] ),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(img0_data_stream_2_s_full_n),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    internal_full_n_i_2__3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_reg_412_reg_n_2_[0] ),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(img0_data_stream_1_s_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    internal_full_n_i_2__4
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_reg_412_reg_n_2_[0] ),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(img0_data_stream_0_s_full_n),
        .O(internal_full_n_reg_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[0]_i_1 
       (.I0(p_Val2_s_reg_256[0]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[0]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[0]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[10]_i_1 
       (.I0(p_Val2_s_reg_256[10]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[10]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[10]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[11]_i_1 
       (.I0(p_Val2_s_reg_256[11]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[11]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[11]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[12]_i_1 
       (.I0(p_Val2_s_reg_256[12]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[12]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[12]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[13]_i_1 
       (.I0(p_Val2_s_reg_256[13]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[13]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[13]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[14]_i_1 
       (.I0(p_Val2_s_reg_256[14]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[14]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[14]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[15]_i_1 
       (.I0(p_Val2_s_reg_256[15]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[15]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[15]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[16]_i_1 
       (.I0(p_Val2_s_reg_256[16]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[16]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[16]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[17]_i_1 
       (.I0(p_Val2_s_reg_256[17]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[17]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[17]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[18]_i_1 
       (.I0(p_Val2_s_reg_256[18]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[18]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[18]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[19]_i_1 
       (.I0(p_Val2_s_reg_256[19]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[19]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[19]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[1]_i_1 
       (.I0(p_Val2_s_reg_256[1]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[1]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[1]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[20]_i_1 
       (.I0(p_Val2_s_reg_256[20]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[20]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[20]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[21]_i_1 
       (.I0(p_Val2_s_reg_256[21]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[21]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[21]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[22]_i_1 
       (.I0(p_Val2_s_reg_256[22]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[22]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[22]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[22]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_reg_256[23]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(ap_condition_145));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[23]_i_2 
       (.I0(p_Val2_s_reg_256[23]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[23]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[23]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[23]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Val2_s_reg_256[23]_i_3 
       (.I0(\exitcond_reg_412_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_2),
        .O(ap_phi_mux_eol_phi_fu_235_p41));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \p_Val2_s_reg_256[23]_i_4 
       (.I0(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(\eol_reg_231_reg_n_2_[0] ),
        .I3(sof_1_fu_124),
        .I4(exitcond_fu_333_p2),
        .O(axi_last_V_2_reg_2431));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[2]_i_1 
       (.I0(p_Val2_s_reg_256[2]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[2]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[2]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[3]_i_1 
       (.I0(p_Val2_s_reg_256[3]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[3]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[3]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[4]_i_1 
       (.I0(p_Val2_s_reg_256[4]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[4]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[4]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[5]_i_1 
       (.I0(p_Val2_s_reg_256[5]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[5]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[5]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[6]_i_1 
       (.I0(p_Val2_s_reg_256[6]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[6]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[6]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[7]_i_1 
       (.I0(p_Val2_s_reg_256[7]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[7]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[7]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[8]_i_1 
       (.I0(p_Val2_s_reg_256[8]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[8]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[8]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_256[9]_i_1 
       (.I0(p_Val2_s_reg_256[9]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[9]),
        .I3(axi_last_V_2_reg_2431),
        .I4(\tmp_data_V_reg_383[9]_i_1_n_2 ),
        .O(\p_Val2_s_reg_256[9]_i_1_n_2 ));
  FDRE \p_Val2_s_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[0]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[10]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[11]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[12]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[13]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[14]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[15]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[16]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[17]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[18]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[19]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[1]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[20]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[21]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[22]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[23]_i_2_n_2 ),
        .Q(p_Val2_s_reg_256[23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[2]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[3]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[4]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[5]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[6]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[7]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[8]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_145),
        .D(\p_Val2_s_reg_256[9]_i_1_n_2 ),
        .Q(p_Val2_s_reg_256[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    \sof_1_fu_124[0]_i_1 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(sof_1_fu_124),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_fu_124[0]_i_1_n_2 ));
  FDRE \sof_1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_fu_124[0]_i_1_n_2 ),
        .Q(sof_1_fu_124),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    stream_in_V_data_V_0_sel_rd_i_1
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_data_V_0_state_reg[0]_0 ),
        .I2(stream_in_V_data_V_0_sel),
        .O(stream_in_V_data_V_0_sel_rd_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hEFC00000)) 
    \stream_in_V_data_V_0_state[0]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(stream_in_TVALID),
        .I2(stream_in_V_data_V_0_ack_in),
        .I3(\stream_in_V_data_V_0_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_in_V_data_V_0_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \stream_in_V_data_V_0_state[1]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_data_V_0_state_reg[0]_0 ),
        .I2(stream_in_TVALID),
        .I3(stream_in_V_data_V_0_ack_in),
        .O(stream_in_V_data_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hEC00F000)) 
    \stream_in_V_dest_V_0_state[0]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(stream_in_TVALID),
        .I2(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(stream_in_TREADY),
        .O(\stream_in_V_dest_V_0_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \stream_in_V_dest_V_0_state[1]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I2(stream_in_TVALID),
        .I3(stream_in_TREADY),
        .O(stream_in_V_dest_V_0_state));
  LUT6 #(
    .INIT(64'h000D0D0DFFFFFFFF)) 
    \stream_in_V_dest_V_0_state[1]_i_2 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_3_n_2 ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_NS_fsm119_out),
        .I3(ap_CS_fsm_state2),
        .I4(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \stream_in_V_dest_V_0_state[1]_i_3 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(brmerge_fu_348_p2),
        .O(\stream_in_V_dest_V_0_state[1]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \stream_in_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I2(\eol_2_reg_292_reg_n_2_[0] ),
        .O(ap_NS_fsm119_out));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    stream_in_V_last_V_0_sel_rd_i_1
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_last_V_0_state_reg[0]_0 ),
        .I2(stream_in_V_last_V_0_sel),
        .O(stream_in_V_last_V_0_sel_rd_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hEFC00000)) 
    \stream_in_V_last_V_0_state[0]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(stream_in_TVALID),
        .I2(stream_in_V_last_V_0_ack_in),
        .I3(\stream_in_V_last_V_0_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_in_V_last_V_0_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \stream_in_V_last_V_0_state[1]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_last_V_0_state_reg[0]_0 ),
        .I2(stream_in_TVALID),
        .I3(stream_in_V_last_V_0_ack_in),
        .O(stream_in_V_last_V_0_state));
  LUT3 #(
    .INIT(8'hB4)) 
    stream_in_V_user_V_0_sel_rd_i_1
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_user_V_0_state_reg[0]_0 ),
        .I2(stream_in_V_user_V_0_sel),
        .O(stream_in_V_user_V_0_sel_rd_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEFC00000)) 
    \stream_in_V_user_V_0_state[0]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(stream_in_TVALID),
        .I2(stream_in_V_user_V_0_ack_in),
        .I3(\stream_in_V_user_V_0_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_in_V_user_V_0_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \stream_in_V_user_V_0_state[1]_i_1 
       (.I0(\stream_in_V_dest_V_0_state[1]_i_2_n_2 ),
        .I1(\stream_in_V_user_V_0_state_reg[0]_0 ),
        .I2(stream_in_TVALID),
        .I3(stream_in_V_user_V_0_ack_in),
        .O(stream_in_V_user_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_220[0]_i_1 
       (.I0(t_V_3_reg_220_reg__0[0]),
        .O(j_V_fu_339_p2[0]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \t_V_3_reg_220[10]_i_1 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(p_1_in),
        .O(t_V_3_reg_220));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_3_reg_220[10]_i_2 
       (.I0(exitcond_fu_333_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(sof_1_fu_1240));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_220[10]_i_3 
       (.I0(t_V_3_reg_220_reg__0[8]),
        .I1(t_V_3_reg_220_reg__0[6]),
        .I2(\t_V_3_reg_220[10]_i_4_n_2 ),
        .I3(t_V_3_reg_220_reg__0[7]),
        .I4(t_V_3_reg_220_reg__0[9]),
        .I5(t_V_3_reg_220_reg__0[10]),
        .O(j_V_fu_339_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_3_reg_220[10]_i_4 
       (.I0(t_V_3_reg_220_reg__0[5]),
        .I1(t_V_3_reg_220_reg__0[3]),
        .I2(t_V_3_reg_220_reg__0[1]),
        .I3(t_V_3_reg_220_reg__0[0]),
        .I4(t_V_3_reg_220_reg__0[2]),
        .I5(t_V_3_reg_220_reg__0[4]),
        .O(\t_V_3_reg_220[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_220[1]_i_1 
       (.I0(t_V_3_reg_220_reg__0[0]),
        .I1(t_V_3_reg_220_reg__0[1]),
        .O(j_V_fu_339_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_220[2]_i_1 
       (.I0(t_V_3_reg_220_reg__0[0]),
        .I1(t_V_3_reg_220_reg__0[1]),
        .I2(t_V_3_reg_220_reg__0[2]),
        .O(j_V_fu_339_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_220[3]_i_1 
       (.I0(t_V_3_reg_220_reg__0[1]),
        .I1(t_V_3_reg_220_reg__0[0]),
        .I2(t_V_3_reg_220_reg__0[2]),
        .I3(t_V_3_reg_220_reg__0[3]),
        .O(j_V_fu_339_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_220[4]_i_1 
       (.I0(t_V_3_reg_220_reg__0[2]),
        .I1(t_V_3_reg_220_reg__0[0]),
        .I2(t_V_3_reg_220_reg__0[1]),
        .I3(t_V_3_reg_220_reg__0[3]),
        .I4(t_V_3_reg_220_reg__0[4]),
        .O(j_V_fu_339_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_220[5]_i_1 
       (.I0(t_V_3_reg_220_reg__0[3]),
        .I1(t_V_3_reg_220_reg__0[1]),
        .I2(t_V_3_reg_220_reg__0[0]),
        .I3(t_V_3_reg_220_reg__0[2]),
        .I4(t_V_3_reg_220_reg__0[4]),
        .I5(t_V_3_reg_220_reg__0[5]),
        .O(j_V_fu_339_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_220[6]_i_1 
       (.I0(\t_V_3_reg_220[10]_i_4_n_2 ),
        .I1(t_V_3_reg_220_reg__0[6]),
        .O(j_V_fu_339_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_220[7]_i_1 
       (.I0(\t_V_3_reg_220[10]_i_4_n_2 ),
        .I1(t_V_3_reg_220_reg__0[6]),
        .I2(t_V_3_reg_220_reg__0[7]),
        .O(j_V_fu_339_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_220[8]_i_1 
       (.I0(t_V_3_reg_220_reg__0[6]),
        .I1(\t_V_3_reg_220[10]_i_4_n_2 ),
        .I2(t_V_3_reg_220_reg__0[7]),
        .I3(t_V_3_reg_220_reg__0[8]),
        .O(j_V_fu_339_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_220[9]_i_1 
       (.I0(t_V_3_reg_220_reg__0[7]),
        .I1(\t_V_3_reg_220[10]_i_4_n_2 ),
        .I2(t_V_3_reg_220_reg__0[6]),
        .I3(t_V_3_reg_220_reg__0[8]),
        .I4(t_V_3_reg_220_reg__0[9]),
        .O(j_V_fu_339_p2[9]));
  FDRE \t_V_3_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[0]),
        .Q(t_V_3_reg_220_reg__0[0]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[10]),
        .Q(t_V_3_reg_220_reg__0[10]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[1]),
        .Q(t_V_3_reg_220_reg__0[1]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[2]),
        .Q(t_V_3_reg_220_reg__0[2]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[3]),
        .Q(t_V_3_reg_220_reg__0[3]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[4]),
        .Q(t_V_3_reg_220_reg__0[4]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[5]),
        .Q(t_V_3_reg_220_reg__0[5]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[6]),
        .Q(t_V_3_reg_220_reg__0[6]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[7]),
        .Q(t_V_3_reg_220_reg__0[7]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[8]),
        .Q(t_V_3_reg_220_reg__0[8]),
        .R(t_V_3_reg_220));
  FDRE \t_V_3_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_fu_1240),
        .D(j_V_fu_339_p2[9]),
        .Q(t_V_3_reg_220_reg__0[9]),
        .R(t_V_3_reg_220));
  FDRE \t_V_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[0]),
        .Q(t_V_reg_187[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[10]),
        .Q(t_V_reg_187[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[1]),
        .Q(t_V_reg_187[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[2]),
        .Q(t_V_reg_187[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[3]),
        .Q(t_V_reg_187[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[4]),
        .Q(t_V_reg_187[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[5]),
        .Q(t_V_reg_187[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[6]),
        .Q(t_V_reg_187[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[7]),
        .Q(t_V_reg_187[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[8]),
        .Q(t_V_reg_187[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_407[9]),
        .Q(t_V_reg_187[9]),
        .R(ap_CS_fsm_state3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[0]_i_1 
       (.I0(p_Val2_s_reg_256[8]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[8]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[8]_i_1_n_2 ),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[1]_i_1 
       (.I0(p_Val2_s_reg_256[9]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[9]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[9]_i_1_n_2 ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[2]_i_1 
       (.I0(p_Val2_s_reg_256[10]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[10]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[10]_i_1_n_2 ),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[3]_i_1 
       (.I0(p_Val2_s_reg_256[11]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[11]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[11]_i_1_n_2 ),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[4]_i_1 
       (.I0(p_Val2_s_reg_256[12]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[12]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[12]_i_1_n_2 ),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[5]_i_1 
       (.I0(p_Val2_s_reg_256[13]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[13]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[13]_i_1_n_2 ),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[6]_i_1 
       (.I0(p_Val2_s_reg_256[14]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[14]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[14]_i_1_n_2 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_32_reg_430[7]_i_1 
       (.I0(p_Val2_s_reg_256[15]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[15]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[15]_i_1_n_2 ),
        .O(p_0_in[7]));
  FDRE \tmp_32_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[0]),
        .Q(img_data_stream_1_V_din[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[1]),
        .Q(img_data_stream_1_V_din[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[2]),
        .Q(img_data_stream_1_V_din[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[3]),
        .Q(img_data_stream_1_V_din[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[4]),
        .Q(img_data_stream_1_V_din[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[5]),
        .Q(img_data_stream_1_V_din[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[6]),
        .Q(img_data_stream_1_V_din[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(p_0_in[7]),
        .Q(img_data_stream_1_V_din[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[0]_i_1 
       (.I0(p_Val2_s_reg_256[16]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[16]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[16]_i_1_n_2 ),
        .O(\tmp_33_reg_435[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[1]_i_1 
       (.I0(p_Val2_s_reg_256[17]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[17]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[17]_i_1_n_2 ),
        .O(\tmp_33_reg_435[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[2]_i_1 
       (.I0(p_Val2_s_reg_256[18]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[18]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[18]_i_1_n_2 ),
        .O(\tmp_33_reg_435[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[3]_i_1 
       (.I0(p_Val2_s_reg_256[19]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[19]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[19]_i_1_n_2 ),
        .O(\tmp_33_reg_435[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[4]_i_1 
       (.I0(p_Val2_s_reg_256[20]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[20]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[20]_i_1_n_2 ),
        .O(\tmp_33_reg_435[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[5]_i_1 
       (.I0(p_Val2_s_reg_256[21]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[21]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[21]_i_1_n_2 ),
        .O(\tmp_33_reg_435[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[6]_i_1 
       (.I0(p_Val2_s_reg_256[22]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[22]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[22]_i_1_n_2 ),
        .O(\tmp_33_reg_435[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_33_reg_435[7]_i_1 
       (.I0(p_Val2_s_reg_256[23]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[23]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[23]_i_1_n_2 ),
        .O(\tmp_33_reg_435[7]_i_1_n_2 ));
  FDRE \tmp_33_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[0]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[0]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[1]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[1]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[2]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[2]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[3]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[3]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[4]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[4]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[5]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[5]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[6]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[6]),
        .R(1'b0));
  FDRE \tmp_33_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_33_reg_435[7]_i_1_n_2 ),
        .Q(img_data_stream_2_V_din[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[0]_i_1 
       (.I0(p_Val2_s_reg_256[0]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[0]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[0]_i_1_n_2 ),
        .O(\tmp_96_reg_425[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[1]_i_1 
       (.I0(p_Val2_s_reg_256[1]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[1]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[1]_i_1_n_2 ),
        .O(\tmp_96_reg_425[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[2]_i_1 
       (.I0(p_Val2_s_reg_256[2]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[2]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[2]_i_1_n_2 ),
        .O(\tmp_96_reg_425[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[3]_i_1 
       (.I0(p_Val2_s_reg_256[3]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[3]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[3]_i_1_n_2 ),
        .O(\tmp_96_reg_425[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[4]_i_1 
       (.I0(p_Val2_s_reg_256[4]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[4]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[4]_i_1_n_2 ),
        .O(\tmp_96_reg_425[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[5]_i_1 
       (.I0(p_Val2_s_reg_256[5]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[5]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[5]_i_1_n_2 ),
        .O(\tmp_96_reg_425[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[6]_i_1 
       (.I0(p_Val2_s_reg_256[6]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[6]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[6]_i_1_n_2 ),
        .O(\tmp_96_reg_425[6]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_96_reg_425[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_fu_333_p2),
        .O(tmp_32_reg_4300));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_96_reg_425[7]_i_2 
       (.I0(p_Val2_s_reg_256[7]),
        .I1(ap_phi_mux_eol_phi_fu_235_p41),
        .I2(axi_data_V_1_reg_209[7]),
        .I3(brmerge_fu_348_p2),
        .I4(\tmp_data_V_reg_383[7]_i_1_n_2 ),
        .O(\tmp_96_reg_425[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \tmp_96_reg_425[7]_i_3 
       (.I0(sof_1_fu_124),
        .I1(\eol_reg_231_reg_n_2_[0] ),
        .I2(\exitcond_reg_412_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_2),
        .I5(\axi_last_V_2_reg_243_reg_n_2_[0] ),
        .O(brmerge_fu_348_p2));
  FDRE \tmp_96_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[0]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[0]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[1]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[1]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[2]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[2]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[3]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[3]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[4]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[4]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[5]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[5]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[6]_i_1_n_2 ),
        .Q(img_data_stream_0_V_din[6]),
        .R(1'b0));
  FDRE \tmp_96_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(tmp_32_reg_4300),
        .D(\tmp_96_reg_425[7]_i_2_n_2 ),
        .Q(img_data_stream_0_V_din[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[0]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [0]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [0]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[10]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [10]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [10]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[11]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [11]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [11]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[12]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [12]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [12]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[13]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [13]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [13]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[14]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [14]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [14]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[15]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [15]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [15]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[16]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [16]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [16]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[17]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [17]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [17]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[18]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [18]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [18]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[19]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [19]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [19]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[1]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [1]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [1]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[20]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [20]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [20]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[21]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [21]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [21]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[22]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [22]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [22]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[23]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [23]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [23]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[2]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [2]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [2]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[3]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [3]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [3]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[4]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [4]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [4]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[5]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [5]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [5]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[6]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [6]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [6]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[7]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [7]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [7]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[8]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [8]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [8]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_383[9]_i_1 
       (.I0(\stream_in_V_data_V_0_payload_B_reg[23] [9]),
        .I1(\stream_in_V_data_V_0_payload_A_reg[23] [9]),
        .I2(stream_in_V_data_V_0_sel),
        .O(\tmp_data_V_reg_383[9]_i_1_n_2 ));
  FDRE \tmp_data_V_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[0]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[10]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[11]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[12]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[13]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[14]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[15]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[16]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[17]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[18]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[19]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[1]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[20]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[21]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[22]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[23]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[2]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[3]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[4]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[5]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[6]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[7]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[8]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_383_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_data_V_reg_383[9]_i_1_n_2 ),
        .Q(tmp_data_V_reg_383[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_391[0]_i_1 
       (.I0(\stream_in_V_dest_V_0_state_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm28_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_391[0]_i_2 
       (.I0(stream_in_V_last_V_0_payload_B),
        .I1(stream_in_V_last_V_0_sel),
        .I2(stream_in_V_last_V_0_payload_A),
        .O(\tmp_last_V_reg_391[0]_i_2_n_2 ));
  FDRE \tmp_last_V_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm28_out),
        .D(\tmp_last_V_reg_391[0]_i_2_n_2 ),
        .Q(tmp_last_V_reg_391),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (\mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    E,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    grp_CvtColor_fu_516_ap_start_reg_reg,
    D,
    \SRL_SIG_reg[0][7] ,
    Q,
    img1_data_stream_2_s_full_n,
    \ap_CS_fsm_reg[7] ,
    img1_data_stream_1_s_full_n,
    \ap_CS_fsm_reg[7]_0 ,
    img1_data_stream_0_s_full_n,
    img0_data_stream_2_s_empty_n,
    img0_data_stream_1_s_empty_n,
    img0_data_stream_0_s_empty_n,
    grp_CvtColor_fu_516_ap_start_reg_reg_0,
    ARESET,
    ap_clk,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    ap_rst_n);
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [0:0]E;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output grp_CvtColor_fu_516_ap_start_reg_reg;
  output [1:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input [1:0]Q;
  input img1_data_stream_2_s_full_n;
  input \ap_CS_fsm_reg[7] ;
  input img1_data_stream_1_s_full_n;
  input \ap_CS_fsm_reg[7]_0 ;
  input img1_data_stream_0_s_full_n;
  input img0_data_stream_2_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input img0_data_stream_0_s_empty_n;
  input grp_CvtColor_fu_516_ap_start_reg_reg_0;
  input ARESET;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input [7:0]\SRL_SIG_reg[0][7]_2 ;
  input ap_rst_n;

  wire ARESET;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_2 ;
  wire \SRL_SIG[0][3]_i_2_n_2 ;
  wire \SRL_SIG[0][3]_i_3_n_2 ;
  wire \SRL_SIG[0][7]_i_3_n_2 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_2 ;
  wire \ap_CS_fsm[2]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_4_n_2 ;
  wire \ap_CS_fsm[3]_i_2__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter4_i_1_n_2;
  wire ap_enable_reg_pp0_iter4_reg_n_2;
  wire ap_rst_n;
  wire exitcond1_fu_223_p2;
  wire exitcond_fu_235_p2;
  wire \exitcond_reg_354[0]_i_1_n_2 ;
  wire exitcond_reg_354_pp0_iter1_reg;
  wire \exitcond_reg_354_pp0_iter1_reg[0]_i_1_n_2 ;
  wire exitcond_reg_354_pp0_iter2_reg;
  wire \exitcond_reg_354_pp0_iter2_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_354_pp0_iter3_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ;
  wire \exitcond_reg_354_reg_n_2_[0] ;
  wire grp_CvtColor_fu_516_ap_start_reg_reg;
  wire grp_CvtColor_fu_516_ap_start_reg_reg_0;
  wire [10:0]i_1_fu_229_p2;
  wire [10:0]i_1_reg_349;
  wire \i_1_reg_349[10]_i_2_n_2 ;
  wire i_reg_201;
  wire \i_reg_201_reg_n_2_[0] ;
  wire \i_reg_201_reg_n_2_[10] ;
  wire \i_reg_201_reg_n_2_[1] ;
  wire \i_reg_201_reg_n_2_[2] ;
  wire \i_reg_201_reg_n_2_[3] ;
  wire \i_reg_201_reg_n_2_[4] ;
  wire \i_reg_201_reg_n_2_[5] ;
  wire \i_reg_201_reg_n_2_[6] ;
  wire \i_reg_201_reg_n_2_[7] ;
  wire \i_reg_201_reg_n_2_[8] ;
  wire \i_reg_201_reg_n_2_[9] ;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire [10:0]j_1_fu_241_p2;
  wire j_reg_212;
  wire j_reg_2120;
  wire \j_reg_212[10]_i_6_n_2 ;
  wire \j_reg_212[10]_i_7_n_2 ;
  wire \j_reg_212[10]_i_8_n_2 ;
  wire [10:0]j_reg_212_reg__0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]p_Val2_14_reg_388;
  wire p_Val2_14_reg_3880;
  wire r_V_reg_3780;
  wire r_V_reg_378_reg_n_108;
  wire r_V_reg_378_reg_n_109;
  wire r_V_reg_378_reg_n_110;
  wire r_V_reg_378_reg_n_111;
  wire r_V_reg_378_reg_n_112;
  wire r_V_reg_378_reg_n_113;
  wire r_V_reg_378_reg_n_114;
  wire r_V_reg_378_reg_n_115;
  wire r_V_reg_378_reg_n_116;
  wire r_V_reg_378_reg_n_117;
  wire r_V_reg_378_reg_n_118;
  wire r_V_reg_378_reg_n_119;
  wire r_V_reg_378_reg_n_120;
  wire r_V_reg_378_reg_n_121;
  wire r_V_reg_378_reg_n_122;
  wire r_V_reg_378_reg_n_123;
  wire r_V_reg_378_reg_n_124;
  wire r_V_reg_378_reg_n_125;
  wire r_V_reg_378_reg_n_126;
  wire r_V_reg_378_reg_n_127;
  wire r_V_reg_378_reg_n_128;
  wire r_V_reg_378_reg_n_129;
  wire r_V_reg_378_reg_n_130;
  wire r_V_reg_378_reg_n_131;
  wire r_V_reg_378_reg_n_132;
  wire r_V_reg_378_reg_n_133;
  wire r_V_reg_378_reg_n_134;
  wire r_V_reg_378_reg_n_135;
  wire r_V_reg_378_reg_n_136;
  wire r_V_reg_378_reg_n_137;
  wire r_V_reg_378_reg_n_138;
  wire r_V_reg_378_reg_n_139;
  wire r_V_reg_378_reg_n_140;
  wire r_V_reg_378_reg_n_141;
  wire r_V_reg_378_reg_n_142;
  wire r_V_reg_378_reg_n_143;
  wire r_V_reg_378_reg_n_144;
  wire r_V_reg_378_reg_n_145;
  wire r_V_reg_378_reg_n_146;
  wire r_V_reg_378_reg_n_147;
  wire r_V_reg_378_reg_n_148;
  wire r_V_reg_378_reg_n_149;
  wire r_V_reg_378_reg_n_150;
  wire r_V_reg_378_reg_n_151;
  wire r_V_reg_378_reg_n_152;
  wire r_V_reg_378_reg_n_153;
  wire r_V_reg_378_reg_n_154;
  wire r_V_reg_378_reg_n_155;
  wire subsamble_mac_mulcud_U12_n_10;
  wire subsamble_mac_mulcud_U12_n_13;
  wire subsamble_mac_mulcud_U12_n_2;
  wire subsamble_mac_mulcud_U12_n_3;
  wire subsamble_mac_mulcud_U12_n_4;
  wire subsamble_mac_mulcud_U12_n_5;
  wire subsamble_mac_mulcud_U12_n_6;
  wire subsamble_mac_mulcud_U12_n_7;
  wire subsamble_mac_mulcud_U12_n_8;
  wire subsamble_mac_mulcud_U12_n_9;
  wire subsamble_mac_muldEe_U13_n_10;
  wire subsamble_mac_muldEe_U13_n_11;
  wire subsamble_mac_muldEe_U13_n_12;
  wire subsamble_mac_muldEe_U13_n_13;
  wire subsamble_mac_muldEe_U13_n_14;
  wire subsamble_mac_muldEe_U13_n_15;
  wire subsamble_mac_muldEe_U13_n_16;
  wire subsamble_mac_muldEe_U13_n_17;
  wire subsamble_mac_muldEe_U13_n_18;
  wire subsamble_mac_muldEe_U13_n_19;
  wire subsamble_mac_muldEe_U13_n_2;
  wire subsamble_mac_muldEe_U13_n_20;
  wire subsamble_mac_muldEe_U13_n_21;
  wire subsamble_mac_muldEe_U13_n_22;
  wire subsamble_mac_muldEe_U13_n_23;
  wire subsamble_mac_muldEe_U13_n_24;
  wire subsamble_mac_muldEe_U13_n_25;
  wire subsamble_mac_muldEe_U13_n_26;
  wire subsamble_mac_muldEe_U13_n_27;
  wire subsamble_mac_muldEe_U13_n_28;
  wire subsamble_mac_muldEe_U13_n_29;
  wire subsamble_mac_muldEe_U13_n_3;
  wire subsamble_mac_muldEe_U13_n_30;
  wire subsamble_mac_muldEe_U13_n_4;
  wire subsamble_mac_muldEe_U13_n_5;
  wire subsamble_mac_muldEe_U13_n_6;
  wire subsamble_mac_muldEe_U13_n_7;
  wire subsamble_mac_muldEe_U13_n_8;
  wire subsamble_mac_muldEe_U13_n_9;
  wire tmp_89_reg_393;
  wire tmp_90_fu_278_p3;
  wire tmp_93_reg_3630;
  wire NLW_r_V_reg_378_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_reg_378_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_reg_378_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_reg_378_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_reg_378_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_reg_378_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_reg_378_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_reg_378_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_reg_378_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_reg_378_reg_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2822FFFFFFFF2222)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_2 ),
        .I3(p_Val2_14_reg_388[1]),
        .I4(tmp_89_reg_393),
        .I5(p_Val2_14_reg_388[0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT6 #(
    .INIT(64'h28FFFF22FF22FF22)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_2 ),
        .I3(p_Val2_14_reg_388[1]),
        .I4(p_Val2_14_reg_388[0]),
        .I5(tmp_89_reg_393),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_14_reg_388[6]),
        .I1(p_Val2_14_reg_388[4]),
        .I2(p_Val2_14_reg_388[5]),
        .I3(p_Val2_14_reg_388[3]),
        .I4(p_Val2_14_reg_388[2]),
        .O(\SRL_SIG[0][1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF22222822FFFF)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_2 ),
        .I3(p_Val2_14_reg_388[3]),
        .I4(p_Val2_14_reg_388[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_2 ),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'hFF2228FFFF22FF22)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_2 ),
        .I3(p_Val2_14_reg_388[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_2 ),
        .I5(p_Val2_14_reg_388[2]),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_14_reg_388[5]),
        .I1(p_Val2_14_reg_388[4]),
        .I2(p_Val2_14_reg_388[6]),
        .O(\SRL_SIG[0][3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_89_reg_393),
        .I1(p_Val2_14_reg_388[0]),
        .I2(p_Val2_14_reg_388[1]),
        .O(\SRL_SIG[0][3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF22228222FFFF)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(p_Val2_14_reg_388[5]),
        .I3(p_Val2_14_reg_388[6]),
        .I4(p_Val2_14_reg_388[4]),
        .I5(\SRL_SIG[0][7]_i_3_n_2 ),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT6 #(
    .INIT(64'hFF2282FFFF22FF22)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(p_Val2_14_reg_388[6]),
        .I3(p_Val2_14_reg_388[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_2 ),
        .I5(p_Val2_14_reg_388[4]),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT6 #(
    .INIT(64'hF28FF2F2F2F2F2F2)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_90_fu_278_p3),
        .I1(p_Val2_14_reg_388[7]),
        .I2(p_Val2_14_reg_388[6]),
        .I3(\SRL_SIG[0][7]_i_3_n_2 ),
        .I4(p_Val2_14_reg_388[5]),
        .I5(p_Val2_14_reg_388[4]),
        .O(\SRL_SIG_reg[0][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(img1_data_stream_0_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I4(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Val2_14_reg_388[7]),
        .I1(p_Val2_14_reg_388[6]),
        .I2(p_Val2_14_reg_388[4]),
        .I3(p_Val2_14_reg_388[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_2 ),
        .I5(tmp_90_fu_278_p3),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_14_reg_388[3]),
        .I1(p_Val2_14_reg_388[2]),
        .I2(p_Val2_14_reg_388[1]),
        .I3(p_Val2_14_reg_388[0]),
        .I4(tmp_89_reg_393),
        .O(\SRL_SIG[0][7]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .I2(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .I2(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_2 ),
        .I1(\ap_CS_fsm[2]_i_4_n_2 ),
        .I2(\i_reg_201_reg_n_2_[0] ),
        .I3(\i_reg_201_reg_n_2_[1] ),
        .I4(\i_reg_201_reg_n_2_[2] ),
        .O(exitcond1_fu_223_p2));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\i_reg_201_reg_n_2_[6] ),
        .I1(\i_reg_201_reg_n_2_[5] ),
        .I2(\i_reg_201_reg_n_2_[4] ),
        .I3(\i_reg_201_reg_n_2_[3] ),
        .O(\ap_CS_fsm[2]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\i_reg_201_reg_n_2_[9] ),
        .I1(\i_reg_201_reg_n_2_[10] ),
        .I2(\i_reg_201_reg_n_2_[8] ),
        .I3(\i_reg_201_reg_n_2_[7] ),
        .O(\ap_CS_fsm[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_235_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter4_reg_n_2),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .I2(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h80F08080)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .I2(Q[1]),
        .I3(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(exitcond_fu_235_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_rst_n),
        .I3(exitcond_fu_235_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ARESET));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_2),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter00),
        .O(ap_enable_reg_pp0_iter4_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter4_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_354[0]_i_1 
       (.I0(exitcond_fu_235_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_reg_354_reg_n_2_[0] ),
        .O(\exitcond_reg_354[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_354_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_354_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_reg_354_pp0_iter1_reg),
        .O(\exitcond_reg_354_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_354_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_354_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(exitcond_reg_354_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_reg_354_pp0_iter2_reg[0]_i_1 
       (.I0(exitcond_reg_354_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_reg_354_pp0_iter2_reg),
        .O(\exitcond_reg_354_pp0_iter2_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_354_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_354_pp0_iter2_reg[0]_i_1_n_2 ),
        .Q(exitcond_reg_354_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_reg_354_pp0_iter3_reg[0]_i_1 
       (.I0(exitcond_reg_354_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .O(\exitcond_reg_354_pp0_iter3_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_354_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_354_pp0_iter3_reg[0]_i_1_n_2 ),
        .Q(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_354[0]_i_1_n_2 ),
        .Q(\exitcond_reg_354_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_CvtColor_fu_516_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .I2(Q[0]),
        .I3(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .O(grp_CvtColor_fu_516_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_349[0]_i_1 
       (.I0(\i_reg_201_reg_n_2_[0] ),
        .O(i_1_fu_229_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_349[10]_i_1 
       (.I0(\i_reg_201_reg_n_2_[8] ),
        .I1(\i_reg_201_reg_n_2_[6] ),
        .I2(\i_1_reg_349[10]_i_2_n_2 ),
        .I3(\i_reg_201_reg_n_2_[7] ),
        .I4(\i_reg_201_reg_n_2_[9] ),
        .I5(\i_reg_201_reg_n_2_[10] ),
        .O(i_1_fu_229_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_349[10]_i_2 
       (.I0(\i_reg_201_reg_n_2_[5] ),
        .I1(\i_reg_201_reg_n_2_[3] ),
        .I2(\i_reg_201_reg_n_2_[1] ),
        .I3(\i_reg_201_reg_n_2_[0] ),
        .I4(\i_reg_201_reg_n_2_[2] ),
        .I5(\i_reg_201_reg_n_2_[4] ),
        .O(\i_1_reg_349[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_349[1]_i_1 
       (.I0(\i_reg_201_reg_n_2_[0] ),
        .I1(\i_reg_201_reg_n_2_[1] ),
        .O(i_1_fu_229_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_349[2]_i_1 
       (.I0(\i_reg_201_reg_n_2_[0] ),
        .I1(\i_reg_201_reg_n_2_[1] ),
        .I2(\i_reg_201_reg_n_2_[2] ),
        .O(i_1_fu_229_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_349[3]_i_1 
       (.I0(\i_reg_201_reg_n_2_[1] ),
        .I1(\i_reg_201_reg_n_2_[0] ),
        .I2(\i_reg_201_reg_n_2_[2] ),
        .I3(\i_reg_201_reg_n_2_[3] ),
        .O(i_1_fu_229_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_349[4]_i_1 
       (.I0(\i_reg_201_reg_n_2_[2] ),
        .I1(\i_reg_201_reg_n_2_[0] ),
        .I2(\i_reg_201_reg_n_2_[1] ),
        .I3(\i_reg_201_reg_n_2_[3] ),
        .I4(\i_reg_201_reg_n_2_[4] ),
        .O(i_1_fu_229_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_349[5]_i_1 
       (.I0(\i_reg_201_reg_n_2_[3] ),
        .I1(\i_reg_201_reg_n_2_[1] ),
        .I2(\i_reg_201_reg_n_2_[0] ),
        .I3(\i_reg_201_reg_n_2_[2] ),
        .I4(\i_reg_201_reg_n_2_[4] ),
        .I5(\i_reg_201_reg_n_2_[5] ),
        .O(i_1_fu_229_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_349[6]_i_1 
       (.I0(\i_1_reg_349[10]_i_2_n_2 ),
        .I1(\i_reg_201_reg_n_2_[6] ),
        .O(i_1_fu_229_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_349[7]_i_1 
       (.I0(\i_1_reg_349[10]_i_2_n_2 ),
        .I1(\i_reg_201_reg_n_2_[6] ),
        .I2(\i_reg_201_reg_n_2_[7] ),
        .O(i_1_fu_229_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_349[8]_i_1 
       (.I0(\i_reg_201_reg_n_2_[6] ),
        .I1(\i_1_reg_349[10]_i_2_n_2 ),
        .I2(\i_reg_201_reg_n_2_[7] ),
        .I3(\i_reg_201_reg_n_2_[8] ),
        .O(i_1_fu_229_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_349[9]_i_1 
       (.I0(\i_reg_201_reg_n_2_[7] ),
        .I1(\i_1_reg_349[10]_i_2_n_2 ),
        .I2(\i_reg_201_reg_n_2_[6] ),
        .I3(\i_reg_201_reg_n_2_[8] ),
        .I4(\i_reg_201_reg_n_2_[9] ),
        .O(i_1_fu_229_p2[9]));
  FDRE \i_1_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[0]),
        .Q(i_1_reg_349[0]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[10]),
        .Q(i_1_reg_349[10]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[1]),
        .Q(i_1_reg_349[1]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[2]),
        .Q(i_1_reg_349[2]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[3]),
        .Q(i_1_reg_349[3]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[4]),
        .Q(i_1_reg_349[4]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[5]),
        .Q(i_1_reg_349[5]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[6]),
        .Q(i_1_reg_349[6]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[7]),
        .Q(i_1_reg_349[7]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[8]),
        .Q(i_1_reg_349[8]),
        .R(1'b0));
  FDRE \i_1_reg_349_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_229_p2[9]),
        .Q(i_1_reg_349[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_201[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_CvtColor_fu_516_ap_start_reg_reg_0),
        .I2(ap_CS_fsm_state8),
        .O(i_reg_201));
  FDRE \i_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[0]),
        .Q(\i_reg_201_reg_n_2_[0] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[10]),
        .Q(\i_reg_201_reg_n_2_[10] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[1]),
        .Q(\i_reg_201_reg_n_2_[1] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[2]),
        .Q(\i_reg_201_reg_n_2_[2] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[3]),
        .Q(\i_reg_201_reg_n_2_[3] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[4]),
        .Q(\i_reg_201_reg_n_2_[4] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[5]),
        .Q(\i_reg_201_reg_n_2_[5] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[6]),
        .Q(\i_reg_201_reg_n_2_[6] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[7]),
        .Q(\i_reg_201_reg_n_2_[7] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[8]),
        .Q(\i_reg_201_reg_n_2_[8] ),
        .R(i_reg_201));
  FDRE \i_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_349[9]),
        .Q(\i_reg_201_reg_n_2_[9] ),
        .R(i_reg_201));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_212[0]_i_1 
       (.I0(j_reg_212_reg__0[0]),
        .O(j_1_fu_241_p2[0]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \j_reg_212[10]_i_1 
       (.I0(exitcond_fu_235_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter00),
        .O(j_reg_212));
  LUT4 #(
    .INIT(16'h0040)) 
    \j_reg_212[10]_i_2 
       (.I0(exitcond_fu_235_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_reg_2120));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_212[10]_i_3 
       (.I0(j_reg_212_reg__0[8]),
        .I1(j_reg_212_reg__0[6]),
        .I2(\j_reg_212[10]_i_6_n_2 ),
        .I3(j_reg_212_reg__0[7]),
        .I4(j_reg_212_reg__0[9]),
        .I5(j_reg_212_reg__0[10]),
        .O(j_1_fu_241_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \j_reg_212[10]_i_4 
       (.I0(\j_reg_212[10]_i_7_n_2 ),
        .I1(\j_reg_212[10]_i_8_n_2 ),
        .I2(j_reg_212_reg__0[0]),
        .I3(j_reg_212_reg__0[1]),
        .I4(j_reg_212_reg__0[2]),
        .O(exitcond_fu_235_p2));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_212[10]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_223_p2),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_212[10]_i_6 
       (.I0(j_reg_212_reg__0[5]),
        .I1(j_reg_212_reg__0[3]),
        .I2(j_reg_212_reg__0[1]),
        .I3(j_reg_212_reg__0[0]),
        .I4(j_reg_212_reg__0[2]),
        .I5(j_reg_212_reg__0[4]),
        .O(\j_reg_212[10]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \j_reg_212[10]_i_7 
       (.I0(j_reg_212_reg__0[6]),
        .I1(j_reg_212_reg__0[5]),
        .I2(j_reg_212_reg__0[3]),
        .I3(j_reg_212_reg__0[4]),
        .O(\j_reg_212[10]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_reg_212[10]_i_8 
       (.I0(j_reg_212_reg__0[10]),
        .I1(j_reg_212_reg__0[9]),
        .I2(j_reg_212_reg__0[8]),
        .I3(j_reg_212_reg__0[7]),
        .O(\j_reg_212[10]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_212[1]_i_1 
       (.I0(j_reg_212_reg__0[0]),
        .I1(j_reg_212_reg__0[1]),
        .O(j_1_fu_241_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_212[2]_i_1 
       (.I0(j_reg_212_reg__0[0]),
        .I1(j_reg_212_reg__0[1]),
        .I2(j_reg_212_reg__0[2]),
        .O(j_1_fu_241_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_212[3]_i_1 
       (.I0(j_reg_212_reg__0[1]),
        .I1(j_reg_212_reg__0[0]),
        .I2(j_reg_212_reg__0[2]),
        .I3(j_reg_212_reg__0[3]),
        .O(j_1_fu_241_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_212[4]_i_1 
       (.I0(j_reg_212_reg__0[2]),
        .I1(j_reg_212_reg__0[0]),
        .I2(j_reg_212_reg__0[1]),
        .I3(j_reg_212_reg__0[3]),
        .I4(j_reg_212_reg__0[4]),
        .O(j_1_fu_241_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_212[5]_i_1 
       (.I0(j_reg_212_reg__0[3]),
        .I1(j_reg_212_reg__0[1]),
        .I2(j_reg_212_reg__0[0]),
        .I3(j_reg_212_reg__0[2]),
        .I4(j_reg_212_reg__0[4]),
        .I5(j_reg_212_reg__0[5]),
        .O(j_1_fu_241_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_212[6]_i_1 
       (.I0(\j_reg_212[10]_i_6_n_2 ),
        .I1(j_reg_212_reg__0[6]),
        .O(j_1_fu_241_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_212[7]_i_1 
       (.I0(\j_reg_212[10]_i_6_n_2 ),
        .I1(j_reg_212_reg__0[6]),
        .I2(j_reg_212_reg__0[7]),
        .O(j_1_fu_241_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_212[8]_i_1 
       (.I0(j_reg_212_reg__0[6]),
        .I1(\j_reg_212[10]_i_6_n_2 ),
        .I2(j_reg_212_reg__0[7]),
        .I3(j_reg_212_reg__0[8]),
        .O(j_1_fu_241_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_212[9]_i_1 
       (.I0(j_reg_212_reg__0[7]),
        .I1(\j_reg_212[10]_i_6_n_2 ),
        .I2(j_reg_212_reg__0[6]),
        .I3(j_reg_212_reg__0[8]),
        .I4(j_reg_212_reg__0[9]),
        .O(j_1_fu_241_p2[9]));
  FDRE \j_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[0]),
        .Q(j_reg_212_reg__0[0]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[10]),
        .Q(j_reg_212_reg__0[10]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[1]),
        .Q(j_reg_212_reg__0[1]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[2]),
        .Q(j_reg_212_reg__0[2]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[3]),
        .Q(j_reg_212_reg__0[3]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[4]),
        .Q(j_reg_212_reg__0[4]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[5]),
        .Q(j_reg_212_reg__0[5]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[6]),
        .Q(j_reg_212_reg__0[6]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[7]),
        .Q(j_reg_212_reg__0[7]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[8]),
        .Q(j_reg_212_reg__0[8]),
        .R(j_reg_212));
  FDRE \j_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2120),
        .D(j_1_fu_241_p2[9]),
        .Q(j_reg_212_reg__0[9]),
        .R(j_reg_212));
  LUT6 #(
    .INIT(64'h00200000FFDFFFFF)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(img1_data_stream_2_s_full_n),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h00200000FFDFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(img1_data_stream_1_s_full_n),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(img1_data_stream_2_s_full_n),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(img1_data_stream_1_s_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(img1_data_stream_0_s_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(img0_data_stream_2_s_empty_n),
        .O(internal_full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(img0_data_stream_1_s_empty_n),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(Q[1]),
        .I1(\exitcond_reg_354_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(img0_data_stream_0_s_empty_n),
        .O(internal_full_n_reg_4));
  FDRE \p_Val2_14_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_9),
        .Q(p_Val2_14_reg_388[0]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_8),
        .Q(p_Val2_14_reg_388[1]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_7),
        .Q(p_Val2_14_reg_388[2]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_6),
        .Q(p_Val2_14_reg_388[3]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_5),
        .Q(p_Val2_14_reg_388[4]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_4),
        .Q(p_Val2_14_reg_388[5]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_3),
        .Q(p_Val2_14_reg_388[6]),
        .R(1'b0));
  FDRE \p_Val2_14_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_2),
        .Q(p_Val2_14_reg_388[7]),
        .R(1'b0));
  FDRE \r_V_5_reg_383_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(subsamble_mac_mulcud_U12_n_13),
        .Q(tmp_90_fu_278_p3),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_reg_378_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_reg_378_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[0][7]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_reg_378_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_reg_378_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_reg_378_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_93_reg_3630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_reg_3780),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_reg_378_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_reg_378_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_reg_378_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_reg_378_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_reg_378_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_reg_378_reg_n_108,r_V_reg_378_reg_n_109,r_V_reg_378_reg_n_110,r_V_reg_378_reg_n_111,r_V_reg_378_reg_n_112,r_V_reg_378_reg_n_113,r_V_reg_378_reg_n_114,r_V_reg_378_reg_n_115,r_V_reg_378_reg_n_116,r_V_reg_378_reg_n_117,r_V_reg_378_reg_n_118,r_V_reg_378_reg_n_119,r_V_reg_378_reg_n_120,r_V_reg_378_reg_n_121,r_V_reg_378_reg_n_122,r_V_reg_378_reg_n_123,r_V_reg_378_reg_n_124,r_V_reg_378_reg_n_125,r_V_reg_378_reg_n_126,r_V_reg_378_reg_n_127,r_V_reg_378_reg_n_128,r_V_reg_378_reg_n_129,r_V_reg_378_reg_n_130,r_V_reg_378_reg_n_131,r_V_reg_378_reg_n_132,r_V_reg_378_reg_n_133,r_V_reg_378_reg_n_134,r_V_reg_378_reg_n_135,r_V_reg_378_reg_n_136,r_V_reg_378_reg_n_137,r_V_reg_378_reg_n_138,r_V_reg_378_reg_n_139,r_V_reg_378_reg_n_140,r_V_reg_378_reg_n_141,r_V_reg_378_reg_n_142,r_V_reg_378_reg_n_143,r_V_reg_378_reg_n_144,r_V_reg_378_reg_n_145,r_V_reg_378_reg_n_146,r_V_reg_378_reg_n_147,r_V_reg_378_reg_n_148,r_V_reg_378_reg_n_149,r_V_reg_378_reg_n_150,r_V_reg_378_reg_n_151,r_V_reg_378_reg_n_152,r_V_reg_378_reg_n_153,r_V_reg_378_reg_n_154,r_V_reg_378_reg_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_reg_378_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    r_V_reg_378_reg_i_2
       (.I0(exitcond_reg_354_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(r_V_reg_3780));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_mulcud subsamble_mac_mulcud_U12
       (.P({subsamble_mac_mulcud_U12_n_2,subsamble_mac_mulcud_U12_n_3,subsamble_mac_mulcud_U12_n_4,subsamble_mac_mulcud_U12_n_5,subsamble_mac_mulcud_U12_n_6,subsamble_mac_mulcud_U12_n_7,subsamble_mac_mulcud_U12_n_8,subsamble_mac_mulcud_U12_n_9,subsamble_mac_mulcud_U12_n_10}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_2 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_2),
        .exitcond_reg_354_pp0_iter2_reg(exitcond_reg_354_pp0_iter2_reg),
        .\exitcond_reg_354_pp0_iter3_reg_reg[0] (\exitcond_reg_354_pp0_iter3_reg_reg_n_2_[0] ),
        .\exitcond_reg_354_reg[0] (\exitcond_reg_354_reg_n_2_[0] ),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .p({subsamble_mac_muldEe_U13_n_2,subsamble_mac_muldEe_U13_n_3,subsamble_mac_muldEe_U13_n_4,subsamble_mac_muldEe_U13_n_5,subsamble_mac_muldEe_U13_n_6,subsamble_mac_muldEe_U13_n_7,subsamble_mac_muldEe_U13_n_8,subsamble_mac_muldEe_U13_n_9,subsamble_mac_muldEe_U13_n_10,subsamble_mac_muldEe_U13_n_11,subsamble_mac_muldEe_U13_n_12,subsamble_mac_muldEe_U13_n_13,subsamble_mac_muldEe_U13_n_14,subsamble_mac_muldEe_U13_n_15,subsamble_mac_muldEe_U13_n_16,subsamble_mac_muldEe_U13_n_17,subsamble_mac_muldEe_U13_n_18,subsamble_mac_muldEe_U13_n_19,subsamble_mac_muldEe_U13_n_20,subsamble_mac_muldEe_U13_n_21,subsamble_mac_muldEe_U13_n_22,subsamble_mac_muldEe_U13_n_23,subsamble_mac_muldEe_U13_n_24,subsamble_mac_muldEe_U13_n_25,subsamble_mac_muldEe_U13_n_26,subsamble_mac_muldEe_U13_n_27,subsamble_mac_muldEe_U13_n_28,subsamble_mac_muldEe_U13_n_29,subsamble_mac_muldEe_U13_n_30}),
        .\r_V_5_reg_383_reg[29] (subsamble_mac_mulcud_U12_n_13),
        .tmp_90_fu_278_p3(tmp_90_fu_278_p3),
        .tmp_93_reg_3630(tmp_93_reg_3630));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_muldEe subsamble_mac_muldEe_U13
       (.PCOUT({r_V_reg_378_reg_n_108,r_V_reg_378_reg_n_109,r_V_reg_378_reg_n_110,r_V_reg_378_reg_n_111,r_V_reg_378_reg_n_112,r_V_reg_378_reg_n_113,r_V_reg_378_reg_n_114,r_V_reg_378_reg_n_115,r_V_reg_378_reg_n_116,r_V_reg_378_reg_n_117,r_V_reg_378_reg_n_118,r_V_reg_378_reg_n_119,r_V_reg_378_reg_n_120,r_V_reg_378_reg_n_121,r_V_reg_378_reg_n_122,r_V_reg_378_reg_n_123,r_V_reg_378_reg_n_124,r_V_reg_378_reg_n_125,r_V_reg_378_reg_n_126,r_V_reg_378_reg_n_127,r_V_reg_378_reg_n_128,r_V_reg_378_reg_n_129,r_V_reg_378_reg_n_130,r_V_reg_378_reg_n_131,r_V_reg_378_reg_n_132,r_V_reg_378_reg_n_133,r_V_reg_378_reg_n_134,r_V_reg_378_reg_n_135,r_V_reg_378_reg_n_136,r_V_reg_378_reg_n_137,r_V_reg_378_reg_n_138,r_V_reg_378_reg_n_139,r_V_reg_378_reg_n_140,r_V_reg_378_reg_n_141,r_V_reg_378_reg_n_142,r_V_reg_378_reg_n_143,r_V_reg_378_reg_n_144,r_V_reg_378_reg_n_145,r_V_reg_378_reg_n_146,r_V_reg_378_reg_n_147,r_V_reg_378_reg_n_148,r_V_reg_378_reg_n_149,r_V_reg_378_reg_n_150,r_V_reg_378_reg_n_151,r_V_reg_378_reg_n_152,r_V_reg_378_reg_n_153,r_V_reg_378_reg_n_154,r_V_reg_378_reg_n_155}),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_1 ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p({subsamble_mac_muldEe_U13_n_2,subsamble_mac_muldEe_U13_n_3,subsamble_mac_muldEe_U13_n_4,subsamble_mac_muldEe_U13_n_5,subsamble_mac_muldEe_U13_n_6,subsamble_mac_muldEe_U13_n_7,subsamble_mac_muldEe_U13_n_8,subsamble_mac_muldEe_U13_n_9,subsamble_mac_muldEe_U13_n_10,subsamble_mac_muldEe_U13_n_11,subsamble_mac_muldEe_U13_n_12,subsamble_mac_muldEe_U13_n_13,subsamble_mac_muldEe_U13_n_14,subsamble_mac_muldEe_U13_n_15,subsamble_mac_muldEe_U13_n_16,subsamble_mac_muldEe_U13_n_17,subsamble_mac_muldEe_U13_n_18,subsamble_mac_muldEe_U13_n_19,subsamble_mac_muldEe_U13_n_20,subsamble_mac_muldEe_U13_n_21,subsamble_mac_muldEe_U13_n_22,subsamble_mac_muldEe_U13_n_23,subsamble_mac_muldEe_U13_n_24,subsamble_mac_muldEe_U13_n_25,subsamble_mac_muldEe_U13_n_26,subsamble_mac_muldEe_U13_n_27,subsamble_mac_muldEe_U13_n_28,subsamble_mac_muldEe_U13_n_29,subsamble_mac_muldEe_U13_n_30}),
        .tmp_93_reg_3630(tmp_93_reg_3630));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_89_reg_393[0]_i_1 
       (.I0(exitcond_reg_354_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_14_reg_3880));
  FDRE \tmp_89_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_3880),
        .D(subsamble_mac_mulcud_U12_n_10),
        .Q(tmp_89_reg_393),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (D,
    SR,
    I_BREADY1,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \mOutPtr_reg[1] ,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    E,
    internal_full_n_reg_4,
    grp_Filter2D_fu_485_ap_start_reg_reg,
    p_dst_data_stream_0_V_din,
    Q,
    grp_Filter2D_fu_485_ap_start_reg_reg_0,
    I_BVALID,
    img1_data_stream_2_s_empty_n,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_0_s_empty_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_1_s_full_n,
    img2_data_stream_0_s_full_n,
    ap_rst_n,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    ARESET);
  output [1:0]D;
  output [0:0]SR;
  output I_BREADY1;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \mOutPtr_reg[1] ;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output [0:0]E;
  output internal_full_n_reg_4;
  output grp_Filter2D_fu_485_ap_start_reg_reg;
  output [7:0]p_dst_data_stream_0_V_din;
  input [2:0]Q;
  input grp_Filter2D_fu_485_ap_start_reg_reg_0;
  input I_BVALID;
  input img1_data_stream_2_s_empty_n;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_0_s_empty_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_0_s_full_n;
  input ap_rst_n;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input ARESET;

  wire ARESET;
  wire [1:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire I_BVALID;
  wire [0:0]ImagLoc_x_fu_983_p2;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \ap_CS_fsm[0]_i_1_n_2 ;
  wire \ap_CS_fsm[0]_i_2_n_2 ;
  wire \ap_CS_fsm[0]_i_3_n_2 ;
  wire \ap_CS_fsm[3]_i_2_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter3_i_1_n_2;
  wire ap_enable_reg_pp0_iter3_reg_n_2;
  wire ap_rst_n;
  wire brmerge_fu_1073_p2;
  wire brmerge_reg_2576;
  wire brmerge_reg_25760;
  wire ce0;
  wire ce1;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire exitcond_fu_955_p2;
  wire \exitcond_reg_2558[0]_i_1_n_2 ;
  wire exitcond_reg_2558_pp0_iter1_reg;
  wire \exitcond_reg_2558_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_2558_reg_n_2_[0] ;
  wire grp_Filter2D_fu_485_ap_ready;
  wire grp_Filter2D_fu_485_ap_start_reg_reg;
  wire grp_Filter2D_fu_485_ap_start_reg_reg_0;
  wire [10:0]i_V_fu_631_p2;
  wire [10:0]i_V_reg_2493;
  wire \i_V_reg_2493[10]_i_2_n_2 ;
  wire \i_V_reg_2493[6]_i_2_n_2 ;
  wire \icmp_reg_2507[0]_i_1_n_2 ;
  wire \icmp_reg_2507_reg_n_2_[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire [10:1]j_V_fu_961_p2;
  wire k_buf_0_val_3_U_n_2;
  wire k_buf_0_val_3_U_n_3;
  wire k_buf_0_val_3_U_n_4;
  wire k_buf_0_val_3_U_n_5;
  wire k_buf_0_val_3_U_n_6;
  wire k_buf_0_val_3_U_n_7;
  wire k_buf_0_val_3_U_n_8;
  wire k_buf_0_val_3_U_n_9;
  wire k_buf_0_val_4_U_n_2;
  wire k_buf_0_val_4_U_n_3;
  wire k_buf_0_val_4_U_n_4;
  wire k_buf_0_val_4_U_n_5;
  wire k_buf_0_val_4_U_n_6;
  wire k_buf_0_val_4_U_n_7;
  wire k_buf_0_val_4_U_n_8;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_11;
  wire k_buf_0_val_5_U_n_12;
  wire k_buf_0_val_5_U_n_13;
  wire k_buf_0_val_5_U_n_15;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_U_n_20;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_5;
  wire k_buf_0_val_5_U_n_6;
  wire k_buf_0_val_5_U_n_7;
  wire k_buf_0_val_5_U_n_8;
  wire k_buf_0_val_5_U_n_9;
  wire [10:2]k_buf_2_val_5_addr_reg_2641;
  wire \mOutPtr_reg[1] ;
  wire or_cond_i_i_reg_2567;
  wire \or_cond_i_i_reg_2567[0]_i_4_n_2 ;
  wire \or_cond_i_i_reg_2567[0]_i_5_n_2 ;
  wire or_cond_i_reg_2607;
  wire \or_cond_i_reg_2607[0]_i_1_n_2 ;
  wire or_cond_i_reg_2607_pp0_iter1_reg;
  wire \or_cond_i_reg_2607_pp0_iter1_reg[0]_i_1_n_2 ;
  wire or_cond_i_reg_2607_pp0_iter2_reg;
  wire \or_cond_i_reg_2607_pp0_iter2_reg[0]_i_1_n_2 ;
  wire p_1_in6_out;
  wire p_Val2_10_reg_27150;
  wire [7:1]p_Val2_1_fu_1725_p2;
  wire [7:0]p_Val2_9_fu_1773_p3;
  wire \p_Val2_9_reg_2710[0]_i_3_n_2 ;
  wire \p_Val2_9_reg_2710[0]_i_4_n_2 ;
  wire \p_Val2_9_reg_2710[0]_i_5_n_2 ;
  wire \p_Val2_9_reg_2710[0]_i_6_n_2 ;
  wire \p_Val2_9_reg_2710[0]_i_7_n_2 ;
  wire \p_Val2_9_reg_2710[0]_i_8_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_10_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_11_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_12_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_13_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_14_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_15_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_16_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_3_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_4_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_5_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_6_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_7_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_8_n_2 ;
  wire \p_Val2_9_reg_2710[4]_i_9_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_11_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_12_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_13_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_14_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_15_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_16_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_17_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_18_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_19_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_20_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_21_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_22_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_23_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_24_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_26_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_27_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_28_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_29_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_30_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_31_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_32_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_33_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_36_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_38_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_39_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_40_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_41_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_42_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_43_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_44_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_45_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_46_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_47_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_48_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_50_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_51_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_52_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_53_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_54_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_55_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_56_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_57_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_58_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_59_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_5_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_60_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_61_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_62_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_63_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_64_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_65_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_66_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_67_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_68_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_69_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_6_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_70_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_71_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_72_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_73_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_74_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_75_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_7_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_8_n_2 ;
  wire \p_Val2_9_reg_2710[7]_i_9_n_2 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_2 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_3 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_4 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_5 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_6 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_7 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_8 ;
  wire \p_Val2_9_reg_2710_reg[0]_i_2_n_9 ;
  wire \p_Val2_9_reg_2710_reg[4]_i_2_n_2 ;
  wire \p_Val2_9_reg_2710_reg[4]_i_2_n_3 ;
  wire \p_Val2_9_reg_2710_reg[4]_i_2_n_4 ;
  wire \p_Val2_9_reg_2710_reg[4]_i_2_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_10_n_2 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_10_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_10_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_10_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_25_n_2 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_25_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_25_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_25_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_2 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_6 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_7 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_8 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_34_n_9 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_35_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_35_n_9 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_6 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_7 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_8 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_37_n_9 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_3_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_3_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_2 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_4 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_6 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_7 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_8 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_49_n_9 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_4_n_3 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_4_n_5 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_4_n_8 ;
  wire \p_Val2_9_reg_2710_reg[7]_i_4_n_9 ;
  wire [7:0]p_dst_data_stream_0_V_din;
  wire [7:0]right_border_buf_0_1_fu_310;
  wire right_border_buf_0_1_fu_3100;
  wire [7:0]right_border_buf_0_2_fu_318;
  wire \right_border_buf_0_2_fu_318[7]_i_3_n_2 ;
  wire [7:0]right_border_buf_0_3_fu_322;
  wire [7:0]right_border_buf_0_4_fu_330;
  wire [7:0]right_border_buf_0_5_fu_334;
  wire [7:0]right_border_buf_0_s_fu_306;
  wire [1:0]row_assign_9_0_1_t_reg_2538;
  wire [1:0]row_assign_9_0_2_t_reg_2545;
  wire \row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ;
  wire \row_assign_9_0_2_t_reg_2545[1]_i_3_n_2 ;
  wire \row_assign_9_0_2_t_reg_2545[1]_i_4_n_2 ;
  wire \row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ;
  wire [1:1]row_assign_9_reg_2533;
  wire \row_assign_9_reg_2533[1]_i_10_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_11_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_12_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_13_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_14_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_15_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_16_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_17_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_18_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_19_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_20_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_21_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_22_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_23_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_24_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_25_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_26_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_27_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_28_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_3_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_6_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_7_n_2 ;
  wire \row_assign_9_reg_2533[1]_i_8_n_2 ;
  wire \row_assign_9_reg_2533_reg[1]_i_2_n_5 ;
  wire \row_assign_9_reg_2533_reg[1]_i_4_n_4 ;
  wire \row_assign_9_reg_2533_reg[1]_i_4_n_5 ;
  wire \row_assign_9_reg_2533_reg[1]_i_5_n_2 ;
  wire \row_assign_9_reg_2533_reg[1]_i_5_n_3 ;
  wire \row_assign_9_reg_2533_reg[1]_i_5_n_4 ;
  wire \row_assign_9_reg_2533_reg[1]_i_5_n_5 ;
  wire \row_assign_9_reg_2533_reg[1]_i_9_n_2 ;
  wire \row_assign_9_reg_2533_reg[1]_i_9_n_3 ;
  wire \row_assign_9_reg_2533_reg[1]_i_9_n_4 ;
  wire \row_assign_9_reg_2533_reg[1]_i_9_n_5 ;
  wire [9:0]sel0;
  wire [7:0]src_kernel_win_0_va_1_fu_238;
  wire src_kernel_win_0_va_1_fu_2380;
  wire [7:0]src_kernel_win_0_va_2_fu_242;
  wire [7:0]src_kernel_win_0_va_3_fu_246;
  wire [7:0]src_kernel_win_0_va_4_fu_250;
  wire [7:0]src_kernel_win_0_va_5_fu_254;
  wire [7:0]src_kernel_win_0_va_6_fu_1235_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_2647;
  wire src_kernel_win_0_va_6_reg_26470;
  wire [7:0]src_kernel_win_0_va_7_fu_1253_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_2654;
  wire [7:0]src_kernel_win_0_va_8_fu_1271_p3;
  wire [7:0]src_kernel_win_0_va_8_reg_2661;
  wire [7:0]src_kernel_win_0_va_fu_234;
  wire t_V_2_reg_598;
  wire t_V_2_reg_5980;
  wire \t_V_2_reg_598[10]_i_4_n_2 ;
  wire [10:0]t_V_2_reg_598_reg__0;
  wire \t_V_reg_587_reg_n_2_[0] ;
  wire \tmp_117_0_1_reg_2516[0]_i_1_n_2 ;
  wire \tmp_117_0_1_reg_2516_reg_n_2_[0] ;
  wire tmp_17_fu_1003_p2;
  wire tmp_1_fu_637_p2;
  wire tmp_1_reg_2498;
  wire \tmp_1_reg_2498[0]_i_1_n_2 ;
  wire \tmp_1_reg_2498[0]_i_3_n_2 ;
  wire \tmp_1_reg_2498[0]_i_4_n_2 ;
  wire [1:1]tmp_32_fu_867_p3;
  wire [1:1]tmp_36_fu_905_p3;
  wire [1:1]tmp_39_fu_829_p3;
  wire tmp_3_fu_703_p2;
  wire [1:0]tmp_5_reg_576;
  wire \tmp_5_reg_576[0]_i_1_n_2 ;
  wire \tmp_5_reg_576[1]_i_1_n_2 ;
  wire [1:0]tmp_67_reg_2571;
  wire tmp_73_0_0_not_fu_643_p2;
  wire tmp_73_0_0_not_reg_2502;
  wire \tmp_8_reg_2512[0]_i_1_n_2 ;
  wire \tmp_8_reg_2512_reg_n_2_[0] ;
  wire tmp_9_fu_677_p2;
  wire tmp_9_reg_2520;
  wire [3:0]\NLW_p_Val2_9_reg_2710_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_9_reg_2710_reg[7]_i_25_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_9_reg_2710_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_9_reg_2710_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_9_reg_2710_reg[7]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_9_reg_2710_reg[7]_i_35_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_9_reg_2710_reg[7]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_9_reg_2710_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_9_reg_2710_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_9_reg_2533_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_9_reg_2533_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_9_reg_2533_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_9_reg_2533_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_9_reg_2533_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_9_reg_2533_reg[1]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(img2_data_stream_0_s_full_n),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter3_reg_n_2),
        .I3(or_cond_i_reg_2607_pp0_iter2_reg),
        .I4(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_2 ),
        .I1(ap_CS_fsm_state3),
        .I2(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(\ap_CS_fsm[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .I1(\ap_CS_fsm[0]_i_3_n_2 ),
        .I2(sel0[1]),
        .I3(sel0[9]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\ap_CS_fsm[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(sel0[0]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .O(\ap_CS_fsm[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(tmp_5_reg_576[1]),
        .I3(tmp_5_reg_576[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_5_reg_576[1]),
        .I2(tmp_5_reg_576[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(\ap_CS_fsm[3]_i_2_n_2 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000088880080)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter3_reg_n_2),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A2AAAA)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I3(grp_Filter2D_fu_485_ap_ready),
        .I4(I_BVALID),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\tmp_1_reg_2498[0]_i_3_n_2 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .I5(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .O(grp_Filter2D_fu_485_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(I_BREADY1),
        .I1(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_2 ),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(ARESET));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(exitcond_fu_955_p2),
        .I3(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_enable_reg_pp0_iter3_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter3_reg_n_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_2576[0]_i_1 
       (.I0(tmp_17_fu_1003_p2),
        .I1(tmp_73_0_0_not_reg_2502),
        .O(brmerge_fu_1073_p2));
  FDRE \brmerge_reg_2576_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(brmerge_fu_1073_p2),
        .Q(brmerge_reg_2576),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \exitcond_reg_2558[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(exitcond_fu_955_p2),
        .I3(\exitcond_reg_2558_reg_n_2_[0] ),
        .O(\exitcond_reg_2558[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \exitcond_reg_2558_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(\exitcond_reg_2558_reg_n_2_[0] ),
        .I3(exitcond_reg_2558_pp0_iter1_reg),
        .O(\exitcond_reg_2558_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_2558_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_2558_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(exitcond_reg_2558_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_2558_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_2558[0]_i_1_n_2 ),
        .Q(\exitcond_reg_2558_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_Filter2D_fu_485_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[0]_i_2_n_2 ),
        .I2(ap_CS_fsm_state3),
        .I3(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .O(grp_Filter2D_fu_485_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2493[0]_i_1 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .O(i_V_fu_631_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2493[10]_i_1 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\i_V_reg_2493[10]_i_2_n_2 ),
        .I5(sel0[7]),
        .O(i_V_fu_631_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_2493[10]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_reg_587_reg_n_2_[0] ),
        .I4(sel0[2]),
        .I5(sel0[4]),
        .O(\i_V_reg_2493[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2493[1]_i_1 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .I1(sel0[0]),
        .O(i_V_fu_631_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2493[2]_i_1 
       (.I0(sel0[1]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[0]),
        .O(i_V_fu_631_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2493[3]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\t_V_reg_587_reg_n_2_[0] ),
        .O(i_V_fu_631_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_2493[4]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(\t_V_reg_587_reg_n_2_[0] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(i_V_fu_631_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2493[5]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .I5(sel0[2]),
        .O(i_V_fu_631_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2493[6]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(\i_V_reg_2493[6]_i_2_n_2 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(i_V_fu_631_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_2493[6]_i_2 
       (.I0(sel0[0]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .O(\i_V_reg_2493[6]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2493[7]_i_1 
       (.I0(sel0[6]),
        .I1(\i_V_reg_2493[10]_i_2_n_2 ),
        .I2(sel0[5]),
        .O(i_V_fu_631_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2493[8]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(\i_V_reg_2493[10]_i_2_n_2 ),
        .O(i_V_fu_631_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_2493[9]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(\i_V_reg_2493[10]_i_2_n_2 ),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .O(i_V_fu_631_p2[9]));
  FDRE \i_V_reg_2493_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[0]),
        .Q(i_V_reg_2493[0]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[10]),
        .Q(i_V_reg_2493[10]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[1]),
        .Q(i_V_reg_2493[1]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[2]),
        .Q(i_V_reg_2493[2]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[3]),
        .Q(i_V_reg_2493[3]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[4]),
        .Q(i_V_reg_2493[4]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[5]),
        .Q(i_V_reg_2493[5]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[6]),
        .Q(i_V_reg_2493[6]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[7]),
        .Q(i_V_reg_2493[7]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[8]),
        .Q(i_V_reg_2493[8]),
        .R(1'b0));
  FDRE \i_V_reg_2493_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_631_p2[9]),
        .Q(i_V_reg_2493[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_i_reg_463[10]_i_1 
       (.I0(I_BREADY1),
        .I1(Q[2]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \icmp_reg_2507[0]_i_1 
       (.I0(sel0[0]),
        .I1(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ),
        .I2(\icmp_reg_2507_reg_n_2_[0] ),
        .I3(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .O(\icmp_reg_2507[0]_i_1_n_2 ));
  FDRE \icmp_reg_2507_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_2507[0]_i_1_n_2 ),
        .Q(\icmp_reg_2507_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_full_n_i_2
       (.I0(Q[1]),
        .I1(k_buf_0_val_5_U_n_20),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(img1_data_stream_2_s_empty_n),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_full_n_i_2__0
       (.I0(Q[1]),
        .I1(k_buf_0_val_5_U_n_20),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(img1_data_stream_1_s_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_full_n_i_2__1
       (.I0(Q[1]),
        .I1(k_buf_0_val_5_U_n_20),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(img1_data_stream_0_s_empty_n),
        .O(internal_full_n_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg k_buf_0_val_3_U
       (.ADDRARDADDR({k_buf_2_val_5_addr_reg_2641,tmp_67_reg_2571}),
        .ADDRBWRADDR({k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12,k_buf_0_val_5_U_n_13,ImagLoc_x_fu_983_p2}),
        .DIADI({k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8,k_buf_0_val_3_U_n_9}),
        .Q(right_border_buf_0_1_fu_310),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .WEA(ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0(din0),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg_n_2_[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg_n_2_[0] ),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .\right_border_buf_0_s_fu_306_reg[7] (right_border_buf_0_s_fu_306),
        .tmp_1_reg_2498(tmp_1_reg_2498));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_4),
        .Q(k_buf_2_val_5_addr_reg_2641[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_12),
        .Q(k_buf_2_val_5_addr_reg_2641[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_11),
        .Q(k_buf_2_val_5_addr_reg_2641[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_10),
        .Q(k_buf_2_val_5_addr_reg_2641[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_9),
        .Q(k_buf_2_val_5_addr_reg_2641[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_8),
        .Q(k_buf_2_val_5_addr_reg_2641[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_7),
        .Q(k_buf_2_val_5_addr_reg_2641[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_6),
        .Q(k_buf_2_val_5_addr_reg_2641[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2589_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_5),
        .Q(k_buf_2_val_5_addr_reg_2641[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_19 k_buf_0_val_4_U
       (.ADDRARDADDR({k_buf_2_val_5_addr_reg_2641,tmp_67_reg_2571}),
        .ADDRBWRADDR({k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12,k_buf_0_val_5_U_n_13,ImagLoc_x_fu_983_p2}),
        .D(src_kernel_win_0_va_7_fu_1253_p3[3]),
        .DIADI({k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8,k_buf_0_val_3_U_n_9}),
        .Q(right_border_buf_0_3_fu_322),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(k_buf_0_val_5_U_n_17),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0({din0[3],din0[1]}),
        .din1(din1),
        .din2({din2[3],din2[1]}),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg_n_2_[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg_n_2_[0] ),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .ram_reg({k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7,k_buf_0_val_4_U_n_8,k_buf_0_val_4_U_n_9}),
        .\right_border_buf_0_2_fu_318_reg[7] (right_border_buf_0_2_fu_318),
        .\row_assign_9_0_1_t_reg_2538_reg[1] (row_assign_9_0_1_t_reg_2538),
        .row_assign_9_0_2_t_reg_2545(row_assign_9_0_2_t_reg_2545),
        .row_assign_9_reg_2533(row_assign_9_reg_2533),
        .\src_kernel_win_0_va_6_reg_2647_reg[1] (src_kernel_win_0_va_6_fu_1235_p3[1]),
        .\src_kernel_win_0_va_8_reg_2661_reg[1] (src_kernel_win_0_va_8_fu_1271_p3[1]),
        .\tmp_117_0_1_reg_2516_reg[0] (\tmp_117_0_1_reg_2516_reg_n_2_[0] ),
        .tmp_1_reg_2498(tmp_1_reg_2498),
        .tmp_9_reg_2520(tmp_9_reg_2520));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_20 k_buf_0_val_5_U
       (.ADDRARDADDR({k_buf_2_val_5_addr_reg_2641,tmp_67_reg_2571}),
        .ADDRBWRADDR({k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12,k_buf_0_val_5_U_n_13,ImagLoc_x_fu_983_p2}),
        .CO(tmp_17_fu_1003_p2),
        .D({src_kernel_win_0_va_6_fu_1235_p3[7:2],src_kernel_win_0_va_6_fu_1235_p3[0]}),
        .Q(t_V_2_reg_598_reg__0),
        .WEA(ce1),
        .\ap_CS_fsm_reg[3] (ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_2),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0(din0),
        .din1(din1),
        .din2(din2),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg_n_2_[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg_n_2_[0] ),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .or_cond_i_reg_2607_pp0_iter2_reg(or_cond_i_reg_2607_pp0_iter2_reg),
        .\or_cond_i_reg_2607_reg[0] (k_buf_0_val_5_U_n_15),
        .p_1_in6_out(p_1_in6_out),
        .ram_reg(k_buf_0_val_5_U_n_17),
        .ram_reg_0(k_buf_0_val_5_U_n_20),
        .ram_reg_1({k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7,k_buf_0_val_4_U_n_8,k_buf_0_val_4_U_n_9}),
        .\right_border_buf_0_4_fu_330_reg[7] (right_border_buf_0_4_fu_330),
        .\right_border_buf_0_5_fu_334_reg[7] (right_border_buf_0_5_fu_334),
        .\row_assign_9_0_1_t_reg_2538_reg[1] (row_assign_9_0_1_t_reg_2538),
        .row_assign_9_0_2_t_reg_2545(row_assign_9_0_2_t_reg_2545),
        .row_assign_9_reg_2533(row_assign_9_reg_2533),
        .\src_kernel_win_0_va_7_reg_2654_reg[7] ({src_kernel_win_0_va_7_fu_1253_p3[7:4],src_kernel_win_0_va_7_fu_1253_p3[2:0]}),
        .\src_kernel_win_0_va_8_reg_2661_reg[7] ({src_kernel_win_0_va_8_fu_1271_p3[7:2],src_kernel_win_0_va_8_fu_1271_p3[0]}),
        .tmp_1_reg_2498(tmp_1_reg_2498),
        .\tmp_8_reg_2512_reg[0] (\tmp_8_reg_2512_reg_n_2_[0] ),
        .tmp_9_reg_2520(tmp_9_reg_2520));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Q[1]),
        .I1(or_cond_i_reg_2607_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(img2_data_stream_2_s_full_n),
        .O(internal_full_n_reg_2));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Q[1]),
        .I1(or_cond_i_reg_2607_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(img2_data_stream_1_s_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(Q[1]),
        .I1(or_cond_i_reg_2607_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(img2_data_stream_0_s_full_n),
        .O(internal_full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(\icmp_reg_2507_reg_n_2_[0] ),
        .I2(tmp_1_reg_2498),
        .I3(\exitcond_reg_2558_reg_n_2_[0] ),
        .I4(or_cond_i_i_reg_2567),
        .I5(Q[1]),
        .O(\mOutPtr_reg[1] ));
  LUT3 #(
    .INIT(8'h08)) 
    \or_cond_i_i_reg_2567[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(exitcond_fu_955_p2),
        .O(brmerge_reg_25760));
  LUT5 #(
    .INIT(32'h00000008)) 
    \or_cond_i_i_reg_2567[0]_i_3 
       (.I0(t_V_2_reg_598_reg__0[4]),
        .I1(t_V_2_reg_598_reg__0[9]),
        .I2(t_V_2_reg_598_reg__0[8]),
        .I3(\or_cond_i_i_reg_2567[0]_i_4_n_2 ),
        .I4(\or_cond_i_i_reg_2567[0]_i_5_n_2 ),
        .O(exitcond_fu_955_p2));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_reg_2567[0]_i_4 
       (.I0(t_V_2_reg_598_reg__0[6]),
        .I1(t_V_2_reg_598_reg__0[5]),
        .I2(t_V_2_reg_598_reg__0[2]),
        .I3(t_V_2_reg_598_reg__0[0]),
        .O(\or_cond_i_i_reg_2567[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \or_cond_i_i_reg_2567[0]_i_5 
       (.I0(t_V_2_reg_598_reg__0[10]),
        .I1(t_V_2_reg_598_reg__0[1]),
        .I2(t_V_2_reg_598_reg__0[7]),
        .I3(t_V_2_reg_598_reg__0[3]),
        .O(\or_cond_i_i_reg_2567[0]_i_5_n_2 ));
  FDRE \or_cond_i_i_reg_2567_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(p_1_in6_out),
        .Q(or_cond_i_i_reg_2567),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_i_reg_2607[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_15),
        .I1(\icmp_reg_2507_reg_n_2_[0] ),
        .O(\or_cond_i_reg_2607[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \or_cond_i_reg_2607_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(or_cond_i_reg_2607),
        .I3(or_cond_i_reg_2607_pp0_iter1_reg),
        .O(\or_cond_i_reg_2607_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \or_cond_i_reg_2607_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2607_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(or_cond_i_reg_2607_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_i_reg_2607_pp0_iter2_reg[0]_i_1 
       (.I0(or_cond_i_reg_2607_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(or_cond_i_reg_2607_pp0_iter2_reg),
        .O(\or_cond_i_reg_2607_pp0_iter2_reg[0]_i_1_n_2 ));
  FDRE \or_cond_i_reg_2607_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2607_pp0_iter2_reg[0]_i_1_n_2 ),
        .Q(or_cond_i_reg_2607_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2607_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(\or_cond_i_reg_2607[0]_i_1_n_2 ),
        .Q(or_cond_i_reg_2607),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF6900000000)) 
    \p_Val2_9_reg_2710[0]_i_1 
       (.I0(src_kernel_win_0_va_6_reg_2647[0]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_9 ),
        .I2(src_kernel_win_0_va_1_fu_238[0]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I4(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I5(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[0]));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[0]_i_3 
       (.I0(src_kernel_win_0_va_8_reg_2661[2]),
        .I1(src_kernel_win_0_va_7_reg_2654[1]),
        .I2(src_kernel_win_0_va_5_fu_254[2]),
        .O(\p_Val2_9_reg_2710[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[0]_i_4 
       (.I0(src_kernel_win_0_va_8_reg_2661[2]),
        .I1(src_kernel_win_0_va_5_fu_254[2]),
        .I2(src_kernel_win_0_va_7_reg_2654[1]),
        .O(\p_Val2_9_reg_2710[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_9_reg_2710[0]_i_5 
       (.I0(src_kernel_win_0_va_7_reg_2654[2]),
        .I1(src_kernel_win_0_va_8_reg_2661[3]),
        .I2(src_kernel_win_0_va_5_fu_254[3]),
        .I3(\p_Val2_9_reg_2710[0]_i_3_n_2 ),
        .O(\p_Val2_9_reg_2710[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \p_Val2_9_reg_2710[0]_i_6 
       (.I0(src_kernel_win_0_va_8_reg_2661[2]),
        .I1(src_kernel_win_0_va_7_reg_2654[1]),
        .I2(src_kernel_win_0_va_5_fu_254[2]),
        .I3(src_kernel_win_0_va_5_fu_254[1]),
        .I4(src_kernel_win_0_va_7_reg_2654[0]),
        .O(\p_Val2_9_reg_2710[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[0]_i_7 
       (.I0(src_kernel_win_0_va_5_fu_254[1]),
        .I1(src_kernel_win_0_va_7_reg_2654[0]),
        .I2(src_kernel_win_0_va_8_reg_2661[1]),
        .O(\p_Val2_9_reg_2710[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_9_reg_2710[0]_i_8 
       (.I0(src_kernel_win_0_va_8_reg_2661[0]),
        .I1(src_kernel_win_0_va_5_fu_254[0]),
        .O(\p_Val2_9_reg_2710[0]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[1]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[1]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[2]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[2]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[3]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[3]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[4]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[4]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_9_reg_2710[4]_i_10 
       (.I0(src_kernel_win_0_va_3_fu_246[1]),
        .I1(src_kernel_win_0_va_6_reg_2647[2]),
        .O(\p_Val2_9_reg_2710[4]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_9_reg_2710[4]_i_11 
       (.I0(src_kernel_win_0_va_1_fu_238[0]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_9 ),
        .I2(src_kernel_win_0_va_6_reg_2647[0]),
        .O(\p_Val2_9_reg_2710[4]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \p_Val2_9_reg_2710[4]_i_12 
       (.I0(src_kernel_win_0_va_1_fu_238[3]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I2(src_kernel_win_0_va_6_reg_2647[3]),
        .I3(src_kernel_win_0_va_3_fu_246[3]),
        .I4(\p_Val2_9_reg_2710[7]_i_15_n_2 ),
        .O(\p_Val2_9_reg_2710[4]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[4]_i_13 
       (.I0(src_kernel_win_0_va_6_reg_2647[3]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I2(src_kernel_win_0_va_1_fu_238[3]),
        .O(\p_Val2_9_reg_2710[4]_i_13_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_9_reg_2710[4]_i_14 
       (.I0(src_kernel_win_0_va_6_reg_2647[2]),
        .I1(src_kernel_win_0_va_3_fu_246[1]),
        .O(\p_Val2_9_reg_2710[4]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    \p_Val2_9_reg_2710[4]_i_15 
       (.I0(src_kernel_win_0_va_1_fu_238[3]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I2(src_kernel_win_0_va_6_reg_2647[3]),
        .I3(src_kernel_win_0_va_3_fu_246[2]),
        .I4(src_kernel_win_0_va_6_reg_2647[2]),
        .I5(src_kernel_win_0_va_3_fu_246[1]),
        .O(\p_Val2_9_reg_2710[4]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[4]_i_16 
       (.I0(src_kernel_win_0_va_6_reg_2647[1]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_8 ),
        .I2(src_kernel_win_0_va_1_fu_238[1]),
        .O(\p_Val2_9_reg_2710[4]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \p_Val2_9_reg_2710[4]_i_3 
       (.I0(\p_Val2_9_reg_2710[7]_i_17_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_15_n_2 ),
        .I2(src_kernel_win_0_va_3_fu_246[3]),
        .I3(src_kernel_win_0_va_6_reg_2647[3]),
        .I4(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I5(src_kernel_win_0_va_1_fu_238[3]),
        .O(\p_Val2_9_reg_2710[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFF6F6F6666060600)) 
    \p_Val2_9_reg_2710[4]_i_4 
       (.I0(src_kernel_win_0_va_1_fu_238[2]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ),
        .I2(src_kernel_win_0_va_1_fu_238[1]),
        .I3(\p_Val2_9_reg_2710_reg[0]_i_2_n_8 ),
        .I4(src_kernel_win_0_va_6_reg_2647[1]),
        .I5(\p_Val2_9_reg_2710[4]_i_10_n_2 ),
        .O(\p_Val2_9_reg_2710[4]_i_4_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h6900FF69)) 
    \p_Val2_9_reg_2710[4]_i_5 
       (.I0(src_kernel_win_0_va_6_reg_2647[1]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_8 ),
        .I2(src_kernel_win_0_va_1_fu_238[1]),
        .I3(\p_Val2_9_reg_2710[4]_i_11_n_2 ),
        .I4(src_kernel_win_0_va_3_fu_246[0]),
        .O(\p_Val2_9_reg_2710[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h555959AAA6555559)) 
    \p_Val2_9_reg_2710[4]_i_6 
       (.I0(\p_Val2_9_reg_2710[4]_i_12_n_2 ),
        .I1(src_kernel_win_0_va_1_fu_238[2]),
        .I2(\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ),
        .I3(\p_Val2_9_reg_2710[4]_i_13_n_2 ),
        .I4(\p_Val2_9_reg_2710[4]_i_14_n_2 ),
        .I5(src_kernel_win_0_va_3_fu_246[2]),
        .O(\p_Val2_9_reg_2710[4]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h9A65)) 
    \p_Val2_9_reg_2710[4]_i_7 
       (.I0(\p_Val2_9_reg_2710[4]_i_4_n_2 ),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ),
        .I2(src_kernel_win_0_va_1_fu_238[2]),
        .I3(\p_Val2_9_reg_2710[4]_i_15_n_2 ),
        .O(\p_Val2_9_reg_2710[4]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \p_Val2_9_reg_2710[4]_i_8 
       (.I0(\p_Val2_9_reg_2710[4]_i_5_n_2 ),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ),
        .I2(src_kernel_win_0_va_1_fu_238[2]),
        .I3(src_kernel_win_0_va_6_reg_2647[2]),
        .I4(src_kernel_win_0_va_3_fu_246[1]),
        .I5(\p_Val2_9_reg_2710[4]_i_16_n_2 ),
        .O(\p_Val2_9_reg_2710[4]_i_8_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_Val2_9_reg_2710[4]_i_9 
       (.I0(src_kernel_win_0_va_6_reg_2647[1]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_8 ),
        .I2(src_kernel_win_0_va_1_fu_238[1]),
        .I3(\p_Val2_9_reg_2710[4]_i_11_n_2 ),
        .I4(src_kernel_win_0_va_3_fu_246[0]),
        .O(\p_Val2_9_reg_2710[4]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[5]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[5]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[6]_i_1 
       (.I0(p_Val2_1_fu_1725_p2[6]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_9_reg_2710[7]_i_1 
       (.I0(or_cond_i_reg_2607_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(p_Val2_10_reg_27150));
  LUT5 #(
    .INIT(32'hA220FBBA)) 
    \p_Val2_9_reg_2710[7]_i_11 
       (.I0(src_kernel_win_0_va_7_reg_2654[7]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_34_n_6 ),
        .I2(src_kernel_win_0_va_6_reg_2647[7]),
        .I3(src_kernel_win_0_va_8_reg_2661[7]),
        .I4(\p_Val2_9_reg_2710_reg[7]_i_35_n_9 ),
        .O(\p_Val2_9_reg_2710[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hEAFE80A8)) 
    \p_Val2_9_reg_2710[7]_i_12 
       (.I0(src_kernel_win_0_va_7_reg_2654[6]),
        .I1(src_kernel_win_0_va_8_reg_2661[6]),
        .I2(src_kernel_win_0_va_6_reg_2647[6]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_7 ),
        .I4(\p_Val2_9_reg_2710[7]_i_36_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hD5FD40542A02BFAB)) 
    \p_Val2_9_reg_2710[7]_i_13 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_35_n_9 ),
        .I1(src_kernel_win_0_va_8_reg_2661[7]),
        .I2(src_kernel_win_0_va_6_reg_2647[7]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_6 ),
        .I4(src_kernel_win_0_va_7_reg_2654[7]),
        .I5(\p_Val2_9_reg_2710_reg[7]_i_35_n_4 ),
        .O(\p_Val2_9_reg_2710[7]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \p_Val2_9_reg_2710[7]_i_14 
       (.I0(\p_Val2_9_reg_2710[7]_i_12_n_2 ),
        .I1(src_kernel_win_0_va_7_reg_2654[7]),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_35_n_9 ),
        .I3(src_kernel_win_0_va_8_reg_2661[7]),
        .I4(src_kernel_win_0_va_6_reg_2647[7]),
        .I5(\p_Val2_9_reg_2710_reg[7]_i_34_n_6 ),
        .O(\p_Val2_9_reg_2710[7]_i_14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_15 
       (.I0(src_kernel_win_0_va_6_reg_2647[4]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_9 ),
        .I2(src_kernel_win_0_va_1_fu_238[4]),
        .O(\p_Val2_9_reg_2710[7]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_Val2_9_reg_2710[7]_i_16 
       (.I0(\p_Val2_9_reg_2710[7]_i_38_n_2 ),
        .I1(src_kernel_win_0_va_3_fu_246[4]),
        .I2(src_kernel_win_0_va_6_reg_2647[5]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_37_n_8 ),
        .I4(src_kernel_win_0_va_1_fu_238[5]),
        .O(\p_Val2_9_reg_2710[7]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hD0DD0D000D00D0DD)) 
    \p_Val2_9_reg_2710[7]_i_17 
       (.I0(src_kernel_win_0_va_1_fu_238[2]),
        .I1(\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ),
        .I2(src_kernel_win_0_va_3_fu_246[1]),
        .I3(src_kernel_win_0_va_6_reg_2647[2]),
        .I4(src_kernel_win_0_va_3_fu_246[2]),
        .I5(\p_Val2_9_reg_2710[4]_i_13_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6900FF69)) 
    \p_Val2_9_reg_2710[7]_i_18 
       (.I0(src_kernel_win_0_va_6_reg_2647[5]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_8 ),
        .I2(src_kernel_win_0_va_1_fu_238[5]),
        .I3(\p_Val2_9_reg_2710[7]_i_38_n_2 ),
        .I4(src_kernel_win_0_va_3_fu_246[4]),
        .O(\p_Val2_9_reg_2710[7]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_19 
       (.I0(src_kernel_win_0_va_1_fu_238[7]),
        .I1(src_kernel_win_0_va_6_reg_2647[7]),
        .I2(src_kernel_win_0_va_3_fu_246[6]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_37_n_6 ),
        .O(\p_Val2_9_reg_2710[7]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \p_Val2_9_reg_2710[7]_i_2 
       (.I0(p_Val2_1_fu_1725_p2[7]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_4_n_9 ),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ),
        .O(p_Val2_9_fu_1773_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_20 
       (.I0(src_kernel_win_0_va_6_reg_2647[6]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_7 ),
        .I2(src_kernel_win_0_va_1_fu_238[6]),
        .O(\p_Val2_9_reg_2710[7]_i_20_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_21 
       (.I0(src_kernel_win_0_va_6_reg_2647[5]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_8 ),
        .I2(src_kernel_win_0_va_1_fu_238[5]),
        .O(\p_Val2_9_reg_2710[7]_i_21_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_22 
       (.I0(src_kernel_win_0_va_6_reg_2647[6]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_7 ),
        .I2(src_kernel_win_0_va_1_fu_238[6]),
        .O(\p_Val2_9_reg_2710[7]_i_22_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \p_Val2_9_reg_2710[7]_i_23 
       (.I0(src_kernel_win_0_va_1_fu_238[5]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_8 ),
        .I2(src_kernel_win_0_va_6_reg_2647[5]),
        .I3(src_kernel_win_0_va_3_fu_246[5]),
        .I4(\p_Val2_9_reg_2710[7]_i_20_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_23_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    \p_Val2_9_reg_2710[7]_i_24 
       (.I0(src_kernel_win_0_va_3_fu_246[3]),
        .I1(src_kernel_win_0_va_1_fu_238[3]),
        .I2(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I3(src_kernel_win_0_va_6_reg_2647[3]),
        .I4(\p_Val2_9_reg_2710[7]_i_15_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_24_n_2 ));
  LUT5 #(
    .INIT(32'hEAFE80A8)) 
    \p_Val2_9_reg_2710[7]_i_26 
       (.I0(src_kernel_win_0_va_7_reg_2654[5]),
        .I1(src_kernel_win_0_va_6_reg_2647[5]),
        .I2(src_kernel_win_0_va_8_reg_2661[5]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_8 ),
        .I4(\p_Val2_9_reg_2710[7]_i_47_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_26_n_2 ));
  LUT5 #(
    .INIT(32'hEAFE80A8)) 
    \p_Val2_9_reg_2710[7]_i_27 
       (.I0(src_kernel_win_0_va_7_reg_2654[4]),
        .I1(src_kernel_win_0_va_6_reg_2647[4]),
        .I2(src_kernel_win_0_va_8_reg_2661[4]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_9 ),
        .I4(\p_Val2_9_reg_2710[7]_i_48_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_27_n_2 ));
  LUT5 #(
    .INIT(32'hEAFE80A8)) 
    \p_Val2_9_reg_2710[7]_i_28 
       (.I0(src_kernel_win_0_va_7_reg_2654[3]),
        .I1(src_kernel_win_0_va_6_reg_2647[3]),
        .I2(src_kernel_win_0_va_8_reg_2661[3]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_49_n_6 ),
        .I4(\p_Val2_9_reg_2710[7]_i_50_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_28_n_2 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \p_Val2_9_reg_2710[7]_i_29 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_49_n_6 ),
        .I1(src_kernel_win_0_va_8_reg_2661[3]),
        .I2(src_kernel_win_0_va_6_reg_2647[3]),
        .I3(\p_Val2_9_reg_2710[7]_i_51_n_2 ),
        .I4(src_kernel_win_0_va_7_reg_2654[2]),
        .O(\p_Val2_9_reg_2710[7]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \p_Val2_9_reg_2710[7]_i_30 
       (.I0(\p_Val2_9_reg_2710[7]_i_26_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_36_n_2 ),
        .I2(src_kernel_win_0_va_7_reg_2654[6]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_7 ),
        .I4(src_kernel_win_0_va_6_reg_2647[6]),
        .I5(src_kernel_win_0_va_8_reg_2661[6]),
        .O(\p_Val2_9_reg_2710[7]_i_30_n_2 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \p_Val2_9_reg_2710[7]_i_31 
       (.I0(\p_Val2_9_reg_2710[7]_i_27_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_47_n_2 ),
        .I2(src_kernel_win_0_va_7_reg_2654[5]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_8 ),
        .I4(src_kernel_win_0_va_8_reg_2661[5]),
        .I5(src_kernel_win_0_va_6_reg_2647[5]),
        .O(\p_Val2_9_reg_2710[7]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \p_Val2_9_reg_2710[7]_i_32 
       (.I0(\p_Val2_9_reg_2710[7]_i_28_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_48_n_2 ),
        .I2(src_kernel_win_0_va_7_reg_2654[4]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_34_n_9 ),
        .I4(src_kernel_win_0_va_8_reg_2661[4]),
        .I5(src_kernel_win_0_va_6_reg_2647[4]),
        .O(\p_Val2_9_reg_2710[7]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \p_Val2_9_reg_2710[7]_i_33 
       (.I0(\p_Val2_9_reg_2710[7]_i_29_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_50_n_2 ),
        .I2(src_kernel_win_0_va_7_reg_2654[3]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_49_n_6 ),
        .I4(src_kernel_win_0_va_8_reg_2661[3]),
        .I5(src_kernel_win_0_va_6_reg_2647[3]),
        .O(\p_Val2_9_reg_2710[7]_i_33_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_36 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_34_n_6 ),
        .I1(src_kernel_win_0_va_8_reg_2661[7]),
        .I2(src_kernel_win_0_va_6_reg_2647[7]),
        .O(\p_Val2_9_reg_2710[7]_i_36_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_38 
       (.I0(src_kernel_win_0_va_6_reg_2647[4]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_37_n_9 ),
        .I2(src_kernel_win_0_va_1_fu_238[4]),
        .O(\p_Val2_9_reg_2710[7]_i_38_n_2 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \p_Val2_9_reg_2710[7]_i_39 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_49_n_7 ),
        .I1(src_kernel_win_0_va_8_reg_2661[2]),
        .I2(src_kernel_win_0_va_6_reg_2647[2]),
        .I3(\p_Val2_9_reg_2710[7]_i_68_n_2 ),
        .I4(src_kernel_win_0_va_7_reg_2654[1]),
        .O(\p_Val2_9_reg_2710[7]_i_39_n_2 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \p_Val2_9_reg_2710[7]_i_40 
       (.I0(\p_Val2_9_reg_2710[7]_i_68_n_2 ),
        .I1(src_kernel_win_0_va_7_reg_2654[1]),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_49_n_7 ),
        .I3(src_kernel_win_0_va_8_reg_2661[2]),
        .I4(src_kernel_win_0_va_6_reg_2647[2]),
        .O(\p_Val2_9_reg_2710[7]_i_40_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_9_reg_2710[7]_i_41 
       (.I0(src_kernel_win_0_va_6_reg_2647[1]),
        .I1(src_kernel_win_0_va_8_reg_2661[1]),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_49_n_8 ),
        .I3(src_kernel_win_0_va_7_reg_2654[0]),
        .O(\p_Val2_9_reg_2710[7]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_9_reg_2710[7]_i_42 
       (.I0(src_kernel_win_0_va_8_reg_2661[0]),
        .I1(src_kernel_win_0_va_6_reg_2647[0]),
        .O(\p_Val2_9_reg_2710[7]_i_42_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \p_Val2_9_reg_2710[7]_i_43 
       (.I0(\p_Val2_9_reg_2710[7]_i_39_n_2 ),
        .I1(src_kernel_win_0_va_6_reg_2647[3]),
        .I2(src_kernel_win_0_va_8_reg_2661[3]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_49_n_6 ),
        .I4(src_kernel_win_0_va_7_reg_2654[2]),
        .I5(\p_Val2_9_reg_2710[7]_i_51_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_43_n_2 ));
  LUT6 #(
    .INIT(64'h9969969996996696)) 
    \p_Val2_9_reg_2710[7]_i_44 
       (.I0(\p_Val2_9_reg_2710[7]_i_69_n_2 ),
        .I1(src_kernel_win_0_va_7_reg_2654[1]),
        .I2(src_kernel_win_0_va_7_reg_2654[0]),
        .I3(\p_Val2_9_reg_2710_reg[7]_i_49_n_8 ),
        .I4(src_kernel_win_0_va_8_reg_2661[1]),
        .I5(src_kernel_win_0_va_6_reg_2647[1]),
        .O(\p_Val2_9_reg_2710[7]_i_44_n_2 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \p_Val2_9_reg_2710[7]_i_45 
       (.I0(src_kernel_win_0_va_7_reg_2654[0]),
        .I1(\p_Val2_9_reg_2710_reg[7]_i_49_n_8 ),
        .I2(src_kernel_win_0_va_8_reg_2661[1]),
        .I3(src_kernel_win_0_va_6_reg_2647[1]),
        .I4(src_kernel_win_0_va_6_reg_2647[0]),
        .I5(src_kernel_win_0_va_8_reg_2661[0]),
        .O(\p_Val2_9_reg_2710[7]_i_45_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_9_reg_2710[7]_i_46 
       (.I0(src_kernel_win_0_va_8_reg_2661[0]),
        .I1(src_kernel_win_0_va_6_reg_2647[0]),
        .I2(\p_Val2_9_reg_2710_reg[7]_i_49_n_9 ),
        .O(\p_Val2_9_reg_2710[7]_i_46_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_47 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_34_n_7 ),
        .I1(src_kernel_win_0_va_8_reg_2661[6]),
        .I2(src_kernel_win_0_va_6_reg_2647[6]),
        .O(\p_Val2_9_reg_2710[7]_i_47_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_48 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_34_n_8 ),
        .I1(src_kernel_win_0_va_8_reg_2661[5]),
        .I2(src_kernel_win_0_va_6_reg_2647[5]),
        .O(\p_Val2_9_reg_2710[7]_i_48_n_2 ));
  LUT6 #(
    .INIT(64'h80A8EAFE00000000)) 
    \p_Val2_9_reg_2710[7]_i_5 
       (.I0(\p_Val2_9_reg_2710[7]_i_15_n_2 ),
        .I1(src_kernel_win_0_va_6_reg_2647[3]),
        .I2(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I3(src_kernel_win_0_va_1_fu_238[3]),
        .I4(src_kernel_win_0_va_3_fu_246[3]),
        .I5(\p_Val2_9_reg_2710[7]_i_16_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_50 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_34_n_9 ),
        .I1(src_kernel_win_0_va_8_reg_2661[4]),
        .I2(src_kernel_win_0_va_6_reg_2647[4]),
        .O(\p_Val2_9_reg_2710[7]_i_50_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_9_reg_2710[7]_i_51 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_49_n_7 ),
        .I1(src_kernel_win_0_va_6_reg_2647[2]),
        .I2(src_kernel_win_0_va_8_reg_2661[2]),
        .O(\p_Val2_9_reg_2710[7]_i_51_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_9_reg_2710[7]_i_52 
       (.I0(src_kernel_win_0_va_3_fu_246[5]),
        .I1(src_kernel_win_0_va_5_fu_254[6]),
        .I2(src_kernel_win_0_va_1_fu_238[6]),
        .O(\p_Val2_9_reg_2710[7]_i_52_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_9_reg_2710[7]_i_53 
       (.I0(src_kernel_win_0_va_3_fu_246[4]),
        .I1(src_kernel_win_0_va_1_fu_238[5]),
        .I2(src_kernel_win_0_va_5_fu_254[5]),
        .O(\p_Val2_9_reg_2710[7]_i_53_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_9_reg_2710[7]_i_54 
       (.I0(src_kernel_win_0_va_3_fu_246[3]),
        .I1(src_kernel_win_0_va_1_fu_238[4]),
        .I2(src_kernel_win_0_va_5_fu_254[4]),
        .O(\p_Val2_9_reg_2710[7]_i_54_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_9_reg_2710[7]_i_55 
       (.I0(src_kernel_win_0_va_3_fu_246[2]),
        .I1(src_kernel_win_0_va_1_fu_238[3]),
        .I2(src_kernel_win_0_va_5_fu_254[3]),
        .O(\p_Val2_9_reg_2710[7]_i_55_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_56 
       (.I0(\p_Val2_9_reg_2710[7]_i_52_n_2 ),
        .I1(src_kernel_win_0_va_3_fu_246[6]),
        .I2(src_kernel_win_0_va_1_fu_238[7]),
        .I3(src_kernel_win_0_va_5_fu_254[7]),
        .O(\p_Val2_9_reg_2710[7]_i_56_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_57 
       (.I0(src_kernel_win_0_va_3_fu_246[5]),
        .I1(src_kernel_win_0_va_5_fu_254[6]),
        .I2(src_kernel_win_0_va_1_fu_238[6]),
        .I3(\p_Val2_9_reg_2710[7]_i_53_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_57_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_58 
       (.I0(src_kernel_win_0_va_3_fu_246[4]),
        .I1(src_kernel_win_0_va_1_fu_238[5]),
        .I2(src_kernel_win_0_va_5_fu_254[5]),
        .I3(\p_Val2_9_reg_2710[7]_i_54_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_58_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_59 
       (.I0(src_kernel_win_0_va_3_fu_246[3]),
        .I1(src_kernel_win_0_va_1_fu_238[4]),
        .I2(src_kernel_win_0_va_5_fu_254[4]),
        .I3(\p_Val2_9_reg_2710[7]_i_55_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_59_n_2 ));
  LUT6 #(
    .INIT(64'h2882828228282882)) 
    \p_Val2_9_reg_2710[7]_i_6 
       (.I0(\p_Val2_9_reg_2710[7]_i_17_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_15_n_2 ),
        .I2(src_kernel_win_0_va_3_fu_246[3]),
        .I3(src_kernel_win_0_va_6_reg_2647[3]),
        .I4(\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ),
        .I5(src_kernel_win_0_va_1_fu_238[3]),
        .O(\p_Val2_9_reg_2710[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_9_reg_2710[7]_i_60 
       (.I0(src_kernel_win_0_va_5_fu_254[7]),
        .I1(src_kernel_win_0_va_1_fu_238[7]),
        .I2(src_kernel_win_0_va_3_fu_246[6]),
        .I3(src_kernel_win_0_va_3_fu_246[7]),
        .O(\p_Val2_9_reg_2710[7]_i_60_n_2 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_61 
       (.I0(src_kernel_win_0_va_7_reg_2654[4]),
        .I1(src_kernel_win_0_va_8_reg_2661[5]),
        .I2(src_kernel_win_0_va_5_fu_254[5]),
        .O(\p_Val2_9_reg_2710[7]_i_61_n_2 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_62 
       (.I0(src_kernel_win_0_va_7_reg_2654[3]),
        .I1(src_kernel_win_0_va_8_reg_2661[4]),
        .I2(src_kernel_win_0_va_5_fu_254[4]),
        .O(\p_Val2_9_reg_2710[7]_i_62_n_2 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_9_reg_2710[7]_i_63 
       (.I0(src_kernel_win_0_va_7_reg_2654[2]),
        .I1(src_kernel_win_0_va_8_reg_2661[3]),
        .I2(src_kernel_win_0_va_5_fu_254[3]),
        .O(\p_Val2_9_reg_2710[7]_i_63_n_2 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_9_reg_2710[7]_i_64 
       (.I0(src_kernel_win_0_va_5_fu_254[6]),
        .I1(src_kernel_win_0_va_8_reg_2661[6]),
        .I2(src_kernel_win_0_va_7_reg_2654[5]),
        .I3(src_kernel_win_0_va_7_reg_2654[6]),
        .I4(src_kernel_win_0_va_5_fu_254[7]),
        .I5(src_kernel_win_0_va_8_reg_2661[7]),
        .O(\p_Val2_9_reg_2710[7]_i_64_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_9_reg_2710[7]_i_65 
       (.I0(\p_Val2_9_reg_2710[7]_i_61_n_2 ),
        .I1(src_kernel_win_0_va_7_reg_2654[5]),
        .I2(src_kernel_win_0_va_5_fu_254[6]),
        .I3(src_kernel_win_0_va_8_reg_2661[6]),
        .O(\p_Val2_9_reg_2710[7]_i_65_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_9_reg_2710[7]_i_66 
       (.I0(src_kernel_win_0_va_7_reg_2654[4]),
        .I1(src_kernel_win_0_va_8_reg_2661[5]),
        .I2(src_kernel_win_0_va_5_fu_254[5]),
        .I3(\p_Val2_9_reg_2710[7]_i_62_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_66_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_9_reg_2710[7]_i_67 
       (.I0(src_kernel_win_0_va_7_reg_2654[3]),
        .I1(src_kernel_win_0_va_8_reg_2661[4]),
        .I2(src_kernel_win_0_va_5_fu_254[4]),
        .I3(\p_Val2_9_reg_2710[7]_i_63_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_67_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_9_reg_2710[7]_i_68 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_49_n_8 ),
        .I1(src_kernel_win_0_va_8_reg_2661[1]),
        .I2(src_kernel_win_0_va_6_reg_2647[1]),
        .O(\p_Val2_9_reg_2710[7]_i_68_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_9_reg_2710[7]_i_69 
       (.I0(\p_Val2_9_reg_2710_reg[7]_i_49_n_7 ),
        .I1(src_kernel_win_0_va_8_reg_2661[2]),
        .I2(src_kernel_win_0_va_6_reg_2647[2]),
        .O(\p_Val2_9_reg_2710[7]_i_69_n_2 ));
  LUT6 #(
    .INIT(64'hC9936CC9366C9336)) 
    \p_Val2_9_reg_2710[7]_i_7 
       (.I0(\p_Val2_9_reg_2710[7]_i_18_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_19_n_2 ),
        .I2(\p_Val2_9_reg_2710[7]_i_20_n_2 ),
        .I3(\p_Val2_9_reg_2710[7]_i_21_n_2 ),
        .I4(src_kernel_win_0_va_3_fu_246[5]),
        .I5(\p_Val2_9_reg_2710[7]_i_22_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_9_reg_2710[7]_i_70 
       (.I0(src_kernel_win_0_va_3_fu_246[1]),
        .I1(src_kernel_win_0_va_1_fu_238[2]),
        .I2(src_kernel_win_0_va_5_fu_254[2]),
        .O(\p_Val2_9_reg_2710[7]_i_70_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_9_reg_2710[7]_i_71 
       (.I0(src_kernel_win_0_va_5_fu_254[2]),
        .I1(src_kernel_win_0_va_1_fu_238[2]),
        .I2(src_kernel_win_0_va_3_fu_246[1]),
        .O(\p_Val2_9_reg_2710[7]_i_71_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_9_reg_2710[7]_i_72 
       (.I0(src_kernel_win_0_va_3_fu_246[2]),
        .I1(src_kernel_win_0_va_1_fu_238[3]),
        .I2(src_kernel_win_0_va_5_fu_254[3]),
        .I3(\p_Val2_9_reg_2710[7]_i_70_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_72_n_2 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Val2_9_reg_2710[7]_i_73 
       (.I0(src_kernel_win_0_va_3_fu_246[1]),
        .I1(src_kernel_win_0_va_1_fu_238[2]),
        .I2(src_kernel_win_0_va_5_fu_254[2]),
        .I3(src_kernel_win_0_va_3_fu_246[0]),
        .I4(src_kernel_win_0_va_1_fu_238[1]),
        .O(\p_Val2_9_reg_2710[7]_i_73_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_9_reg_2710[7]_i_74 
       (.I0(src_kernel_win_0_va_1_fu_238[1]),
        .I1(src_kernel_win_0_va_3_fu_246[0]),
        .I2(src_kernel_win_0_va_5_fu_254[1]),
        .O(\p_Val2_9_reg_2710[7]_i_74_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_9_reg_2710[7]_i_75 
       (.I0(src_kernel_win_0_va_5_fu_254[0]),
        .I1(src_kernel_win_0_va_1_fu_238[0]),
        .O(\p_Val2_9_reg_2710[7]_i_75_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_9_reg_2710[7]_i_8 
       (.I0(\p_Val2_9_reg_2710[7]_i_5_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_23_n_2 ),
        .I2(\p_Val2_9_reg_2710[7]_i_18_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_9_reg_2710[7]_i_9 
       (.I0(\p_Val2_9_reg_2710[7]_i_6_n_2 ),
        .I1(\p_Val2_9_reg_2710[7]_i_16_n_2 ),
        .I2(\p_Val2_9_reg_2710[7]_i_24_n_2 ),
        .O(\p_Val2_9_reg_2710[7]_i_9_n_2 ));
  FDRE \p_Val2_9_reg_2710_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[0]),
        .Q(p_dst_data_stream_0_V_din[0]),
        .R(1'b0));
  CARRY4 \p_Val2_9_reg_2710_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\p_Val2_9_reg_2710_reg[0]_i_2_n_2 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_3 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_4 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[0]_i_3_n_2 ,\p_Val2_9_reg_2710[0]_i_4_n_2 ,src_kernel_win_0_va_8_reg_2661[1:0]}),
        .O({\p_Val2_9_reg_2710_reg[0]_i_2_n_6 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_7 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_8 ,\p_Val2_9_reg_2710_reg[0]_i_2_n_9 }),
        .S({\p_Val2_9_reg_2710[0]_i_5_n_2 ,\p_Val2_9_reg_2710[0]_i_6_n_2 ,\p_Val2_9_reg_2710[0]_i_7_n_2 ,\p_Val2_9_reg_2710[0]_i_8_n_2 }));
  FDRE \p_Val2_9_reg_2710_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[1]),
        .Q(p_dst_data_stream_0_V_din[1]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2710_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[2]),
        .Q(p_dst_data_stream_0_V_din[2]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2710_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[3]),
        .Q(p_dst_data_stream_0_V_din[3]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2710_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[4]),
        .Q(p_dst_data_stream_0_V_din[4]),
        .R(1'b0));
  CARRY4 \p_Val2_9_reg_2710_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\p_Val2_9_reg_2710_reg[4]_i_2_n_2 ,\p_Val2_9_reg_2710_reg[4]_i_2_n_3 ,\p_Val2_9_reg_2710_reg[4]_i_2_n_4 ,\p_Val2_9_reg_2710_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[4]_i_3_n_2 ,\p_Val2_9_reg_2710[4]_i_4_n_2 ,\p_Val2_9_reg_2710[4]_i_5_n_2 ,1'b0}),
        .O(p_Val2_1_fu_1725_p2[4:1]),
        .S({\p_Val2_9_reg_2710[4]_i_6_n_2 ,\p_Val2_9_reg_2710[4]_i_7_n_2 ,\p_Val2_9_reg_2710[4]_i_8_n_2 ,\p_Val2_9_reg_2710[4]_i_9_n_2 }));
  FDRE \p_Val2_9_reg_2710_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[5]),
        .Q(p_dst_data_stream_0_V_din[5]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2710_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[6]),
        .Q(p_dst_data_stream_0_V_din[6]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2710_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_reg_27150),
        .D(p_Val2_9_fu_1773_p3[7]),
        .Q(p_dst_data_stream_0_V_din[7]),
        .R(1'b0));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_10 
       (.CI(\p_Val2_9_reg_2710_reg[7]_i_25_n_2 ),
        .CO({\p_Val2_9_reg_2710_reg[7]_i_10_n_2 ,\p_Val2_9_reg_2710_reg[7]_i_10_n_3 ,\p_Val2_9_reg_2710_reg[7]_i_10_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[7]_i_26_n_2 ,\p_Val2_9_reg_2710[7]_i_27_n_2 ,\p_Val2_9_reg_2710[7]_i_28_n_2 ,\p_Val2_9_reg_2710[7]_i_29_n_2 }),
        .O(\NLW_p_Val2_9_reg_2710_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\p_Val2_9_reg_2710[7]_i_30_n_2 ,\p_Val2_9_reg_2710[7]_i_31_n_2 ,\p_Val2_9_reg_2710[7]_i_32_n_2 ,\p_Val2_9_reg_2710[7]_i_33_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_25 
       (.CI(1'b0),
        .CO({\p_Val2_9_reg_2710_reg[7]_i_25_n_2 ,\p_Val2_9_reg_2710_reg[7]_i_25_n_3 ,\p_Val2_9_reg_2710_reg[7]_i_25_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_25_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[7]_i_39_n_2 ,\p_Val2_9_reg_2710[7]_i_40_n_2 ,\p_Val2_9_reg_2710[7]_i_41_n_2 ,\p_Val2_9_reg_2710[7]_i_42_n_2 }),
        .O(\NLW_p_Val2_9_reg_2710_reg[7]_i_25_O_UNCONNECTED [3:0]),
        .S({\p_Val2_9_reg_2710[7]_i_43_n_2 ,\p_Val2_9_reg_2710[7]_i_44_n_2 ,\p_Val2_9_reg_2710[7]_i_45_n_2 ,\p_Val2_9_reg_2710[7]_i_46_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_3 
       (.CI(\p_Val2_9_reg_2710_reg[4]_i_2_n_2 ),
        .CO({\NLW_p_Val2_9_reg_2710_reg[7]_i_3_CO_UNCONNECTED [3:2],\p_Val2_9_reg_2710_reg[7]_i_3_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_9_reg_2710[7]_i_5_n_2 ,\p_Val2_9_reg_2710[7]_i_6_n_2 }),
        .O({\NLW_p_Val2_9_reg_2710_reg[7]_i_3_O_UNCONNECTED [3],p_Val2_1_fu_1725_p2[7:5]}),
        .S({1'b0,\p_Val2_9_reg_2710[7]_i_7_n_2 ,\p_Val2_9_reg_2710[7]_i_8_n_2 ,\p_Val2_9_reg_2710[7]_i_9_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_34 
       (.CI(\p_Val2_9_reg_2710_reg[7]_i_49_n_2 ),
        .CO({\p_Val2_9_reg_2710_reg[7]_i_34_n_2 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_3 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[7]_i_52_n_2 ,\p_Val2_9_reg_2710[7]_i_53_n_2 ,\p_Val2_9_reg_2710[7]_i_54_n_2 ,\p_Val2_9_reg_2710[7]_i_55_n_2 }),
        .O({\p_Val2_9_reg_2710_reg[7]_i_34_n_6 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_7 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_8 ,\p_Val2_9_reg_2710_reg[7]_i_34_n_9 }),
        .S({\p_Val2_9_reg_2710[7]_i_56_n_2 ,\p_Val2_9_reg_2710[7]_i_57_n_2 ,\p_Val2_9_reg_2710[7]_i_58_n_2 ,\p_Val2_9_reg_2710[7]_i_59_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_35 
       (.CI(\p_Val2_9_reg_2710_reg[7]_i_34_n_2 ),
        .CO({\NLW_p_Val2_9_reg_2710_reg[7]_i_35_CO_UNCONNECTED [3:2],\p_Val2_9_reg_2710_reg[7]_i_35_n_4 ,\NLW_p_Val2_9_reg_2710_reg[7]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_0_va_3_fu_246[7]}),
        .O({\NLW_p_Val2_9_reg_2710_reg[7]_i_35_O_UNCONNECTED [3:1],\p_Val2_9_reg_2710_reg[7]_i_35_n_9 }),
        .S({1'b0,1'b0,1'b1,\p_Val2_9_reg_2710[7]_i_60_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_37 
       (.CI(\p_Val2_9_reg_2710_reg[0]_i_2_n_2 ),
        .CO({\NLW_p_Val2_9_reg_2710_reg[7]_i_37_CO_UNCONNECTED [3],\p_Val2_9_reg_2710_reg[7]_i_37_n_3 ,\p_Val2_9_reg_2710_reg[7]_i_37_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_37_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_9_reg_2710[7]_i_61_n_2 ,\p_Val2_9_reg_2710[7]_i_62_n_2 ,\p_Val2_9_reg_2710[7]_i_63_n_2 }),
        .O({\p_Val2_9_reg_2710_reg[7]_i_37_n_6 ,\p_Val2_9_reg_2710_reg[7]_i_37_n_7 ,\p_Val2_9_reg_2710_reg[7]_i_37_n_8 ,\p_Val2_9_reg_2710_reg[7]_i_37_n_9 }),
        .S({\p_Val2_9_reg_2710[7]_i_64_n_2 ,\p_Val2_9_reg_2710[7]_i_65_n_2 ,\p_Val2_9_reg_2710[7]_i_66_n_2 ,\p_Val2_9_reg_2710[7]_i_67_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_4 
       (.CI(\p_Val2_9_reg_2710_reg[7]_i_10_n_2 ),
        .CO({\NLW_p_Val2_9_reg_2710_reg[7]_i_4_CO_UNCONNECTED [3],\p_Val2_9_reg_2710_reg[7]_i_4_n_3 ,\NLW_p_Val2_9_reg_2710_reg[7]_i_4_CO_UNCONNECTED [1],\p_Val2_9_reg_2710_reg[7]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_9_reg_2710[7]_i_11_n_2 ,\p_Val2_9_reg_2710[7]_i_12_n_2 }),
        .O({\NLW_p_Val2_9_reg_2710_reg[7]_i_4_O_UNCONNECTED [3:2],\p_Val2_9_reg_2710_reg[7]_i_4_n_8 ,\p_Val2_9_reg_2710_reg[7]_i_4_n_9 }),
        .S({1'b0,1'b1,\p_Val2_9_reg_2710[7]_i_13_n_2 ,\p_Val2_9_reg_2710[7]_i_14_n_2 }));
  CARRY4 \p_Val2_9_reg_2710_reg[7]_i_49 
       (.CI(1'b0),
        .CO({\p_Val2_9_reg_2710_reg[7]_i_49_n_2 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_3 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_4 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_9_reg_2710[7]_i_70_n_2 ,\p_Val2_9_reg_2710[7]_i_71_n_2 ,src_kernel_win_0_va_5_fu_254[1:0]}),
        .O({\p_Val2_9_reg_2710_reg[7]_i_49_n_6 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_7 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_8 ,\p_Val2_9_reg_2710_reg[7]_i_49_n_9 }),
        .S({\p_Val2_9_reg_2710[7]_i_72_n_2 ,\p_Val2_9_reg_2710[7]_i_73_n_2 ,\p_Val2_9_reg_2710[7]_i_74_n_2 ,\p_Val2_9_reg_2710[7]_i_75_n_2 }));
  FDRE \right_border_buf_0_1_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[0]),
        .Q(right_border_buf_0_1_fu_310[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[1]),
        .Q(right_border_buf_0_1_fu_310[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[2]),
        .Q(right_border_buf_0_1_fu_310[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[3]),
        .Q(right_border_buf_0_1_fu_310[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[4]),
        .Q(right_border_buf_0_1_fu_310[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[5]),
        .Q(right_border_buf_0_1_fu_310[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[6]),
        .Q(right_border_buf_0_1_fu_310[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_310_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_s_fu_306[7]),
        .Q(right_border_buf_0_1_fu_310[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \right_border_buf_0_2_fu_318[7]_i_1 
       (.I0(\right_border_buf_0_2_fu_318[7]_i_3_n_2 ),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(right_border_buf_0_1_fu_3100));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \right_border_buf_0_2_fu_318[7]_i_3 
       (.I0(or_cond_i_i_reg_2567),
        .I1(\exitcond_reg_2558_reg_n_2_[0] ),
        .I2(tmp_1_reg_2498),
        .I3(\icmp_reg_2507_reg_n_2_[0] ),
        .O(\right_border_buf_0_2_fu_318[7]_i_3_n_2 ));
  FDRE \right_border_buf_0_2_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[0]),
        .Q(right_border_buf_0_2_fu_318[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[1]),
        .Q(right_border_buf_0_2_fu_318[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[2]),
        .Q(right_border_buf_0_2_fu_318[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[3]),
        .Q(right_border_buf_0_2_fu_318[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[4]),
        .Q(right_border_buf_0_2_fu_318[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[5]),
        .Q(right_border_buf_0_2_fu_318[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[6]),
        .Q(right_border_buf_0_2_fu_318[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din1[7]),
        .Q(right_border_buf_0_2_fu_318[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[0]),
        .Q(right_border_buf_0_3_fu_322[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[1]),
        .Q(right_border_buf_0_3_fu_322[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[2]),
        .Q(right_border_buf_0_3_fu_322[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[3]),
        .Q(right_border_buf_0_3_fu_322[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[4]),
        .Q(right_border_buf_0_3_fu_322[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[5]),
        .Q(right_border_buf_0_3_fu_322[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[6]),
        .Q(right_border_buf_0_3_fu_322[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_322_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_2_fu_318[7]),
        .Q(right_border_buf_0_3_fu_322[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[0]),
        .Q(right_border_buf_0_4_fu_330[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[1]),
        .Q(right_border_buf_0_4_fu_330[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[2]),
        .Q(right_border_buf_0_4_fu_330[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[3]),
        .Q(right_border_buf_0_4_fu_330[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[4]),
        .Q(right_border_buf_0_4_fu_330[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[5]),
        .Q(right_border_buf_0_4_fu_330[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[6]),
        .Q(right_border_buf_0_4_fu_330[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_330_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din2[7]),
        .Q(right_border_buf_0_4_fu_330[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[0]),
        .Q(right_border_buf_0_5_fu_334[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[1]),
        .Q(right_border_buf_0_5_fu_334[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[2]),
        .Q(right_border_buf_0_5_fu_334[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[3]),
        .Q(right_border_buf_0_5_fu_334[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[4]),
        .Q(right_border_buf_0_5_fu_334[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[5]),
        .Q(right_border_buf_0_5_fu_334[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[6]),
        .Q(right_border_buf_0_5_fu_334[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(right_border_buf_0_4_fu_330[7]),
        .Q(right_border_buf_0_5_fu_334[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[0]),
        .Q(right_border_buf_0_s_fu_306[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[1]),
        .Q(right_border_buf_0_s_fu_306[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[2]),
        .Q(right_border_buf_0_s_fu_306[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[3]),
        .Q(right_border_buf_0_s_fu_306[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[4]),
        .Q(right_border_buf_0_s_fu_306[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[5]),
        .Q(right_border_buf_0_s_fu_306[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[6]),
        .Q(right_border_buf_0_s_fu_306[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3100),
        .D(din0[7]),
        .Q(right_border_buf_0_s_fu_306[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \row_assign_9_0_1_t_reg_2538[1]_i_1 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .I1(sel0[0]),
        .I2(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ),
        .O(tmp_32_fu_867_p3));
  FDRE \row_assign_9_0_1_t_reg_2538_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(i_V_fu_631_p2[0]),
        .Q(row_assign_9_0_1_t_reg_2538[0]),
        .R(1'b0));
  FDRE \row_assign_9_0_1_t_reg_2538_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_32_fu_867_p3),
        .Q(row_assign_9_0_1_t_reg_2538[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \row_assign_9_0_2_t_reg_2545[1]_i_1 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .I1(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ),
        .I2(sel0[0]),
        .O(tmp_36_fu_905_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \row_assign_9_0_2_t_reg_2545[1]_i_2 
       (.I0(\row_assign_9_0_2_t_reg_2545[1]_i_3_n_2 ),
        .I1(sel0[2]),
        .I2(sel0[9]),
        .I3(\row_assign_9_0_2_t_reg_2545[1]_i_4_n_2 ),
        .I4(sel0[3]),
        .I5(\row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ),
        .O(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \row_assign_9_0_2_t_reg_2545[1]_i_3 
       (.I0(sel0[1]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[0]),
        .O(\row_assign_9_0_2_t_reg_2545[1]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \row_assign_9_0_2_t_reg_2545[1]_i_4 
       (.I0(sel0[7]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .O(\row_assign_9_0_2_t_reg_2545[1]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_9_0_2_t_reg_2545[1]_i_5 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .O(\row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ));
  FDRE \row_assign_9_0_2_t_reg_2545_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(\t_V_reg_587_reg_n_2_[0] ),
        .Q(row_assign_9_0_2_t_reg_2545[0]),
        .R(1'b0));
  FDRE \row_assign_9_0_2_t_reg_2545_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_36_fu_905_p3),
        .Q(row_assign_9_0_2_t_reg_2545[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h30ED0303)) 
    \row_assign_9_reg_2533[1]_i_1 
       (.I0(tmp_3_fu_703_p2),
        .I1(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .I2(sel0[0]),
        .I3(\row_assign_9_reg_2533_reg[1]_i_4_n_4 ),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .O(tmp_39_fu_829_p3));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \row_assign_9_reg_2533[1]_i_10 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(\row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ),
        .I4(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I5(sel0[6]),
        .O(\row_assign_9_reg_2533[1]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hFF14)) 
    \row_assign_9_reg_2533[1]_i_11 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(\row_assign_9_reg_2533[1]_i_27_n_2 ),
        .I3(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .O(\row_assign_9_reg_2533[1]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h000000000001FFFE)) 
    \row_assign_9_reg_2533[1]_i_12 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\t_V_reg_587_reg_n_2_[0] ),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(\row_assign_9_reg_2533[1]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \row_assign_9_reg_2533[1]_i_13 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(\t_V_reg_587_reg_n_2_[0] ),
        .I3(sel0[2]),
        .O(\row_assign_9_reg_2533[1]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \row_assign_9_reg_2533[1]_i_14 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .I1(sel0[0]),
        .O(\row_assign_9_reg_2533[1]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h0451)) 
    \row_assign_9_reg_2533[1]_i_15 
       (.I0(sel0[6]),
        .I1(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\row_assign_9_reg_2533[1]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h5555555400000002)) 
    \row_assign_9_reg_2533[1]_i_16 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .I5(sel0[3]),
        .O(\row_assign_9_reg_2533[1]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h0A28)) 
    \row_assign_9_reg_2533[1]_i_17 
       (.I0(sel0[2]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\row_assign_9_reg_2533[1]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_9_reg_2533[1]_i_18 
       (.I0(sel0[0]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .O(\row_assign_9_reg_2533[1]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_assign_9_reg_2533[1]_i_19 
       (.I0(\t_V_reg_587_reg_n_2_[0] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .O(\row_assign_9_reg_2533[1]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \row_assign_9_reg_2533[1]_i_20 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(\row_assign_9_reg_2533[1]_i_28_n_2 ),
        .I3(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .O(\row_assign_9_reg_2533[1]_i_20_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF5556)) 
    \row_assign_9_reg_2533[1]_i_21 
       (.I0(sel0[2]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .O(\row_assign_9_reg_2533[1]_i_21_n_2 ));
  LUT3 #(
    .INIT(8'hBE)) 
    \row_assign_9_reg_2533[1]_i_22 
       (.I0(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[0]),
        .O(\row_assign_9_reg_2533[1]_i_22_n_2 ));
  LUT5 #(
    .INIT(32'hAAAABEBB)) 
    \row_assign_9_reg_2533[1]_i_23 
       (.I0(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I4(sel0[6]),
        .O(\row_assign_9_reg_2533[1]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h5555555400000002)) 
    \row_assign_9_reg_2533[1]_i_24 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .I5(sel0[3]),
        .O(\row_assign_9_reg_2533[1]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h0A28)) 
    \row_assign_9_reg_2533[1]_i_25 
       (.I0(sel0[2]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\row_assign_9_reg_2533[1]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_9_reg_2533[1]_i_26 
       (.I0(sel0[0]),
        .I1(\t_V_reg_587_reg_n_2_[0] ),
        .O(\row_assign_9_reg_2533[1]_i_26_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \row_assign_9_reg_2533[1]_i_27 
       (.I0(sel0[6]),
        .I1(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\row_assign_9_reg_2533[1]_i_27_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \row_assign_9_reg_2533[1]_i_28 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\t_V_reg_587_reg_n_2_[0] ),
        .O(\row_assign_9_reg_2533[1]_i_28_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \row_assign_9_reg_2533[1]_i_3 
       (.I0(sel0[0]),
        .I1(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ),
        .I2(\t_V_reg_587_reg_n_2_[0] ),
        .O(\row_assign_9_reg_2533[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h5555555557555555)) 
    \row_assign_9_reg_2533[1]_i_6 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(\row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ),
        .I4(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I5(sel0[6]),
        .O(\row_assign_9_reg_2533[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \row_assign_9_reg_2533[1]_i_7 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(\row_assign_9_0_2_t_reg_2545[1]_i_5_n_2 ),
        .I4(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I5(sel0[6]),
        .O(\row_assign_9_reg_2533[1]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h000000000004FFFB)) 
    \row_assign_9_reg_2533[1]_i_8 
       (.I0(sel0[6]),
        .I1(\row_assign_9_reg_2533[1]_i_19_n_2 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[7]),
        .I5(sel0[8]),
        .O(\row_assign_9_reg_2533[1]_i_8_n_2 ));
  FDRE \row_assign_9_reg_2533_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_39_fu_829_p3),
        .Q(row_assign_9_reg_2533),
        .R(1'b0));
  CARRY4 \row_assign_9_reg_2533_reg[1]_i_2 
       (.CI(\row_assign_9_reg_2533_reg[1]_i_5_n_2 ),
        .CO({\NLW_row_assign_9_reg_2533_reg[1]_i_2_CO_UNCONNECTED [3:2],tmp_3_fu_703_p2,\row_assign_9_reg_2533_reg[1]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_9_reg_2533[1]_i_6_n_2 ,1'b0}),
        .O(\NLW_row_assign_9_reg_2533_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_9_reg_2533[1]_i_7_n_2 ,\row_assign_9_reg_2533[1]_i_8_n_2 }));
  CARRY4 \row_assign_9_reg_2533_reg[1]_i_4 
       (.CI(\row_assign_9_reg_2533_reg[1]_i_9_n_2 ),
        .CO({\NLW_row_assign_9_reg_2533_reg[1]_i_4_CO_UNCONNECTED [3:2],\row_assign_9_reg_2533_reg[1]_i_4_n_4 ,\row_assign_9_reg_2533_reg[1]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_9_reg_2533[1]_i_6_n_2 ,1'b0}),
        .O(\NLW_row_assign_9_reg_2533_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_9_reg_2533[1]_i_10_n_2 ,\row_assign_9_reg_2533[1]_i_11_n_2 }));
  CARRY4 \row_assign_9_reg_2533_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\row_assign_9_reg_2533_reg[1]_i_5_n_2 ,\row_assign_9_reg_2533_reg[1]_i_5_n_3 ,\row_assign_9_reg_2533_reg[1]_i_5_n_4 ,\row_assign_9_reg_2533_reg[1]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_9_reg_2533[1]_i_12_n_2 ,\row_assign_9_reg_2533[1]_i_13_n_2 ,\row_assign_9_reg_2533[1]_i_14_n_2 }),
        .O(\NLW_row_assign_9_reg_2533_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\row_assign_9_reg_2533[1]_i_15_n_2 ,\row_assign_9_reg_2533[1]_i_16_n_2 ,\row_assign_9_reg_2533[1]_i_17_n_2 ,\row_assign_9_reg_2533[1]_i_18_n_2 }));
  CARRY4 \row_assign_9_reg_2533_reg[1]_i_9 
       (.CI(1'b0),
        .CO({\row_assign_9_reg_2533_reg[1]_i_9_n_2 ,\row_assign_9_reg_2533_reg[1]_i_9_n_3 ,\row_assign_9_reg_2533_reg[1]_i_9_n_4 ,\row_assign_9_reg_2533_reg[1]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_9_reg_2533[1]_i_20_n_2 ,\row_assign_9_reg_2533[1]_i_21_n_2 ,\row_assign_9_reg_2533[1]_i_22_n_2 }),
        .O(\NLW_row_assign_9_reg_2533_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\row_assign_9_reg_2533[1]_i_23_n_2 ,\row_assign_9_reg_2533[1]_i_24_n_2 ,\row_assign_9_reg_2533[1]_i_25_n_2 ,\row_assign_9_reg_2533[1]_i_26_n_2 }));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[0]),
        .Q(src_kernel_win_0_va_1_fu_238[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[1]),
        .Q(src_kernel_win_0_va_1_fu_238[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[2]),
        .Q(src_kernel_win_0_va_1_fu_238[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[3]),
        .Q(src_kernel_win_0_va_1_fu_238[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[4]),
        .Q(src_kernel_win_0_va_1_fu_238[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[5]),
        .Q(src_kernel_win_0_va_1_fu_238[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[6]),
        .Q(src_kernel_win_0_va_1_fu_238[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_fu_234[7]),
        .Q(src_kernel_win_0_va_1_fu_238[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[0]),
        .Q(src_kernel_win_0_va_2_fu_242[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[1]),
        .Q(src_kernel_win_0_va_2_fu_242[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[2]),
        .Q(src_kernel_win_0_va_2_fu_242[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[3]),
        .Q(src_kernel_win_0_va_2_fu_242[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[4]),
        .Q(src_kernel_win_0_va_2_fu_242[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[5]),
        .Q(src_kernel_win_0_va_2_fu_242[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[6]),
        .Q(src_kernel_win_0_va_2_fu_242[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_7_reg_2654[7]),
        .Q(src_kernel_win_0_va_2_fu_242[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[0]),
        .Q(src_kernel_win_0_va_3_fu_246[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[1]),
        .Q(src_kernel_win_0_va_3_fu_246[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[2]),
        .Q(src_kernel_win_0_va_3_fu_246[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[3]),
        .Q(src_kernel_win_0_va_3_fu_246[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[4]),
        .Q(src_kernel_win_0_va_3_fu_246[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[5]),
        .Q(src_kernel_win_0_va_3_fu_246[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[6]),
        .Q(src_kernel_win_0_va_3_fu_246[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_2_fu_242[7]),
        .Q(src_kernel_win_0_va_3_fu_246[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[0]),
        .Q(src_kernel_win_0_va_4_fu_250[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[1]),
        .Q(src_kernel_win_0_va_4_fu_250[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[2]),
        .Q(src_kernel_win_0_va_4_fu_250[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[3]),
        .Q(src_kernel_win_0_va_4_fu_250[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[4]),
        .Q(src_kernel_win_0_va_4_fu_250[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[5]),
        .Q(src_kernel_win_0_va_4_fu_250[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[6]),
        .Q(src_kernel_win_0_va_4_fu_250[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_8_reg_2661[7]),
        .Q(src_kernel_win_0_va_4_fu_250[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[0]),
        .Q(src_kernel_win_0_va_5_fu_254[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[1]),
        .Q(src_kernel_win_0_va_5_fu_254[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[2]),
        .Q(src_kernel_win_0_va_5_fu_254[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[3]),
        .Q(src_kernel_win_0_va_5_fu_254[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[4]),
        .Q(src_kernel_win_0_va_5_fu_254[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[5]),
        .Q(src_kernel_win_0_va_5_fu_254[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[6]),
        .Q(src_kernel_win_0_va_5_fu_254[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_4_fu_250[7]),
        .Q(src_kernel_win_0_va_5_fu_254[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_2647[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_2647[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_2647[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_2647[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_2647[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_2647[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_2647[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_2647_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_6_fu_1235_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_2647[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_2654[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_2654[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_2654[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_2654[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_2654[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_2654[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_2654[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_2654_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_7_fu_1253_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_2654[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_8_reg_2661[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(\exitcond_reg_2558_reg_n_2_[0] ),
        .O(src_kernel_win_0_va_6_reg_26470));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[0]),
        .Q(src_kernel_win_0_va_8_reg_2661[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[1]),
        .Q(src_kernel_win_0_va_8_reg_2661[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[2]),
        .Q(src_kernel_win_0_va_8_reg_2661[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[3]),
        .Q(src_kernel_win_0_va_8_reg_2661[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[4]),
        .Q(src_kernel_win_0_va_8_reg_2661[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[5]),
        .Q(src_kernel_win_0_va_8_reg_2661[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[6]),
        .Q(src_kernel_win_0_va_8_reg_2661[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_2661_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_26470),
        .D(src_kernel_win_0_va_8_fu_1271_p3[7]),
        .Q(src_kernel_win_0_va_8_reg_2661[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_fu_234[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_2558_pp0_iter1_reg),
        .O(src_kernel_win_0_va_1_fu_2380));
  FDRE \src_kernel_win_0_va_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[0]),
        .Q(src_kernel_win_0_va_fu_234[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[1]),
        .Q(src_kernel_win_0_va_fu_234[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[2]),
        .Q(src_kernel_win_0_va_fu_234[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[3]),
        .Q(src_kernel_win_0_va_fu_234[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[4]),
        .Q(src_kernel_win_0_va_fu_234[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[5]),
        .Q(src_kernel_win_0_va_fu_234[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[6]),
        .Q(src_kernel_win_0_va_fu_234[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2380),
        .D(src_kernel_win_0_va_6_reg_2647[7]),
        .Q(src_kernel_win_0_va_fu_234[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \t_V_2_reg_598[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_955_p2),
        .I4(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .O(t_V_2_reg_598));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_2_reg_598[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_955_p2),
        .O(t_V_2_reg_5980));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_598[10]_i_3 
       (.I0(t_V_2_reg_598_reg__0[10]),
        .I1(t_V_2_reg_598_reg__0[7]),
        .I2(\t_V_2_reg_598[10]_i_4_n_2 ),
        .I3(t_V_2_reg_598_reg__0[6]),
        .I4(t_V_2_reg_598_reg__0[8]),
        .I5(t_V_2_reg_598_reg__0[9]),
        .O(j_V_fu_961_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_2_reg_598[10]_i_4 
       (.I0(t_V_2_reg_598_reg__0[4]),
        .I1(t_V_2_reg_598_reg__0[2]),
        .I2(t_V_2_reg_598_reg__0[0]),
        .I3(t_V_2_reg_598_reg__0[1]),
        .I4(t_V_2_reg_598_reg__0[3]),
        .I5(t_V_2_reg_598_reg__0[5]),
        .O(\t_V_2_reg_598[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_598[1]_i_1 
       (.I0(t_V_2_reg_598_reg__0[0]),
        .I1(t_V_2_reg_598_reg__0[1]),
        .O(j_V_fu_961_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_598[2]_i_1 
       (.I0(t_V_2_reg_598_reg__0[2]),
        .I1(t_V_2_reg_598_reg__0[1]),
        .I2(t_V_2_reg_598_reg__0[0]),
        .O(j_V_fu_961_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_598[3]_i_1 
       (.I0(t_V_2_reg_598_reg__0[3]),
        .I1(t_V_2_reg_598_reg__0[2]),
        .I2(t_V_2_reg_598_reg__0[0]),
        .I3(t_V_2_reg_598_reg__0[1]),
        .O(j_V_fu_961_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_598[4]_i_1 
       (.I0(t_V_2_reg_598_reg__0[4]),
        .I1(t_V_2_reg_598_reg__0[3]),
        .I2(t_V_2_reg_598_reg__0[1]),
        .I3(t_V_2_reg_598_reg__0[0]),
        .I4(t_V_2_reg_598_reg__0[2]),
        .O(j_V_fu_961_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_598[5]_i_1 
       (.I0(t_V_2_reg_598_reg__0[5]),
        .I1(t_V_2_reg_598_reg__0[4]),
        .I2(t_V_2_reg_598_reg__0[2]),
        .I3(t_V_2_reg_598_reg__0[0]),
        .I4(t_V_2_reg_598_reg__0[1]),
        .I5(t_V_2_reg_598_reg__0[3]),
        .O(j_V_fu_961_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_598[6]_i_1 
       (.I0(t_V_2_reg_598_reg__0[6]),
        .I1(\t_V_2_reg_598[10]_i_4_n_2 ),
        .O(j_V_fu_961_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_598[7]_i_1 
       (.I0(t_V_2_reg_598_reg__0[7]),
        .I1(t_V_2_reg_598_reg__0[6]),
        .I2(\t_V_2_reg_598[10]_i_4_n_2 ),
        .O(j_V_fu_961_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_598[8]_i_1 
       (.I0(t_V_2_reg_598_reg__0[8]),
        .I1(t_V_2_reg_598_reg__0[7]),
        .I2(\t_V_2_reg_598[10]_i_4_n_2 ),
        .I3(t_V_2_reg_598_reg__0[6]),
        .O(j_V_fu_961_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_598[9]_i_1 
       (.I0(t_V_2_reg_598_reg__0[9]),
        .I1(t_V_2_reg_598_reg__0[8]),
        .I2(t_V_2_reg_598_reg__0[6]),
        .I3(\t_V_2_reg_598[10]_i_4_n_2 ),
        .I4(t_V_2_reg_598_reg__0[7]),
        .O(j_V_fu_961_p2[9]));
  FDRE \t_V_2_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(ImagLoc_x_fu_983_p2),
        .Q(t_V_2_reg_598_reg__0[0]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[10]),
        .Q(t_V_2_reg_598_reg__0[10]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[1]),
        .Q(t_V_2_reg_598_reg__0[1]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[2]),
        .Q(t_V_2_reg_598_reg__0[2]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[3]),
        .Q(t_V_2_reg_598_reg__0[3]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[4]),
        .Q(t_V_2_reg_598_reg__0[4]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[5]),
        .Q(t_V_2_reg_598_reg__0[5]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[6]),
        .Q(t_V_2_reg_598_reg__0[6]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[7]),
        .Q(t_V_2_reg_598_reg__0[7]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[8]),
        .Q(t_V_2_reg_598_reg__0[8]),
        .R(t_V_2_reg_598));
  FDRE \t_V_2_reg_598_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5980),
        .D(j_V_fu_961_p2[9]),
        .Q(t_V_2_reg_598_reg__0[9]),
        .R(t_V_2_reg_598));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_reg_587[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_5_reg_576[0]),
        .I2(tmp_5_reg_576[1]),
        .O(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[0]),
        .Q(\t_V_reg_587_reg_n_2_[0] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[10]),
        .Q(sel0[9]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[1]),
        .Q(sel0[0]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[2]),
        .Q(sel0[1]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[3]),
        .Q(sel0[2]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[4]),
        .Q(sel0[3]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[5]),
        .Q(sel0[4]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[6]),
        .Q(sel0[5]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[7]),
        .Q(sel0[6]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[8]),
        .Q(sel0[7]),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_587_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2493[9]),
        .Q(sel0[8]),
        .R(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'hCA)) 
    \tmp_117_0_1_reg_2516[0]_i_1 
       (.I0(\tmp_117_0_1_reg_2516_reg_n_2_[0] ),
        .I1(\row_assign_9_reg_2533[1]_i_3_n_2 ),
        .I2(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .O(\tmp_117_0_1_reg_2516[0]_i_1_n_2 ));
  FDRE \tmp_117_0_1_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_117_0_1_reg_2516[0]_i_1_n_2 ),
        .Q(\tmp_117_0_1_reg_2516_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \tmp_1_reg_2498[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\tmp_1_reg_2498[0]_i_3_n_2 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\t_V_reg_587_reg_n_2_[0] ),
        .I5(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .O(\tmp_1_reg_2498[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h02AAAAAAFFFFFFFF)) 
    \tmp_1_reg_2498[0]_i_2 
       (.I0(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[9]),
        .O(tmp_1_fu_637_p2));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp_1_reg_2498[0]_i_3 
       (.I0(sel0[9]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .O(\tmp_1_reg_2498[0]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_1_reg_2498[0]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[8]),
        .I4(sel0[7]),
        .O(\tmp_1_reg_2498[0]_i_4_n_2 ));
  FDRE \tmp_1_reg_2498_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_1_fu_637_p2),
        .Q(tmp_1_reg_2498),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000888880008000)) 
    \tmp_3_cast_reg_698[29]_i_1 
       (.I0(Q[1]),
        .I1(I_BVALID),
        .I2(\ap_CS_fsm[0]_i_2_n_2 ),
        .I3(ap_CS_fsm_state3),
        .I4(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I5(\ap_CS_fsm_reg_n_2_[0] ),
        .O(I_BREADY1));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \tmp_5_reg_576[0]_i_1 
       (.I0(tmp_5_reg_576[0]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_5_reg_576[1]),
        .I3(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(\tmp_5_reg_576[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_5_reg_576[1]_i_1 
       (.I0(tmp_5_reg_576[1]),
        .I1(tmp_5_reg_576[0]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_Filter2D_fu_485_ap_start_reg_reg_0),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(\tmp_5_reg_576[1]_i_1_n_2 ));
  FDRE \tmp_5_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_576[0]_i_1_n_2 ),
        .Q(tmp_5_reg_576[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_576[1]_i_1_n_2 ),
        .Q(tmp_5_reg_576[1]),
        .R(1'b0));
  FDRE \tmp_67_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(ImagLoc_x_fu_983_p2),
        .Q(tmp_67_reg_2571[0]),
        .R(1'b0));
  FDRE \tmp_67_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_25760),
        .D(k_buf_0_val_5_U_n_13),
        .Q(tmp_67_reg_2571[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80808000AAAAAAAA)) 
    \tmp_73_0_0_not_reg_2502[0]_i_1 
       (.I0(sel0[9]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .O(tmp_73_0_0_not_fu_643_p2));
  FDRE \tmp_73_0_0_not_reg_2502_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_73_0_0_not_fu_643_p2),
        .Q(tmp_73_0_0_not_reg_2502),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h1100F0F0)) 
    \tmp_8_reg_2512[0]_i_1 
       (.I0(sel0[0]),
        .I1(\row_assign_9_0_2_t_reg_2545[1]_i_2_n_2 ),
        .I2(\tmp_8_reg_2512_reg_n_2_[0] ),
        .I3(\t_V_reg_587_reg_n_2_[0] ),
        .I4(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .O(\tmp_8_reg_2512[0]_i_1_n_2 ));
  FDRE \tmp_8_reg_2512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_reg_2512[0]_i_1_n_2 ),
        .Q(\tmp_8_reg_2512_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFD00550055005500)) 
    \tmp_9_reg_2520[0]_i_1 
       (.I0(\tmp_1_reg_2498[0]_i_4_n_2 ),
        .I1(sel0[1]),
        .I2(\i_V_reg_2493[6]_i_2_n_2 ),
        .I3(sel0[9]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(tmp_9_fu_677_p2));
  FDRE \tmp_9_reg_2520_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_1_reg_2498[0]_i_1_n_2 ),
        .D(tmp_9_fu_677_p2),
        .Q(tmp_9_reg_2520),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg
   (DIADI,
    din0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \SRL_SIG_reg[0][7] ,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    brmerge_reg_2576,
    Q,
    \right_border_buf_0_s_fu_306_reg[7] );
  output [7:0]DIADI;
  output [7:0]din0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input brmerge_reg_2576;
  input [7:0]Q;
  input [7:0]\right_border_buf_0_s_fu_306_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2576;
  wire ce0;
  wire [7:0]din0;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire or_cond_i_i_reg_2567;
  wire [7:0]\right_border_buf_0_s_fu_306_reg[7] ;
  wire tmp_1_reg_2498;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_22 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .Q(Q),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0(din0),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg[0] ),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .\right_border_buf_0_s_fu_306_reg[7] (\right_border_buf_0_s_fu_306_reg[7] ),
        .tmp_1_reg_2498(tmp_1_reg_2498));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_19
   (ram_reg,
    din1,
    D,
    \src_kernel_win_0_va_6_reg_2647_reg[1] ,
    \src_kernel_win_0_va_8_reg_2661_reg[1] ,
    ap_clk,
    ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_117_0_1_reg_2516_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    brmerge_reg_2576,
    Q,
    \right_border_buf_0_2_fu_318_reg[7] ,
    din2,
    \row_assign_9_0_1_t_reg_2538_reg[1] ,
    din0,
    tmp_9_reg_2520,
    row_assign_9_0_2_t_reg_2545,
    row_assign_9_reg_2533);
  output [7:0]ram_reg;
  output [7:0]din1;
  output [0:0]D;
  output [0:0]\src_kernel_win_0_va_6_reg_2647_reg[1] ;
  output [0:0]\src_kernel_win_0_va_8_reg_2661_reg[1] ;
  input ap_clk;
  input ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \tmp_117_0_1_reg_2516_reg[0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input brmerge_reg_2576;
  input [7:0]Q;
  input [7:0]\right_border_buf_0_2_fu_318_reg[7] ;
  input [1:0]din2;
  input [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  input [1:0]din0;
  input tmp_9_reg_2520;
  input [1:0]row_assign_9_0_2_t_reg_2545;
  input [0:0]row_assign_9_reg_2533;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_2576;
  wire ce0;
  wire [1:0]din0;
  wire [7:0]din1;
  wire [1:0]din2;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire or_cond_i_i_reg_2567;
  wire [7:0]ram_reg;
  wire [7:0]\right_border_buf_0_2_fu_318_reg[7] ;
  wire [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  wire [1:0]row_assign_9_0_2_t_reg_2545;
  wire [0:0]row_assign_9_reg_2533;
  wire [0:0]\src_kernel_win_0_va_6_reg_2647_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_8_reg_2661_reg[1] ;
  wire \tmp_117_0_1_reg_2516_reg[0] ;
  wire tmp_1_reg_2498;
  wire tmp_9_reg_2520;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_21 Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .Q(Q),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0(din0),
        .din1(din1),
        .din2(din2),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg[0] ),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .ram_reg_0(ram_reg),
        .\right_border_buf_0_2_fu_318_reg[7] (\right_border_buf_0_2_fu_318_reg[7] ),
        .\row_assign_9_0_1_t_reg_2538_reg[1] (\row_assign_9_0_1_t_reg_2538_reg[1] ),
        .row_assign_9_0_2_t_reg_2545(row_assign_9_0_2_t_reg_2545),
        .row_assign_9_reg_2533(row_assign_9_reg_2533),
        .\src_kernel_win_0_va_6_reg_2647_reg[1] (\src_kernel_win_0_va_6_reg_2647_reg[1] ),
        .\src_kernel_win_0_va_8_reg_2661_reg[1] (\src_kernel_win_0_va_8_reg_2661_reg[1] ),
        .\tmp_117_0_1_reg_2516_reg[0] (\tmp_117_0_1_reg_2516_reg[0] ),
        .tmp_1_reg_2498(tmp_1_reg_2498),
        .tmp_9_reg_2520(tmp_9_reg_2520));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_20
   (WEA,
    ce0,
    ADDRBWRADDR,
    \or_cond_i_reg_2607_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    ram_reg,
    p_1_in6_out,
    CO,
    ram_reg_0,
    D,
    din2,
    \src_kernel_win_0_va_8_reg_2661_reg[7] ,
    \src_kernel_win_0_va_7_reg_2654_reg[7] ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter0,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    \tmp_8_reg_2512_reg[0] ,
    ap_enable_reg_pp0_iter1,
    img1_data_stream_2_s_empty_n,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_0_s_empty_n,
    or_cond_i_reg_2607_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3_reg,
    img2_data_stream_0_s_full_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_1_s_full_n,
    row_assign_9_reg_2533,
    din1,
    row_assign_9_0_2_t_reg_2545,
    tmp_9_reg_2520,
    din0,
    \row_assign_9_0_1_t_reg_2538_reg[1] ,
    brmerge_reg_2576,
    \right_border_buf_0_5_fu_334_reg[7] ,
    \right_border_buf_0_4_fu_330_reg[7] );
  output [0:0]WEA;
  output ce0;
  output [10:0]ADDRBWRADDR;
  output \or_cond_i_reg_2607_reg[0] ;
  output ap_block_pp0_stage0_subdone0_in;
  output ram_reg;
  output p_1_in6_out;
  output [0:0]CO;
  output ram_reg_0;
  output [6:0]D;
  output [7:0]din2;
  output [6:0]\src_kernel_win_0_va_8_reg_2661_reg[7] ;
  output [6:0]\src_kernel_win_0_va_7_reg_2654_reg[7] ;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [10:0]Q;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter0;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input \tmp_8_reg_2512_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input img1_data_stream_2_s_empty_n;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_0_s_empty_n;
  input or_cond_i_reg_2607_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3_reg;
  input img2_data_stream_0_s_full_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_1_s_full_n;
  input [0:0]row_assign_9_reg_2533;
  input [7:0]din1;
  input [1:0]row_assign_9_0_2_t_reg_2545;
  input tmp_9_reg_2520;
  input [7:0]din0;
  input [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  input brmerge_reg_2576;
  input [7:0]\right_border_buf_0_5_fu_334_reg[7] ;
  input [7:0]\right_border_buf_0_4_fu_330_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3_reg;
  wire brmerge_reg_2576;
  wire ce0;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire or_cond_i_i_reg_2567;
  wire or_cond_i_reg_2607_pp0_iter2_reg;
  wire \or_cond_i_reg_2607_reg[0] ;
  wire p_1_in6_out;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_4_fu_330_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_334_reg[7] ;
  wire [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  wire [1:0]row_assign_9_0_2_t_reg_2545;
  wire [0:0]row_assign_9_reg_2533;
  wire [6:0]\src_kernel_win_0_va_7_reg_2654_reg[7] ;
  wire [6:0]\src_kernel_win_0_va_8_reg_2661_reg[7] ;
  wire tmp_1_reg_2498;
  wire \tmp_8_reg_2512_reg[0] ;
  wire tmp_9_reg_2520;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram Filter2D_k_buf_0_eOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .brmerge_reg_2576(brmerge_reg_2576),
        .ce0(ce0),
        .din0(din0),
        .din1(din1),
        .din2(din2[3:0]),
        .\exitcond_reg_2558_reg[0] (\exitcond_reg_2558_reg[0] ),
        .\icmp_reg_2507_reg[0] (\icmp_reg_2507_reg[0] ),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .or_cond_i_i_reg_2567(or_cond_i_i_reg_2567),
        .\or_cond_i_i_reg_2567_reg[0] (p_1_in6_out),
        .or_cond_i_reg_2607_pp0_iter2_reg(or_cond_i_reg_2607_pp0_iter2_reg),
        .\or_cond_i_reg_2607_reg[0] (\or_cond_i_reg_2607_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_4_fu_330_reg[4] (din2[4]),
        .\right_border_buf_0_4_fu_330_reg[5] (din2[5]),
        .\right_border_buf_0_4_fu_330_reg[6] (din2[6]),
        .\right_border_buf_0_4_fu_330_reg[7] (din2[7]),
        .\right_border_buf_0_4_fu_330_reg[7]_0 (\right_border_buf_0_4_fu_330_reg[7] ),
        .\right_border_buf_0_5_fu_334_reg[7] (\right_border_buf_0_5_fu_334_reg[7] ),
        .\row_assign_9_0_1_t_reg_2538_reg[1] (\row_assign_9_0_1_t_reg_2538_reg[1] ),
        .row_assign_9_0_2_t_reg_2545(row_assign_9_0_2_t_reg_2545),
        .row_assign_9_reg_2533(row_assign_9_reg_2533),
        .\src_kernel_win_0_va_7_reg_2654_reg[7] (\src_kernel_win_0_va_7_reg_2654_reg[7] ),
        .\src_kernel_win_0_va_8_reg_2661_reg[7] (\src_kernel_win_0_va_8_reg_2661_reg[7] ),
        .tmp_1_reg_2498(tmp_1_reg_2498),
        .\tmp_8_reg_2512_reg[0] (\tmp_8_reg_2512_reg[0] ),
        .tmp_9_reg_2520(tmp_9_reg_2520));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram
   (WEA,
    ce0,
    ADDRBWRADDR,
    \or_cond_i_reg_2607_reg[0] ,
    ap_block_pp0_stage0_subdone0_in,
    ram_reg_0,
    \or_cond_i_i_reg_2567_reg[0] ,
    CO,
    ram_reg_1,
    D,
    \right_border_buf_0_4_fu_330_reg[7] ,
    \src_kernel_win_0_va_8_reg_2661_reg[7] ,
    \src_kernel_win_0_va_7_reg_2654_reg[7] ,
    \right_border_buf_0_4_fu_330_reg[6] ,
    \right_border_buf_0_4_fu_330_reg[5] ,
    \right_border_buf_0_4_fu_330_reg[4] ,
    din2,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter0,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    \tmp_8_reg_2512_reg[0] ,
    ap_enable_reg_pp0_iter1,
    img1_data_stream_2_s_empty_n,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_0_s_empty_n,
    or_cond_i_reg_2607_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3_reg,
    img2_data_stream_0_s_full_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_1_s_full_n,
    row_assign_9_reg_2533,
    din1,
    row_assign_9_0_2_t_reg_2545,
    tmp_9_reg_2520,
    din0,
    \row_assign_9_0_1_t_reg_2538_reg[1] ,
    brmerge_reg_2576,
    \right_border_buf_0_5_fu_334_reg[7] ,
    \right_border_buf_0_4_fu_330_reg[7]_0 );
  output [0:0]WEA;
  output ce0;
  output [10:0]ADDRBWRADDR;
  output \or_cond_i_reg_2607_reg[0] ;
  output ap_block_pp0_stage0_subdone0_in;
  output ram_reg_0;
  output \or_cond_i_i_reg_2567_reg[0] ;
  output [0:0]CO;
  output ram_reg_1;
  output [6:0]D;
  output \right_border_buf_0_4_fu_330_reg[7] ;
  output [6:0]\src_kernel_win_0_va_8_reg_2661_reg[7] ;
  output [6:0]\src_kernel_win_0_va_7_reg_2654_reg[7] ;
  output \right_border_buf_0_4_fu_330_reg[6] ;
  output \right_border_buf_0_4_fu_330_reg[5] ;
  output \right_border_buf_0_4_fu_330_reg[4] ;
  output [3:0]din2;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_2;
  input [10:0]Q;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter0;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input \tmp_8_reg_2512_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input img1_data_stream_2_s_empty_n;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_0_s_empty_n;
  input or_cond_i_reg_2607_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3_reg;
  input img2_data_stream_0_s_full_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_1_s_full_n;
  input [0:0]row_assign_9_reg_2533;
  input [7:0]din1;
  input [1:0]row_assign_9_0_2_t_reg_2545;
  input tmp_9_reg_2520;
  input [7:0]din0;
  input [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  input brmerge_reg_2576;
  input [7:0]\right_border_buf_0_5_fu_334_reg[7] ;
  input [7:0]\right_border_buf_0_4_fu_330_reg[7]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3_reg;
  wire brmerge_reg_2576;
  wire ce0;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [3:0]din2;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_2567;
  wire \or_cond_i_i_reg_2567_reg[0] ;
  wire \or_cond_i_reg_2607[0]_i_3_n_2 ;
  wire or_cond_i_reg_2607_pp0_iter2_reg;
  wire \or_cond_i_reg_2607_reg[0] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_i_16_n_2;
  wire ram_reg_i_17_n_2;
  wire ram_reg_i_18_n_2;
  wire ram_reg_i_18_n_3;
  wire ram_reg_i_18_n_4;
  wire ram_reg_i_18_n_5;
  wire ram_reg_i_19_n_2;
  wire ram_reg_i_20_n_2;
  wire ram_reg_i_21_n_2;
  wire ram_reg_i_22_n_2;
  wire ram_reg_i_23_n_2;
  wire ram_reg_i_24_n_3;
  wire ram_reg_i_24_n_4;
  wire ram_reg_i_24_n_5;
  wire ram_reg_i_25_n_2;
  wire ram_reg_i_26_n_2;
  wire ram_reg_i_27_n_2;
  wire ram_reg_i_28_n_2;
  wire ram_reg_i_29_n_2;
  wire ram_reg_i_30_n_2;
  wire ram_reg_i_31_n_2;
  wire ram_reg_i_33_n_2;
  wire ram_reg_i_34_n_2;
  wire ram_reg_i_35_n_2;
  wire ram_reg_i_36_n_2;
  wire ram_reg_i_37_n_2;
  wire ram_reg_i_38_n_2;
  wire ram_reg_i_39_n_2;
  wire ram_reg_i_40_n_2;
  wire ram_reg_i_41_n_2;
  wire ram_reg_i_42_n_2;
  wire ram_reg_i_43_n_2;
  wire ram_reg_i_44_n_2;
  wire ram_reg_i_45_n_2;
  wire ram_reg_i_46_n_2;
  wire ram_reg_i_47_n_2;
  wire ram_reg_i_48_n_2;
  wire ram_reg_i_49_n_2;
  wire ram_reg_i_50_n_2;
  wire ram_reg_i_51_n_2;
  wire ram_reg_i_52_n_2;
  wire ram_reg_i_53_n_2;
  wire ram_reg_i_54_n_2;
  wire ram_reg_i_55_n_2;
  wire ram_reg_i_56_n_2;
  wire \right_border_buf_0_4_fu_330_reg[4] ;
  wire \right_border_buf_0_4_fu_330_reg[5] ;
  wire \right_border_buf_0_4_fu_330_reg[6] ;
  wire \right_border_buf_0_4_fu_330_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_330_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_334_reg[7] ;
  wire [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  wire [1:0]row_assign_9_0_2_t_reg_2545;
  wire [0:0]row_assign_9_reg_2533;
  wire [6:0]\src_kernel_win_0_va_7_reg_2654_reg[7] ;
  wire [6:0]\src_kernel_win_0_va_8_reg_2661_reg[7] ;
  wire tmp_1_reg_2498;
  wire \tmp_8_reg_2512_reg[0] ;
  wire tmp_9_reg_2520;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_24_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_2567[0]_i_2 
       (.I0(CO),
        .I1(ram_reg_i_23_n_2),
        .O(\or_cond_i_i_reg_2567_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_2607[0]_i_2 
       (.I0(\or_cond_i_reg_2607[0]_i_3_n_2 ),
        .I1(ram_reg_i_48_n_2),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\or_cond_i_reg_2607_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_2607[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\or_cond_i_reg_2607[0]_i_3_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "13440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h030203DF)) 
    ram_reg_i_10
       (.I0(CO),
        .I1(ram_reg_i_23_n_2),
        .I2(ram_reg_i_30_n_2),
        .I3(ram_reg_i_18_n_2),
        .I4(Q[3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h333022200003DDDF)) 
    ram_reg_i_11
       (.I0(CO),
        .I1(ram_reg_i_23_n_2),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_reg_i_18_n_2),
        .I5(Q[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h74036503)) 
    ram_reg_i_12
       (.I0(ram_reg_i_18_n_2),
        .I1(ram_reg_i_23_n_2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .O(ADDRBWRADDR[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_13
       (.I0(Q[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h5111111155555555)) 
    ram_reg_i_15
       (.I0(ram_reg_i_31_n_2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img1_data_stream_2_s_empty_n),
        .I3(img1_data_stream_1_s_empty_n),
        .I4(img1_data_stream_0_s_empty_n),
        .I5(ram_reg_1),
        .O(ap_block_pp0_stage0_subdone0_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_16
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(ram_reg_i_33_n_2),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(ram_reg_i_16_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA88A8)) 
    ram_reg_i_17
       (.I0(ram_reg_i_20_n_2),
        .I1(ram_reg_i_34_n_2),
        .I2(ram_reg_i_35_n_2),
        .I3(ram_reg_i_36_n_2),
        .I4(ram_reg_i_37_n_2),
        .I5(ram_reg_i_38_n_2),
        .O(ram_reg_i_17_n_2));
  CARRY4 ram_reg_i_18
       (.CI(1'b0),
        .CO({ram_reg_i_18_n_2,ram_reg_i_18_n_3,ram_reg_i_18_n_4,ram_reg_i_18_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_39_n_2,ram_reg_i_40_n_2,ram_reg_i_41_n_2,ram_reg_i_42_n_2}),
        .O(NLW_ram_reg_i_18_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_43_n_2,ram_reg_i_44_n_2,ram_reg_i_45_n_2,ram_reg_i_46_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_19
       (.I0(ram_reg_i_47_n_2),
        .I1(ram_reg_i_23_n_2),
        .O(ram_reg_i_19_n_2));
  LUT6 #(
    .INIT(64'h0000202200002000)) 
    ram_reg_i_1__1
       (.I0(or_cond_i_i_reg_2567),
        .I1(\exitcond_reg_2558_reg[0] ),
        .I2(tmp_1_reg_2498),
        .I3(\icmp_reg_2507_reg[0] ),
        .I4(ram_reg_0),
        .I5(\tmp_8_reg_2512_reg[0] ),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFF0FF00000E00)) 
    ram_reg_i_20
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(ram_reg_i_33_n_2),
        .I4(ram_reg_i_48_n_2),
        .I5(Q[8]),
        .O(ram_reg_i_20_n_2));
  LUT6 #(
    .INIT(64'hFF88FF80FF00FF00)) 
    ram_reg_i_21
       (.I0(ram_reg_i_22_n_2),
        .I1(ram_reg_i_26_n_2),
        .I2(ram_reg_i_36_n_2),
        .I3(ram_reg_i_23_n_2),
        .I4(ram_reg_i_29_n_2),
        .I5(ram_reg_i_28_n_2),
        .O(ram_reg_i_21_n_2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h02FD)) 
    ram_reg_i_22
       (.I0(ram_reg_i_33_n_2),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(ram_reg_i_22_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_23
       (.I0(Q[0]),
        .I1(\or_cond_i_reg_2607_reg[0] ),
        .O(ram_reg_i_23_n_2));
  CARRY4 ram_reg_i_24
       (.CI(1'b0),
        .CO({CO,ram_reg_i_24_n_3,ram_reg_i_24_n_4,ram_reg_i_24_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_39_n_2,ram_reg_i_47_n_2,ram_reg_i_49_n_2,ram_reg_i_50_n_2}),
        .O(NLW_ram_reg_i_24_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_51_n_2,ram_reg_i_52_n_2,ram_reg_i_53_n_2,ram_reg_i_54_n_2}));
  LUT6 #(
    .INIT(64'h0A0B0F0F0F0F0A0B)) 
    ram_reg_i_25
       (.I0(Q[6]),
        .I1(ram_reg_i_29_n_2),
        .I2(ram_reg_i_23_n_2),
        .I3(ram_reg_i_36_n_2),
        .I4(ram_reg_i_33_n_2),
        .I5(Q[5]),
        .O(ram_reg_i_25_n_2));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    ram_reg_i_26
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(ram_reg_i_26_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_27
       (.I0(Q[4]),
        .I1(ram_reg_i_23_n_2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(ram_reg_i_27_n_2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h65)) 
    ram_reg_i_28
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(ram_reg_i_33_n_2),
        .O(ram_reg_i_28_n_2));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    ram_reg_i_29
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ram_reg_i_29_n_2));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__1
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ce0));
  LUT6 #(
    .INIT(64'h383838383838386D)) 
    ram_reg_i_3
       (.I0(\or_cond_i_i_reg_2567_reg[0] ),
        .I1(ram_reg_i_16_n_2),
        .I2(Q[10]),
        .I3(ram_reg_i_17_n_2),
        .I4(ram_reg_i_18_n_2),
        .I5(ram_reg_i_19_n_2),
        .O(ADDRBWRADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    ram_reg_i_30
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(ram_reg_i_30_n_2));
  LUT5 #(
    .INIT(32'h08888888)) 
    ram_reg_i_31
       (.I0(or_cond_i_reg_2607_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(img2_data_stream_0_s_full_n),
        .I3(img2_data_stream_2_s_full_n),
        .I4(img2_data_stream_1_s_full_n),
        .O(ram_reg_i_31_n_2));
  LUT4 #(
    .INIT(16'h0D00)) 
    ram_reg_i_32
       (.I0(\icmp_reg_2507_reg[0] ),
        .I1(tmp_1_reg_2498),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(or_cond_i_i_reg_2567),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_33
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(ram_reg_i_33_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFF00000000E)) 
    ram_reg_i_34
       (.I0(ram_reg_i_55_n_2),
        .I1(Q[7]),
        .I2(\or_cond_i_reg_2607[0]_i_3_n_2 ),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(ram_reg_i_34_n_2));
  LUT6 #(
    .INIT(64'hFFAAFFA800000002)) 
    ram_reg_i_35
       (.I0(\or_cond_i_reg_2607_reg[0] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_35_n_2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_36
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\or_cond_i_reg_2607_reg[0] ),
        .O(ram_reg_i_36_n_2));
  LUT6 #(
    .INIT(64'hFFFFFF00000000FE)) 
    ram_reg_i_37
       (.I0(Q[6]),
        .I1(ram_reg_i_55_n_2),
        .I2(Q[7]),
        .I3(Q[0]),
        .I4(\or_cond_i_reg_2607[0]_i_3_n_2 ),
        .I5(Q[5]),
        .O(ram_reg_i_37_n_2));
  LUT6 #(
    .INIT(64'hFFFF0000FEFE0100)) 
    ram_reg_i_38
       (.I0(\or_cond_i_reg_2607[0]_i_3_n_2 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_i_55_n_2),
        .I4(Q[7]),
        .I5(Q[0]),
        .O(ram_reg_i_38_n_2));
  LUT6 #(
    .INIT(64'h5555555555555755)) 
    ram_reg_i_39
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(ram_reg_i_48_n_2),
        .I3(ram_reg_i_33_n_2),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ram_reg_i_39_n_2));
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    ram_reg_i_4
       (.I0(ram_reg_i_19_n_2),
        .I1(ram_reg_i_18_n_2),
        .I2(\or_cond_i_i_reg_2567_reg[0] ),
        .I3(ram_reg_i_20_n_2),
        .I4(ram_reg_i_21_n_2),
        .O(ADDRBWRADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_40
       (.I0(ram_reg_i_19_n_2),
        .O(ram_reg_i_40_n_2));
  LUT5 #(
    .INIT(32'hAAAEFFFB)) 
    ram_reg_i_41
       (.I0(ram_reg_i_23_n_2),
        .I1(ram_reg_i_33_n_2),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(ram_reg_i_41_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111114)) 
    ram_reg_i_42
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_i_56_n_2),
        .I5(ram_reg_i_23_n_2),
        .O(ram_reg_i_42_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    ram_reg_i_43
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(ram_reg_i_48_n_2),
        .I3(ram_reg_i_33_n_2),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ram_reg_i_43_n_2));
  LUT6 #(
    .INIT(64'h2222222222282222)) 
    ram_reg_i_44
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(ram_reg_i_33_n_2),
        .I5(Q[7]),
        .O(ram_reg_i_44_n_2));
  LUT4 #(
    .INIT(16'h2822)) 
    ram_reg_i_45
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(ram_reg_i_33_n_2),
        .O(ram_reg_i_45_n_2));
  LUT6 #(
    .INIT(64'h5555555400000002)) 
    ram_reg_i_46
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_46_n_2));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFB)) 
    ram_reg_i_47
       (.I0(Q[7]),
        .I1(ram_reg_i_33_n_2),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(ram_reg_i_47_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_48
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(ram_reg_i_48_n_2));
  LUT4 #(
    .INIT(16'h02FD)) 
    ram_reg_i_49
       (.I0(ram_reg_i_33_n_2),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(ram_reg_i_49_n_2));
  LUT4 #(
    .INIT(16'hA9AA)) 
    ram_reg_i_5
       (.I0(ram_reg_i_20_n_2),
        .I1(ram_reg_i_18_n_2),
        .I2(\or_cond_i_i_reg_2567_reg[0] ),
        .I3(ram_reg_i_21_n_2),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h000000000001FFFE)) 
    ram_reg_i_50
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_50_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    ram_reg_i_51
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(ram_reg_i_48_n_2),
        .I3(ram_reg_i_33_n_2),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ram_reg_i_51_n_2));
  LUT6 #(
    .INIT(64'h2222222222282222)) 
    ram_reg_i_52
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(ram_reg_i_33_n_2),
        .I5(Q[7]),
        .O(ram_reg_i_52_n_2));
  LUT4 #(
    .INIT(16'h2822)) 
    ram_reg_i_53
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(ram_reg_i_33_n_2),
        .O(ram_reg_i_53_n_2));
  LUT6 #(
    .INIT(64'h5555555400000002)) 
    ram_reg_i_54
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_54_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_55
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(ram_reg_i_55_n_2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_56
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(ram_reg_i_56_n_2));
  LUT5 #(
    .INIT(32'h35360505)) 
    ram_reg_i_6
       (.I0(ram_reg_i_22_n_2),
        .I1(ram_reg_i_18_n_2),
        .I2(ram_reg_i_23_n_2),
        .I3(CO),
        .I4(ram_reg_i_25_n_2),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'h0C0C0C0C00FF0DF2)) 
    ram_reg_i_7__1
       (.I0(ram_reg_i_26_n_2),
        .I1(ram_reg_i_27_n_2),
        .I2(ram_reg_i_18_n_2),
        .I3(ram_reg_i_28_n_2),
        .I4(CO),
        .I5(ram_reg_i_23_n_2),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'h03DF0302)) 
    ram_reg_i_8__1
       (.I0(CO),
        .I1(ram_reg_i_23_n_2),
        .I2(ram_reg_i_26_n_2),
        .I3(ram_reg_i_18_n_2),
        .I4(Q[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'h111B101F)) 
    ram_reg_i_9__0
       (.I0(ram_reg_i_23_n_2),
        .I1(ram_reg_i_29_n_2),
        .I2(ram_reg_i_18_n_2),
        .I3(Q[4]),
        .I4(CO),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [0]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [0]),
        .I5(ADDRARDADDR[1]),
        .O(din2[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [1]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [1]),
        .I5(ADDRARDADDR[1]),
        .O(din2[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [2]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [2]),
        .I5(ADDRARDADDR[1]),
        .O(din2[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [3]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [3]),
        .I5(ADDRARDADDR[1]),
        .O(din2[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [4]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [4]),
        .I5(ADDRARDADDR[1]),
        .O(\right_border_buf_0_4_fu_330_reg[4] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [5]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [5]),
        .I5(ADDRARDADDR[1]),
        .O(\right_border_buf_0_4_fu_330_reg[5] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [6]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [6]),
        .I5(ADDRARDADDR[1]),
        .O(\right_border_buf_0_4_fu_330_reg[6] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_330[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_2576),
        .I2(\right_border_buf_0_5_fu_334_reg[7] [7]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_330_reg[7]_0 [7]),
        .I5(ADDRARDADDR[1]),
        .O(\right_border_buf_0_4_fu_330_reg[7] ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[0]_i_1 
       (.I0(din2[0]),
        .I1(row_assign_9_reg_2533),
        .I2(din1[0]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[2]_i_1 
       (.I0(din2[2]),
        .I1(row_assign_9_reg_2533),
        .I2(din1[2]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[3]_i_1 
       (.I0(din2[3]),
        .I1(row_assign_9_reg_2533),
        .I2(din1[3]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[4] ),
        .I1(row_assign_9_reg_2533),
        .I2(din1[4]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[5]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[5] ),
        .I1(row_assign_9_reg_2533),
        .I2(din1[5]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[6]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[6] ),
        .I1(row_assign_9_reg_2533),
        .I2(din1[6]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_2647[7]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[7] ),
        .I1(row_assign_9_reg_2533),
        .I2(din1[7]),
        .I3(row_assign_9_0_2_t_reg_2545[0]),
        .I4(tmp_9_reg_2520),
        .I5(din0[7]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[0]_i_1 
       (.I0(din2[0]),
        .I1(din0[0]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[0]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[1]_i_1 
       (.I0(din2[1]),
        .I1(din0[1]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[1]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[2]_i_1 
       (.I0(din2[2]),
        .I1(din0[2]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[2]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[4] ),
        .I1(din0[4]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[4]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[5]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[5] ),
        .I1(din0[5]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[5]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[6]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[6] ),
        .I1(din0[6]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[6]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_2654[7]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[7] ),
        .I1(din0[7]),
        .I2(tmp_9_reg_2520),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I5(din1[7]),
        .O(\src_kernel_win_0_va_7_reg_2654_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[0]_i_1 
       (.I0(din2[0]),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[0]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[0]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[2]_i_1 
       (.I0(din2[2]),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[2]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[2]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[3]_i_1 
       (.I0(din2[3]),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[3]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[3]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[4] ),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[4]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[4]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[5]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[5] ),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[5]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[5]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[6]_i_1 
       (.I0(\right_border_buf_0_4_fu_330_reg[6] ),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[6]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[6]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_8_reg_2661[7]_i_2 
       (.I0(\right_border_buf_0_4_fu_330_reg[7] ),
        .I1(row_assign_9_0_2_t_reg_2545[1]),
        .I2(tmp_9_reg_2520),
        .I3(din1[7]),
        .I4(row_assign_9_0_2_t_reg_2545[0]),
        .I5(din0[7]),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[7] [6]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_21
   (ram_reg_0,
    din1,
    D,
    \src_kernel_win_0_va_6_reg_2647_reg[1] ,
    \src_kernel_win_0_va_8_reg_2661_reg[1] ,
    ap_clk,
    ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_117_0_1_reg_2516_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    brmerge_reg_2576,
    Q,
    \right_border_buf_0_2_fu_318_reg[7] ,
    din2,
    \row_assign_9_0_1_t_reg_2538_reg[1] ,
    din0,
    tmp_9_reg_2520,
    row_assign_9_0_2_t_reg_2545,
    row_assign_9_reg_2533);
  output [7:0]ram_reg_0;
  output [7:0]din1;
  output [0:0]D;
  output [0:0]\src_kernel_win_0_va_6_reg_2647_reg[1] ;
  output [0:0]\src_kernel_win_0_va_8_reg_2661_reg[1] ;
  input ap_clk;
  input ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \tmp_117_0_1_reg_2516_reg[0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input brmerge_reg_2576;
  input [7:0]Q;
  input [7:0]\right_border_buf_0_2_fu_318_reg[7] ;
  input [1:0]din2;
  input [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  input [1:0]din0;
  input tmp_9_reg_2520;
  input [1:0]row_assign_9_0_2_t_reg_2545;
  input [0:0]row_assign_9_reg_2533;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_2576;
  wire ce0;
  wire ce11_out;
  wire [1:0]din0;
  wire [7:0]din1;
  wire [1:0]din2;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire [7:0]k_buf_0_val_4_q0;
  wire or_cond_i_i_reg_2567;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_2_fu_318_reg[7] ;
  wire [1:0]\row_assign_9_0_1_t_reg_2538_reg[1] ;
  wire [1:0]row_assign_9_0_2_t_reg_2545;
  wire [0:0]row_assign_9_reg_2533;
  wire [0:0]\src_kernel_win_0_va_6_reg_2647_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_8_reg_2661_reg[1] ;
  wire \tmp_117_0_1_reg_2516_reg[0] ;
  wire tmp_1_reg_2498;
  wire tmp_9_reg_2520;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "13440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_4_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce11_out),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce11_out,ce11_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_1
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'h0000202200002000)) 
    ram_reg_i_1__0
       (.I0(or_cond_i_i_reg_2567),
        .I1(\exitcond_reg_2558_reg[0] ),
        .I2(tmp_1_reg_2498),
        .I3(\icmp_reg_2507_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\tmp_117_0_1_reg_2516_reg[0] ),
        .O(ce11_out));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_2__0
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_3__1
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_4__1
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_5__1
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_6__1
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_7__0
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_8__0
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[0]_i_1 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(brmerge_reg_2576),
        .I2(Q[0]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [0]),
        .I5(ADDRARDADDR[1]),
        .O(din1[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[1]_i_1 
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(brmerge_reg_2576),
        .I2(Q[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [1]),
        .I5(ADDRARDADDR[1]),
        .O(din1[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[2]_i_1 
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(brmerge_reg_2576),
        .I2(Q[2]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [2]),
        .I5(ADDRARDADDR[1]),
        .O(din1[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[3]_i_1 
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(brmerge_reg_2576),
        .I2(Q[3]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [3]),
        .I5(ADDRARDADDR[1]),
        .O(din1[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(brmerge_reg_2576),
        .I2(Q[4]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [4]),
        .I5(ADDRARDADDR[1]),
        .O(din1[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[5]_i_1 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(brmerge_reg_2576),
        .I2(Q[5]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [5]),
        .I5(ADDRARDADDR[1]),
        .O(din1[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[6]_i_1 
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(brmerge_reg_2576),
        .I2(Q[6]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [6]),
        .I5(ADDRARDADDR[1]),
        .O(din1[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_318[7]_i_2 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(brmerge_reg_2576),
        .I2(Q[7]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_2_fu_318_reg[7] [7]),
        .I5(ADDRARDADDR[1]),
        .O(din1[7]));
  LUT6 #(
    .INIT(64'hF0BBFFFFF0880000)) 
    \src_kernel_win_0_va_6_reg_2647[1]_i_1 
       (.I0(din1[1]),
        .I1(row_assign_9_0_2_t_reg_2545[0]),
        .I2(din2[0]),
        .I3(row_assign_9_reg_2533),
        .I4(tmp_9_reg_2520),
        .I5(din0[0]),
        .O(\src_kernel_win_0_va_6_reg_2647_reg[1] ));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_2654[3]_i_1 
       (.I0(din1[3]),
        .I1(din2[1]),
        .I2(\row_assign_9_0_1_t_reg_2538_reg[1] [0]),
        .I3(\row_assign_9_0_1_t_reg_2538_reg[1] [1]),
        .I4(din0[1]),
        .I5(tmp_9_reg_2520),
        .O(D));
  LUT6 #(
    .INIT(64'hFF00B8B8FF00FF00)) 
    \src_kernel_win_0_va_8_reg_2661[1]_i_1 
       (.I0(din1[1]),
        .I1(row_assign_9_0_2_t_reg_2545[0]),
        .I2(din0[0]),
        .I3(din2[0]),
        .I4(row_assign_9_0_2_t_reg_2545[1]),
        .I5(tmp_9_reg_2520),
        .O(\src_kernel_win_0_va_8_reg_2661_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_22
   (DIADI,
    din0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    \SRL_SIG_reg[0][7] ,
    or_cond_i_i_reg_2567,
    \exitcond_reg_2558_reg[0] ,
    tmp_1_reg_2498,
    \icmp_reg_2507_reg[0] ,
    brmerge_reg_2576,
    Q,
    \right_border_buf_0_s_fu_306_reg[7] );
  output [7:0]DIADI;
  output [7:0]din0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input or_cond_i_i_reg_2567;
  input \exitcond_reg_2558_reg[0] ;
  input tmp_1_reg_2498;
  input \icmp_reg_2507_reg[0] ;
  input brmerge_reg_2576;
  input [7:0]Q;
  input [7:0]\right_border_buf_0_s_fu_306_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_2576;
  wire ce0;
  wire [7:0]din0;
  wire \exitcond_reg_2558_reg[0] ;
  wire \icmp_reg_2507_reg[0] ;
  wire [7:0]k_buf_0_val_3_q0;
  wire or_cond_i_i_reg_2567;
  wire [7:0]\right_border_buf_0_s_fu_306_reg[7] ;
  wire tmp_1_reg_2498;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "13440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[0][7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_2
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [7]),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_3__0
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [6]),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_4__0
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [5]),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_5__0
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [4]),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_6__0
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [3]),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_7
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [2]),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_8
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [1]),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    ram_reg_i_9
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(or_cond_i_i_reg_2567),
        .I2(\exitcond_reg_2558_reg[0] ),
        .I3(tmp_1_reg_2498),
        .I4(\icmp_reg_2507_reg[0] ),
        .I5(\SRL_SIG_reg[0][7] [0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[0]_i_1 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(brmerge_reg_2576),
        .I2(Q[0]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [0]),
        .I5(ADDRARDADDR[1]),
        .O(din0[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[1]_i_1 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(brmerge_reg_2576),
        .I2(Q[1]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [1]),
        .I5(ADDRARDADDR[1]),
        .O(din0[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[2]_i_1 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(brmerge_reg_2576),
        .I2(Q[2]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [2]),
        .I5(ADDRARDADDR[1]),
        .O(din0[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[3]_i_1 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(brmerge_reg_2576),
        .I2(Q[3]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [3]),
        .I5(ADDRARDADDR[1]),
        .O(din0[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[4]_i_1 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(brmerge_reg_2576),
        .I2(Q[4]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [4]),
        .I5(ADDRARDADDR[1]),
        .O(din0[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[5]_i_1 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(brmerge_reg_2576),
        .I2(Q[5]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [5]),
        .I5(ADDRARDADDR[1]),
        .O(din0[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[6]_i_1 
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(brmerge_reg_2576),
        .I2(Q[6]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [6]),
        .I5(ADDRARDADDR[1]),
        .O(din0[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_306[7]_i_1 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(brmerge_reg_2576),
        .I2(Q[7]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_s_fu_306_reg[7] [7]),
        .I5(ADDRARDADDR[1]),
        .O(din0[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \stream_process_V_dest_V_1_state_reg[0] ,
    \stream_process_V_data_V_1_state_reg[0] ,
    \stream_process_V_keep_V_1_state_reg[0] ,
    \stream_process_V_strb_V_1_state_reg[0] ,
    \stream_process_V_user_V_1_state_reg[0] ,
    \stream_process_V_last_V_1_state_reg[0] ,
    \stream_process_V_id_V_1_state_reg[0] ,
    stream_process_V_id_V_1_state,
    stream_process_V_last_V_1_state,
    stream_process_V_user_V_1_state,
    stream_process_V_strb_V_1_state,
    stream_process_V_keep_V_1_state,
    stream_process_V_data_V_1_state,
    stream_process_V_dest_V_1_state,
    grp_Mat2AXIvideo_fu_526_ap_start_reg_reg,
    internal_empty_n_reg,
    stream_process_V_data_V_1_sel_wr_reg,
    stream_process_V_user_V_1_sel_wr_reg,
    stream_process_V_last_V_1_sel_wr_reg,
    \stream_process_V_user_V_1_payload_A_reg[0] ,
    \stream_process_V_user_V_1_payload_B_reg[0] ,
    \stream_process_V_last_V_1_payload_A_reg[0] ,
    \stream_process_V_last_V_1_payload_B_reg[0] ,
    D,
    \mOutPtr_reg[1] ,
    img3_data_stream_2_s_empty_n,
    img3_data_stream_1_s_empty_n,
    img3_data_stream_0_s_empty_n,
    Q,
    \ap_CS_fsm_reg[9] ,
    stream_process_TREADY,
    stream_process_TVALID,
    ap_rst_n,
    stream_process_TREADY33_in,
    stream_process_V_data_V_1_ack_in,
    \stream_process_V_data_V_1_state_reg[0]_0 ,
    \stream_process_V_keep_V_1_state_reg[0]_0 ,
    stream_process_V_keep_V_1_ack_in,
    \stream_process_V_strb_V_1_state_reg[0]_0 ,
    stream_process_V_strb_V_1_ack_in,
    stream_process_V_user_V_1_ack_in,
    \stream_process_V_user_V_1_state_reg[0]_0 ,
    stream_process_V_last_V_1_ack_in,
    \stream_process_V_last_V_1_state_reg[0]_0 ,
    \stream_process_V_id_V_1_state_reg[0]_0 ,
    stream_process_V_id_V_1_ack_in,
    grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0,
    stream_process_V_data_V_1_sel_wr,
    stream_process_V_user_V_1_sel_wr,
    stream_process_V_last_V_1_sel_wr,
    stream_process_V_user_V_1_payload_A,
    stream_process_V_user_V_1_payload_B,
    stream_process_V_last_V_1_payload_A,
    stream_process_V_last_V_1_payload_B,
    \stream_process_V_data_V_1_state_reg[1] ,
    ARESET,
    ap_clk);
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \stream_process_V_dest_V_1_state_reg[0] ;
  output \stream_process_V_data_V_1_state_reg[0] ;
  output \stream_process_V_keep_V_1_state_reg[0] ;
  output \stream_process_V_strb_V_1_state_reg[0] ;
  output \stream_process_V_user_V_1_state_reg[0] ;
  output \stream_process_V_last_V_1_state_reg[0] ;
  output \stream_process_V_id_V_1_state_reg[0] ;
  output [0:0]stream_process_V_id_V_1_state;
  output [0:0]stream_process_V_last_V_1_state;
  output [0:0]stream_process_V_user_V_1_state;
  output [0:0]stream_process_V_strb_V_1_state;
  output [0:0]stream_process_V_keep_V_1_state;
  output [0:0]stream_process_V_data_V_1_state;
  output [0:0]stream_process_V_dest_V_1_state;
  output grp_Mat2AXIvideo_fu_526_ap_start_reg_reg;
  output internal_empty_n_reg;
  output stream_process_V_data_V_1_sel_wr_reg;
  output stream_process_V_user_V_1_sel_wr_reg;
  output stream_process_V_last_V_1_sel_wr_reg;
  output \stream_process_V_user_V_1_payload_A_reg[0] ;
  output \stream_process_V_user_V_1_payload_B_reg[0] ;
  output \stream_process_V_last_V_1_payload_A_reg[0] ;
  output \stream_process_V_last_V_1_payload_B_reg[0] ;
  output [1:0]D;
  output \mOutPtr_reg[1] ;
  input img3_data_stream_2_s_empty_n;
  input img3_data_stream_1_s_empty_n;
  input img3_data_stream_0_s_empty_n;
  input [2:0]Q;
  input \ap_CS_fsm_reg[9] ;
  input stream_process_TREADY;
  input stream_process_TVALID;
  input ap_rst_n;
  input stream_process_TREADY33_in;
  input stream_process_V_data_V_1_ack_in;
  input \stream_process_V_data_V_1_state_reg[0]_0 ;
  input \stream_process_V_keep_V_1_state_reg[0]_0 ;
  input stream_process_V_keep_V_1_ack_in;
  input \stream_process_V_strb_V_1_state_reg[0]_0 ;
  input stream_process_V_strb_V_1_ack_in;
  input stream_process_V_user_V_1_ack_in;
  input \stream_process_V_user_V_1_state_reg[0]_0 ;
  input stream_process_V_last_V_1_ack_in;
  input \stream_process_V_last_V_1_state_reg[0]_0 ;
  input \stream_process_V_id_V_1_state_reg[0]_0 ;
  input stream_process_V_id_V_1_ack_in;
  input grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0;
  input stream_process_V_data_V_1_sel_wr;
  input stream_process_V_user_V_1_sel_wr;
  input stream_process_V_last_V_1_sel_wr;
  input stream_process_V_user_V_1_payload_A;
  input stream_process_V_user_V_1_payload_B;
  input stream_process_V_last_V_1_payload_A;
  input stream_process_V_last_V_1_payload_B;
  input \stream_process_V_data_V_1_state_reg[1] ;
  input ARESET;
  input ap_clk;

  wire ARESET;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm[3]_i_3_n_2 ;
  wire \ap_CS_fsm[3]_i_4_n_2 ;
  wire \ap_CS_fsm[3]_i_5_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:1]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_reg_ioackin_stream_process_TREADY1;
  wire ap_reg_ioackin_stream_process_TREADY_i_1_n_2;
  wire ap_reg_ioackin_stream_process_TREADY_reg_n_2;
  wire ap_rst_n;
  wire \axi_last_V_reg_277[0]_i_1_n_2 ;
  wire \axi_last_V_reg_277[0]_i_2_n_2 ;
  wire \axi_last_V_reg_277[0]_i_3_n_2 ;
  wire exitcond_fu_214_p2;
  wire \exitcond_reg_268[0]_i_1_n_2 ;
  wire \exitcond_reg_268_reg_n_2_[0] ;
  wire grp_Mat2AXIvideo_fu_526_ap_done;
  wire grp_Mat2AXIvideo_fu_526_ap_ready;
  wire grp_Mat2AXIvideo_fu_526_ap_start_reg_reg;
  wire grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0;
  wire grp_Mat2AXIvideo_fu_526_stream_process_TLAST;
  wire grp_Mat2AXIvideo_fu_526_stream_process_TUSER;
  wire grp_Mat2AXIvideo_fu_526_stream_process_TVALID;
  wire [10:0]i_V_fu_208_p2;
  wire [10:0]i_V_reg_263;
  wire \i_V_reg_263[10]_i_2_n_2 ;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_2_s_empty_n;
  wire internal_empty_n_reg;
  wire internal_full_n_i_4_n_2;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [10:0]j_V_fu_220_p2;
  wire \mOutPtr_reg[1] ;
  wire p_7_in;
  wire stream_process_TREADY;
  wire stream_process_TREADY33_in;
  wire stream_process_TVALID;
  wire stream_process_V_data_V_1_ack_in;
  wire stream_process_V_data_V_1_sel_wr;
  wire stream_process_V_data_V_1_sel_wr_reg;
  wire [0:0]stream_process_V_data_V_1_state;
  wire \stream_process_V_data_V_1_state_reg[0] ;
  wire \stream_process_V_data_V_1_state_reg[0]_0 ;
  wire \stream_process_V_data_V_1_state_reg[1] ;
  wire [0:0]stream_process_V_dest_V_1_state;
  wire \stream_process_V_dest_V_1_state_reg[0] ;
  wire stream_process_V_id_V_1_ack_in;
  wire [0:0]stream_process_V_id_V_1_state;
  wire \stream_process_V_id_V_1_state_reg[0] ;
  wire \stream_process_V_id_V_1_state_reg[0]_0 ;
  wire stream_process_V_keep_V_1_ack_in;
  wire [0:0]stream_process_V_keep_V_1_state;
  wire \stream_process_V_keep_V_1_state_reg[0] ;
  wire \stream_process_V_keep_V_1_state_reg[0]_0 ;
  wire stream_process_V_last_V_1_ack_in;
  wire stream_process_V_last_V_1_payload_A;
  wire \stream_process_V_last_V_1_payload_A_reg[0] ;
  wire stream_process_V_last_V_1_payload_B;
  wire \stream_process_V_last_V_1_payload_B_reg[0] ;
  wire stream_process_V_last_V_1_sel_wr;
  wire stream_process_V_last_V_1_sel_wr_reg;
  wire [0:0]stream_process_V_last_V_1_state;
  wire \stream_process_V_last_V_1_state_reg[0] ;
  wire \stream_process_V_last_V_1_state_reg[0]_0 ;
  wire stream_process_V_strb_V_1_ack_in;
  wire [0:0]stream_process_V_strb_V_1_state;
  wire \stream_process_V_strb_V_1_state_reg[0] ;
  wire \stream_process_V_strb_V_1_state_reg[0]_0 ;
  wire stream_process_V_user_V_1_ack_in;
  wire stream_process_V_user_V_1_payload_A;
  wire \stream_process_V_user_V_1_payload_A_reg[0] ;
  wire stream_process_V_user_V_1_payload_B;
  wire \stream_process_V_user_V_1_payload_B_reg[0] ;
  wire stream_process_V_user_V_1_sel_wr;
  wire stream_process_V_user_V_1_sel_wr_reg;
  wire [0:0]stream_process_V_user_V_1_state;
  wire \stream_process_V_user_V_1_state_reg[0] ;
  wire \stream_process_V_user_V_1_state_reg[0]_0 ;
  wire t_V_1_reg_186;
  wire t_V_1_reg_1860;
  wire \t_V_1_reg_186[10]_i_5_n_2 ;
  wire \t_V_1_reg_186[6]_i_2_n_2 ;
  wire [10:0]t_V_1_reg_186_reg__0;
  wire [10:0]t_V_reg_175;
  wire \tmp_user_V_fu_124[0]_i_1_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_Mat2AXIvideo_fu_526_ap_ready),
        .I1(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(grp_Mat2AXIvideo_fu_526_ap_done));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[2]),
        .I5(ap_CS_fsm_state2),
        .O(grp_Mat2AXIvideo_fu_526_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_ap_ready),
        .I1(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_ap_ready),
        .I1(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\stream_process_V_data_V_1_state_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hBF0FFF0F)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_3_n_2 ),
        .I1(exitcond_fu_214_p2),
        .I2(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h00000800FFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[2]),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(t_V_reg_175[6]),
        .I1(t_V_reg_175[5]),
        .I2(t_V_reg_175[4]),
        .I3(t_V_reg_175[3]),
        .O(\ap_CS_fsm[2]_i_3__0_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(t_V_reg_175[9]),
        .I1(t_V_reg_175[10]),
        .I2(t_V_reg_175[8]),
        .I3(t_V_reg_175[7]),
        .O(\ap_CS_fsm[2]_i_4__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_fu_214_p2),
        .I2(\ap_CS_fsm[3]_i_3_n_2 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_4_n_2 ),
        .I1(\ap_CS_fsm[3]_i_5_n_2 ),
        .I2(t_V_1_reg_186_reg__0[0]),
        .I3(t_V_1_reg_186_reg__0[1]),
        .I4(t_V_1_reg_186_reg__0[2]),
        .O(exitcond_fu_214_p2));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\exitcond_reg_268_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_reg_ioackin_stream_process_TREADY_reg_n_2),
        .I3(stream_process_TREADY33_in),
        .I4(ap_reg_ioackin_stream_process_TREADY1),
        .O(\ap_CS_fsm[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(t_V_1_reg_186_reg__0[6]),
        .I1(t_V_1_reg_186_reg__0[5]),
        .I2(t_V_1_reg_186_reg__0[3]),
        .I3(t_V_1_reg_186_reg__0[4]),
        .O(\ap_CS_fsm[3]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(t_V_1_reg_186_reg__0[10]),
        .I1(t_V_1_reg_186_reg__0[9]),
        .I2(t_V_1_reg_186_reg__0[8]),
        .I3(t_V_1_reg_186_reg__0[7]),
        .O(\ap_CS_fsm[3]_i_5_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_ap_done),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ARESET));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I3(exitcond_fu_214_p2),
        .I4(\ap_CS_fsm[3]_i_3_n_2 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888800A0000000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_214_p2),
        .I4(\ap_CS_fsm[3]_i_3_n_2 ),
        .I5(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB0F00000F0F00000)) 
    ap_reg_ioackin_stream_process_TREADY_i_1
       (.I0(\exitcond_reg_268_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_reg_ioackin_stream_process_TREADY_reg_n_2),
        .I5(ap_reg_ioackin_stream_process_TREADY1),
        .O(ap_reg_ioackin_stream_process_TREADY_i_1_n_2));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    ap_reg_ioackin_stream_process_TREADY_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\exitcond_reg_268_reg_n_2_[0] ),
        .I2(img3_data_stream_2_s_empty_n),
        .I3(img3_data_stream_0_s_empty_n),
        .I4(img3_data_stream_1_s_empty_n),
        .O(ap_reg_ioackin_stream_process_TREADY1));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_stream_process_TREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_stream_process_TREADY_i_1_n_2),
        .Q(ap_reg_ioackin_stream_process_TREADY_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \axi_last_V_reg_277[0]_i_1 
       (.I0(\axi_last_V_reg_277[0]_i_2_n_2 ),
        .I1(t_V_1_reg_186_reg__0[2]),
        .I2(t_V_1_reg_186_reg__0[3]),
        .I3(t_V_1_reg_186_reg__0[4]),
        .I4(p_7_in),
        .I5(grp_Mat2AXIvideo_fu_526_stream_process_TLAST),
        .O(\axi_last_V_reg_277[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \axi_last_V_reg_277[0]_i_2 
       (.I0(\t_V_1_reg_186[6]_i_2_n_2 ),
        .I1(t_V_1_reg_186_reg__0[9]),
        .I2(t_V_1_reg_186_reg__0[10]),
        .I3(\axi_last_V_reg_277[0]_i_3_n_2 ),
        .I4(t_V_1_reg_186_reg__0[7]),
        .I5(t_V_1_reg_186_reg__0[8]),
        .O(\axi_last_V_reg_277[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_277[0]_i_3 
       (.I0(t_V_1_reg_186_reg__0[5]),
        .I1(t_V_1_reg_186_reg__0[6]),
        .O(\axi_last_V_reg_277[0]_i_3_n_2 ));
  FDRE \axi_last_V_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_277[0]_i_1_n_2 ),
        .Q(grp_Mat2AXIvideo_fu_526_stream_process_TLAST),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_reg_268[0]_i_1 
       (.I0(\exitcond_reg_268_reg_n_2_[0] ),
        .I1(\ap_CS_fsm[3]_i_3_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_fu_214_p2),
        .O(\exitcond_reg_268[0]_i_1_n_2 ));
  FDRE \exitcond_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_268[0]_i_1_n_2 ),
        .Q(\exitcond_reg_268_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Mat2AXIvideo_fu_526_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_Mat2AXIvideo_fu_526_ap_ready),
        .I2(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .O(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_263[0]_i_1 
       (.I0(t_V_reg_175[0]),
        .O(i_V_fu_208_p2[0]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \i_V_reg_263[10]_i_1 
       (.I0(t_V_reg_175[9]),
        .I1(t_V_reg_175[8]),
        .I2(t_V_reg_175[7]),
        .I3(t_V_reg_175[6]),
        .I4(\i_V_reg_263[10]_i_2_n_2 ),
        .I5(t_V_reg_175[10]),
        .O(i_V_fu_208_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_263[10]_i_2 
       (.I0(t_V_reg_175[1]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[2]),
        .I3(t_V_reg_175[3]),
        .I4(t_V_reg_175[4]),
        .I5(t_V_reg_175[5]),
        .O(\i_V_reg_263[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_263[1]_i_1 
       (.I0(t_V_reg_175[0]),
        .I1(t_V_reg_175[1]),
        .O(i_V_fu_208_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_263[2]_i_1 
       (.I0(t_V_reg_175[0]),
        .I1(t_V_reg_175[1]),
        .I2(t_V_reg_175[2]),
        .O(i_V_fu_208_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_263[3]_i_1 
       (.I0(t_V_reg_175[1]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[2]),
        .I3(t_V_reg_175[3]),
        .O(i_V_fu_208_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_263[4]_i_1 
       (.I0(t_V_reg_175[3]),
        .I1(t_V_reg_175[2]),
        .I2(t_V_reg_175[0]),
        .I3(t_V_reg_175[1]),
        .I4(t_V_reg_175[4]),
        .O(i_V_fu_208_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_263[5]_i_1 
       (.I0(t_V_reg_175[1]),
        .I1(t_V_reg_175[0]),
        .I2(t_V_reg_175[2]),
        .I3(t_V_reg_175[3]),
        .I4(t_V_reg_175[4]),
        .I5(t_V_reg_175[5]),
        .O(i_V_fu_208_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_V_reg_263[6]_i_1 
       (.I0(\i_V_reg_263[10]_i_2_n_2 ),
        .I1(t_V_reg_175[6]),
        .O(i_V_fu_208_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_V_reg_263[7]_i_1 
       (.I0(\i_V_reg_263[10]_i_2_n_2 ),
        .I1(t_V_reg_175[6]),
        .I2(t_V_reg_175[7]),
        .O(i_V_fu_208_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_V_reg_263[8]_i_1 
       (.I0(t_V_reg_175[7]),
        .I1(t_V_reg_175[6]),
        .I2(\i_V_reg_263[10]_i_2_n_2 ),
        .I3(t_V_reg_175[8]),
        .O(i_V_fu_208_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \i_V_reg_263[9]_i_1 
       (.I0(\i_V_reg_263[10]_i_2_n_2 ),
        .I1(t_V_reg_175[6]),
        .I2(t_V_reg_175[7]),
        .I3(t_V_reg_175[8]),
        .I4(t_V_reg_175[9]),
        .O(i_V_fu_208_p2[9]));
  FDRE \i_V_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[0]),
        .Q(i_V_reg_263[0]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[10]),
        .Q(i_V_reg_263[10]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[1]),
        .Q(i_V_reg_263[1]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[2]),
        .Q(i_V_reg_263[2]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[3]),
        .Q(i_V_reg_263[3]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[4]),
        .Q(i_V_reg_263[4]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[5]),
        .Q(i_V_reg_263[5]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[6]),
        .Q(i_V_reg_263[6]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[7]),
        .Q(i_V_reg_263[7]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[8]),
        .Q(i_V_reg_263[8]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_208_p2[9]),
        .Q(i_V_reg_263[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    internal_empty_n_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond_reg_268_reg_n_2_[0] ),
        .I3(\ap_CS_fsm[3]_i_3_n_2 ),
        .I4(Q[1]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_2__5
       (.I0(internal_full_n_i_4_n_2),
        .I1(img3_data_stream_2_s_empty_n),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_2__6
       (.I0(internal_full_n_i_4_n_2),
        .I1(img3_data_stream_1_s_empty_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_2__7
       (.I0(internal_full_n_i_4_n_2),
        .I1(img3_data_stream_0_s_empty_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    internal_full_n_i_4
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[3]_i_3_n_2 ),
        .I2(\exitcond_reg_268_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(internal_full_n_i_4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_2 ),
        .I1(\exitcond_reg_268_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_data_V_1_sel_wr_i_1
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I1(stream_process_V_data_V_1_ack_in),
        .I2(stream_process_V_data_V_1_sel_wr),
        .O(stream_process_V_data_V_1_sel_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \stream_process_V_data_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(stream_process_V_data_V_1_ack_in),
        .I3(\stream_process_V_data_V_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_process_V_data_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_data_V_1_state[1]_i_1 
       (.I0(\stream_process_V_data_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_data_V_1_ack_in),
        .O(stream_process_V_data_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hDC00F000)) 
    \stream_process_V_dest_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(stream_process_TVALID),
        .I3(ap_rst_n),
        .I4(stream_process_TREADY33_in),
        .O(\stream_process_V_dest_V_1_state_reg[0] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \stream_process_V_dest_V_1_state[0]_i_2 
       (.I0(ap_reg_ioackin_stream_process_TREADY_reg_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_268_reg_n_2_[0] ),
        .I4(ap_reg_ioackin_stream_process_TREADY1),
        .O(grp_Mat2AXIvideo_fu_526_stream_process_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_dest_V_1_state[1]_i_1 
       (.I0(stream_process_TVALID),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_TREADY33_in),
        .O(stream_process_V_dest_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hDC00F000)) 
    \stream_process_V_id_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(\stream_process_V_id_V_1_state_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(stream_process_V_id_V_1_ack_in),
        .O(\stream_process_V_id_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_id_V_1_state[1]_i_1 
       (.I0(\stream_process_V_id_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_id_V_1_ack_in),
        .O(stream_process_V_id_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hDC00F000)) 
    \stream_process_V_keep_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(\stream_process_V_keep_V_1_state_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(stream_process_V_keep_V_1_ack_in),
        .O(\stream_process_V_keep_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_keep_V_1_state[1]_i_1 
       (.I0(\stream_process_V_keep_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_keep_V_1_ack_in),
        .O(stream_process_V_keep_V_1_state));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \stream_process_V_last_V_1_payload_A[0]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TLAST),
        .I1(\stream_process_V_last_V_1_state_reg[0]_0 ),
        .I2(stream_process_V_last_V_1_ack_in),
        .I3(stream_process_V_last_V_1_sel_wr),
        .I4(stream_process_V_last_V_1_payload_A),
        .O(\stream_process_V_last_V_1_payload_A_reg[0] ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \stream_process_V_last_V_1_payload_B[0]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TLAST),
        .I1(\stream_process_V_last_V_1_state_reg[0]_0 ),
        .I2(stream_process_V_last_V_1_ack_in),
        .I3(stream_process_V_last_V_1_sel_wr),
        .I4(stream_process_V_last_V_1_payload_B),
        .O(\stream_process_V_last_V_1_payload_B_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_last_V_1_sel_wr_i_1
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I1(stream_process_V_last_V_1_ack_in),
        .I2(stream_process_V_last_V_1_sel_wr),
        .O(stream_process_V_last_V_1_sel_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \stream_process_V_last_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(stream_process_V_last_V_1_ack_in),
        .I3(\stream_process_V_last_V_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_process_V_last_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_last_V_1_state[1]_i_1 
       (.I0(\stream_process_V_last_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_last_V_1_ack_in),
        .O(stream_process_V_last_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hDC00F000)) 
    \stream_process_V_strb_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(\stream_process_V_strb_V_1_state_reg[0]_0 ),
        .I3(ap_rst_n),
        .I4(stream_process_V_strb_V_1_ack_in),
        .O(\stream_process_V_strb_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_strb_V_1_state[1]_i_1 
       (.I0(\stream_process_V_strb_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_strb_V_1_ack_in),
        .O(stream_process_V_strb_V_1_state));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \stream_process_V_user_V_1_payload_A[0]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TUSER),
        .I1(\stream_process_V_user_V_1_state_reg[0]_0 ),
        .I2(stream_process_V_user_V_1_ack_in),
        .I3(stream_process_V_user_V_1_sel_wr),
        .I4(stream_process_V_user_V_1_payload_A),
        .O(\stream_process_V_user_V_1_payload_A_reg[0] ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \stream_process_V_user_V_1_payload_B[0]_i_1 
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TUSER),
        .I1(\stream_process_V_user_V_1_state_reg[0]_0 ),
        .I2(stream_process_V_user_V_1_ack_in),
        .I3(stream_process_V_user_V_1_sel_wr),
        .I4(stream_process_V_user_V_1_payload_B),
        .O(\stream_process_V_user_V_1_payload_B_reg[0] ));
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_user_V_1_sel_wr_i_1
       (.I0(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I1(stream_process_V_user_V_1_ack_in),
        .I2(stream_process_V_user_V_1_sel_wr),
        .O(stream_process_V_user_V_1_sel_wr_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \stream_process_V_user_V_1_state[0]_i_1 
       (.I0(stream_process_TREADY),
        .I1(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I2(stream_process_V_user_V_1_ack_in),
        .I3(\stream_process_V_user_V_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\stream_process_V_user_V_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \stream_process_V_user_V_1_state[1]_i_1 
       (.I0(\stream_process_V_user_V_1_state_reg[0]_0 ),
        .I1(stream_process_TREADY),
        .I2(grp_Mat2AXIvideo_fu_526_stream_process_TVALID),
        .I3(stream_process_V_user_V_1_ack_in),
        .O(stream_process_V_user_V_1_state));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_186[0]_i_1 
       (.I0(t_V_1_reg_186_reg__0[0]),
        .O(j_V_fu_220_p2[0]));
  LUT3 #(
    .INIT(8'h07)) 
    \t_V_1_reg_186[10]_i_1 
       (.I0(p_7_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .O(t_V_1_reg_186));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_1_reg_186[10]_i_2 
       (.I0(p_7_in),
        .I1(ap_enable_reg_pp0_iter0),
        .O(t_V_1_reg_1860));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \t_V_1_reg_186[10]_i_3 
       (.I0(t_V_1_reg_186_reg__0[9]),
        .I1(t_V_1_reg_186_reg__0[8]),
        .I2(t_V_1_reg_186_reg__0[7]),
        .I3(t_V_1_reg_186_reg__0[6]),
        .I4(\t_V_1_reg_186[10]_i_5_n_2 ),
        .I5(t_V_1_reg_186_reg__0[10]),
        .O(j_V_fu_220_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \t_V_1_reg_186[10]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3_n_2 ),
        .I2(exitcond_fu_214_p2),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_1_reg_186[10]_i_5 
       (.I0(t_V_1_reg_186_reg__0[1]),
        .I1(t_V_1_reg_186_reg__0[0]),
        .I2(t_V_1_reg_186_reg__0[2]),
        .I3(t_V_1_reg_186_reg__0[3]),
        .I4(t_V_1_reg_186_reg__0[4]),
        .I5(t_V_1_reg_186_reg__0[5]),
        .O(\t_V_1_reg_186[10]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_186[1]_i_1 
       (.I0(t_V_1_reg_186_reg__0[0]),
        .I1(t_V_1_reg_186_reg__0[1]),
        .O(j_V_fu_220_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_186[2]_i_1 
       (.I0(t_V_1_reg_186_reg__0[0]),
        .I1(t_V_1_reg_186_reg__0[1]),
        .I2(t_V_1_reg_186_reg__0[2]),
        .O(j_V_fu_220_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_186[3]_i_1 
       (.I0(t_V_1_reg_186_reg__0[1]),
        .I1(t_V_1_reg_186_reg__0[0]),
        .I2(t_V_1_reg_186_reg__0[2]),
        .I3(t_V_1_reg_186_reg__0[3]),
        .O(j_V_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_186[4]_i_1 
       (.I0(t_V_1_reg_186_reg__0[3]),
        .I1(t_V_1_reg_186_reg__0[2]),
        .I2(t_V_1_reg_186_reg__0[0]),
        .I3(t_V_1_reg_186_reg__0[1]),
        .I4(t_V_1_reg_186_reg__0[4]),
        .O(j_V_fu_220_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_186[5]_i_1 
       (.I0(t_V_1_reg_186_reg__0[1]),
        .I1(t_V_1_reg_186_reg__0[0]),
        .I2(t_V_1_reg_186_reg__0[2]),
        .I3(t_V_1_reg_186_reg__0[3]),
        .I4(t_V_1_reg_186_reg__0[4]),
        .I5(t_V_1_reg_186_reg__0[5]),
        .O(j_V_fu_220_p2[5]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \t_V_1_reg_186[6]_i_1 
       (.I0(t_V_1_reg_186_reg__0[5]),
        .I1(t_V_1_reg_186_reg__0[4]),
        .I2(t_V_1_reg_186_reg__0[3]),
        .I3(t_V_1_reg_186_reg__0[2]),
        .I4(\t_V_1_reg_186[6]_i_2_n_2 ),
        .I5(t_V_1_reg_186_reg__0[6]),
        .O(j_V_fu_220_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \t_V_1_reg_186[6]_i_2 
       (.I0(t_V_1_reg_186_reg__0[1]),
        .I1(t_V_1_reg_186_reg__0[0]),
        .O(\t_V_1_reg_186[6]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \t_V_1_reg_186[7]_i_1 
       (.I0(\t_V_1_reg_186[10]_i_5_n_2 ),
        .I1(t_V_1_reg_186_reg__0[6]),
        .I2(t_V_1_reg_186_reg__0[7]),
        .O(j_V_fu_220_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \t_V_1_reg_186[8]_i_1 
       (.I0(t_V_1_reg_186_reg__0[7]),
        .I1(t_V_1_reg_186_reg__0[6]),
        .I2(\t_V_1_reg_186[10]_i_5_n_2 ),
        .I3(t_V_1_reg_186_reg__0[8]),
        .O(j_V_fu_220_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \t_V_1_reg_186[9]_i_1 
       (.I0(\t_V_1_reg_186[10]_i_5_n_2 ),
        .I1(t_V_1_reg_186_reg__0[6]),
        .I2(t_V_1_reg_186_reg__0[7]),
        .I3(t_V_1_reg_186_reg__0[8]),
        .I4(t_V_1_reg_186_reg__0[9]),
        .O(j_V_fu_220_p2[9]));
  FDRE \t_V_1_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[0]),
        .Q(t_V_1_reg_186_reg__0[0]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[10]),
        .Q(t_V_1_reg_186_reg__0[10]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[1]),
        .Q(t_V_1_reg_186_reg__0[1]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[2]),
        .Q(t_V_1_reg_186_reg__0[2]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[3]),
        .Q(t_V_1_reg_186_reg__0[3]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[4]),
        .Q(t_V_1_reg_186_reg__0[4]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[5]),
        .Q(t_V_1_reg_186_reg__0[5]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[6]),
        .Q(t_V_1_reg_186_reg__0[6]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[7]),
        .Q(t_V_1_reg_186_reg__0[7]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[8]),
        .Q(t_V_1_reg_186_reg__0[8]),
        .R(t_V_1_reg_186));
  FDRE \t_V_1_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1860),
        .D(j_V_fu_220_p2[9]),
        .Q(t_V_1_reg_186_reg__0[9]),
        .R(t_V_1_reg_186));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_reg_175[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0),
        .O(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[0]),
        .Q(t_V_reg_175[0]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[10]),
        .Q(t_V_reg_175[10]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[1]),
        .Q(t_V_reg_175[1]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[2]),
        .Q(t_V_reg_175[2]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[3]),
        .Q(t_V_reg_175[3]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[4]),
        .Q(t_V_reg_175[4]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[5]),
        .Q(t_V_reg_175[5]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[6]),
        .Q(t_V_reg_175[6]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[7]),
        .Q(t_V_reg_175[7]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[8]),
        .Q(t_V_reg_175[8]),
        .R(ap_NS_fsm110_out));
  FDRE \t_V_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_263[9]),
        .Q(t_V_reg_175[9]),
        .R(ap_NS_fsm110_out));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF70000)) 
    \tmp_user_V_fu_124[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond_reg_268_reg_n_2_[0] ),
        .I3(\ap_CS_fsm[3]_i_3_n_2 ),
        .I4(grp_Mat2AXIvideo_fu_526_stream_process_TUSER),
        .I5(ap_NS_fsm110_out),
        .O(\tmp_user_V_fu_124[0]_i_1_n_2 ));
  FDRE \tmp_user_V_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_124[0]_i_1_n_2 ),
        .Q(grp_Mat2AXIvideo_fu_526_stream_process_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (img0_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n,
    r_V_reg_378_reg,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    img_data_stream_1_V_write,
    Q,
    D,
    ARESET);
  output img0_data_stream_0_s_full_n;
  output img0_data_stream_0_s_empty_n;
  output [7:0]r_V_reg_378_reg;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[3] ;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ARESET;

  wire ARESET;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire img_data_stream_1_V_write;
  wire internal_empty_n_i_1__7_n_2;
  wire internal_full_n_i_1__7_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [7:0]r_V_reg_378_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_18 U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .internal_full_n_reg(img0_data_stream_0_s_full_n),
        .r_V_reg_378_reg(r_V_reg_378_reg));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(img0_data_stream_0_s_empty_n),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_2),
        .Q(img0_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(img0_data_stream_0_s_full_n),
        .O(internal_full_n_i_1__7_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_2),
        .Q(img0_data_stream_0_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(img0_data_stream_0_s_full_n),
        .I2(img_data_stream_1_V_write),
        .I3(Q),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFEAAA80001555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(Q),
        .I2(img_data_stream_1_V_write),
        .I3(img0_data_stream_0_s_full_n),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0
   (img0_data_stream_1_s_full_n,
    img0_data_stream_1_s_empty_n,
    p,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    img_data_stream_1_V_write,
    Q,
    D,
    ARESET);
  output img0_data_stream_1_s_full_n;
  output img0_data_stream_1_s_empty_n;
  output [7:0]p;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[3] ;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ARESET;

  wire ARESET;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_1_s_full_n;
  wire img_data_stream_1_V_write;
  wire internal_empty_n_i_1__6_n_2;
  wire internal_full_n_i_1__6_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17 U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .internal_full_n_reg(img0_data_stream_1_s_full_n),
        .p(p));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(img0_data_stream_1_s_empty_n),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_2),
        .Q(img0_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(img0_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__6_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_2),
        .Q(img0_data_stream_1_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(img0_data_stream_1_s_full_n),
        .I2(img_data_stream_1_V_write),
        .I3(Q),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFEAAA80001555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(Q),
        .I2(img_data_stream_1_V_write),
        .I3(img0_data_stream_1_s_full_n),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1
   (img0_data_stream_2_s_full_n,
    img0_data_stream_2_s_empty_n,
    p,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    img_data_stream_1_V_write,
    Q,
    D,
    ARESET);
  output img0_data_stream_2_s_full_n;
  output img0_data_stream_2_s_empty_n;
  output [7:0]p;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[3] ;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ARESET;

  wire ARESET;
  wire [7:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_data_stream_2_s_empty_n;
  wire img0_data_stream_2_s_full_n;
  wire img_data_stream_1_V_write;
  wire internal_empty_n_i_1__5_n_2;
  wire internal_full_n_i_1__5_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_16 U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .internal_full_n_reg(img0_data_stream_2_s_full_n),
        .p(p));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(img0_data_stream_2_s_empty_n),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_2),
        .Q(img0_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(img0_data_stream_2_s_full_n),
        .O(internal_full_n_i_1__5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_2),
        .Q(img0_data_stream_2_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(img0_data_stream_2_s_full_n),
        .I2(img_data_stream_1_V_write),
        .I3(Q),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFEAAA80001555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(Q),
        .I2(img_data_stream_1_V_write),
        .I3(img0_data_stream_2_s_full_n),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_10
   (D,
    img3_data_stream_2_s_full_n,
    img3_data_stream_2_s_empty_n,
    ce,
    Q,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[2] ,
    internal_empty_n_reg_0,
    \exitcond_reg_268_reg[0] ,
    \ap_CS_fsm_reg[24] ,
    ARESET);
  output [7:0]D;
  output img3_data_stream_2_s_full_n;
  output img3_data_stream_2_s_empty_n;
  input ce;
  input [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[2] ;
  input internal_empty_n_reg_0;
  input \exitcond_reg_268_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[24] ;
  input ARESET;

  wire ARESET;
  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ce;
  wire \exitcond_reg_268_reg[0] ;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ce(ce));
  LUT6 #(
    .INIT(64'hAA22AA22AA22A222)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(img3_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_2),
        .Q(img3_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF77777777)) 
    internal_full_n_i_1__8
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(internal_empty_n4_out),
        .I5(img3_data_stream_2_s_full_n),
        .O(internal_full_n_i_1__8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h3133)) 
    internal_full_n_i_3
       (.I0(img3_data_stream_2_s_empty_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\exitcond_reg_268_reg[0] ),
        .I3(\ap_CS_fsm_reg[24] ),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_2),
        .Q(img3_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\exitcond_reg_268_reg[0] ),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(img3_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFBF55D50040AA2A)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(img3_data_stream_2_s_empty_n),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\exitcond_reg_268_reg[0] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2
   (img1_data_stream_0_s_full_n,
    img1_data_stream_0_s_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    \icmp_reg_2507_reg[0] ,
    E,
    D,
    ARESET);
  output img1_data_stream_0_s_full_n;
  output img1_data_stream_0_s_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[5] ;
  input \icmp_reg_2507_reg[0] ;
  input [0:0]E;
  input [7:0]D;
  input ARESET;

  wire ARESET;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \icmp_reg_2507_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_full_n_i_1__1_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_15 U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h88AA88AA88AA80AA)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(img1_data_stream_0_s_empty_n),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(img1_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(img1_data_stream_0_s_full_n),
        .O(internal_full_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(img1_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[0]_i_1 
       (.I0(img1_data_stream_0_s_empty_n),
        .I1(\icmp_reg_2507_reg[0] ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(img1_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3
   (img1_data_stream_1_s_full_n,
    img1_data_stream_1_s_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    \icmp_reg_2507_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    ARESET);
  output img1_data_stream_1_s_full_n;
  output img1_data_stream_1_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[5] ;
  input \icmp_reg_2507_reg[0] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ARESET;

  wire ARESET;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \icmp_reg_2507_reg[0] ;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_full_n_i_1__0_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT6 #(
    .INIT(64'h88AA88AA88AA80AA)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(img1_data_stream_1_s_empty_n),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(img1_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(img1_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(img1_data_stream_1_s_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(img1_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_4
   (img1_data_stream_2_s_full_n,
    img1_data_stream_2_s_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    \icmp_reg_2507_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    ARESET);
  output img1_data_stream_2_s_full_n;
  output img1_data_stream_2_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[5] ;
  input \icmp_reg_2507_reg[0] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ARESET;

  wire ARESET;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \icmp_reg_2507_reg[0] ;
  wire img1_data_stream_2_s_empty_n;
  wire img1_data_stream_2_s_full_n;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT6 #(
    .INIT(64'h88AA88AA88AA80AA)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(img1_data_stream_2_s_empty_n),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(img1_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(img1_data_stream_2_s_full_n),
        .O(internal_full_n_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(img1_data_stream_2_s_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(\icmp_reg_2507_reg[0] ),
        .I3(img1_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5
   (img2_data_stream_0_s_full_n,
    img2_data_stream_0_s_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[9] ,
    ARESET,
    E,
    D);
  output img2_data_stream_0_s_full_n;
  output img2_data_stream_0_s_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[9] ;
  input ARESET;
  input [0:0]E;
  input [7:0]D;

  wire ARESET;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__4_n_2;
  wire internal_full_n_i_1__4_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_14 U_fifo_w8_d1_A_shiftReg
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(img2_data_stream_0_s_empty_n),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_2),
        .Q(img2_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFF5555DDDD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(img2_data_stream_0_s_full_n),
        .O(internal_full_n_i_1__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_2),
        .Q(img2_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_6
   (img2_data_stream_1_s_full_n,
    internal_full_n_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg,
    D,
    ce,
    SR,
    E,
    \exitcond_reg_717_reg[0] ,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[8] ,
    \j_i_reg_474_reg[6] ,
    Q,
    \exitcond_reg_717_reg[0]_0 ,
    img2_data_stream_0_s_empty_n,
    img3_data_stream_0_s_full_n,
    img2_data_stream_2_s_empty_n,
    img3_data_stream_1_s_full_n,
    img3_data_stream_2_s_full_n,
    ARESET);
  output img2_data_stream_1_s_full_n;
  output internal_full_n_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg;
  output [1:0]D;
  output ce;
  output [0:0]SR;
  output [0:0]E;
  output \exitcond_reg_717_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \ap_CS_fsm_reg[8] ;
  input \j_i_reg_474_reg[6] ;
  input [0:0]Q;
  input \exitcond_reg_717_reg[0]_0 ;
  input img2_data_stream_0_s_empty_n;
  input img3_data_stream_0_s_full_n;
  input img2_data_stream_2_s_empty_n;
  input img3_data_stream_1_s_full_n;
  input img3_data_stream_2_s_full_n;
  input ARESET;

  wire ARESET;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[10]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ce;
  wire \exitcond_reg_717_reg[0] ;
  wire \exitcond_reg_717_reg[0]_0 ;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__3_n_2;
  wire internal_full_n_i_1__3_n_2;
  wire internal_full_n_reg_0;
  wire \j_i_reg_474_reg[6] ;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .O(ce));
  LUT6 #(
    .INIT(64'h00000000B0F00000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\exitcond_reg_717_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q),
        .I3(\ap_CS_fsm[10]_i_2_n_2 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\j_i_reg_474_reg[6] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(img2_data_stream_1_s_empty_n),
        .I1(img2_data_stream_0_s_empty_n),
        .I2(img3_data_stream_0_s_full_n),
        .I3(img2_data_stream_2_s_empty_n),
        .I4(img3_data_stream_1_s_full_n),
        .I5(img3_data_stream_2_s_full_n),
        .O(\ap_CS_fsm[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF575F5F5)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q),
        .I3(\j_i_reg_474_reg[6] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\exitcond_reg_717_reg[0]_0 ),
        .I2(\ap_CS_fsm[10]_i_2_n_2 ),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h8A8A8A8A008A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q),
        .I5(\j_i_reg_474_reg[6] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\j_i_reg_474_reg[6] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0A0ABAFA)) 
    \exitcond_reg_717[0]_i_1 
       (.I0(\exitcond_reg_717_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q),
        .I3(\ap_CS_fsm[10]_i_2_n_2 ),
        .I4(\j_i_reg_474_reg[6] ),
        .O(\exitcond_reg_717_reg[0] ));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(img2_data_stream_1_s_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_2),
        .Q(img2_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFF5555DDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(internal_full_n_reg_0),
        .I5(img2_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_2),
        .Q(img2_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \j_i_reg_474[10]_i_1 
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\j_i_reg_474_reg[6] ),
        .I4(\ap_CS_fsm_reg[8] ),
        .O(SR));
  LUT6 #(
    .INIT(64'hB0F0000000000000)) 
    \j_i_reg_474[10]_i_2 
       (.I0(\exitcond_reg_717_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q),
        .I3(\ap_CS_fsm[10]_i_2_n_2 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\j_i_reg_474_reg[6] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q),
        .I1(\ap_CS_fsm[10]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\exitcond_reg_717_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7
   (img2_data_stream_2_s_full_n,
    img2_data_stream_2_s_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[9] ,
    ARESET);
  output img2_data_stream_2_s_full_n;
  output img2_data_stream_2_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[9] ;
  input ARESET;

  wire ARESET;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_full_n_i_1__2_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(img2_data_stream_2_s_empty_n),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(img2_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFF5555DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(img2_data_stream_2_s_full_n),
        .O(internal_full_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(img2_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8
   (img3_data_stream_0_s_full_n,
    img3_data_stream_0_s_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[2] ,
    internal_empty_n_reg_0,
    \exitcond_reg_268_reg[0] ,
    Q,
    ARESET);
  output img3_data_stream_0_s_full_n;
  output img3_data_stream_0_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[2] ;
  input internal_empty_n_reg_0;
  input \exitcond_reg_268_reg[0] ;
  input [0:0]Q;
  input ARESET;

  wire ARESET;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_reg_268_reg[0] ;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__10_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT6 #(
    .INIT(64'hAA22AA22AA22A222)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(img3_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_2),
        .Q(img3_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF77777777)) 
    internal_full_n_i_1__10
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(internal_empty_n4_out),
        .I5(img3_data_stream_0_s_full_n),
        .O(internal_full_n_i_1__10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h3133)) 
    internal_full_n_i_3__1
       (.I0(img3_data_stream_0_s_empty_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\exitcond_reg_268_reg[0] ),
        .I3(Q),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_2),
        .Q(img3_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\exitcond_reg_268_reg[0] ),
        .I2(Q),
        .I3(img3_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFBF55D50040AA2A)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(img3_data_stream_0_s_empty_n),
        .I2(Q),
        .I3(\exitcond_reg_268_reg[0] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9
   (img3_data_stream_1_s_full_n,
    img3_data_stream_1_s_empty_n,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[2] ,
    internal_empty_n_reg_0,
    \exitcond_reg_268_reg[0] ,
    Q,
    ARESET);
  output img3_data_stream_1_s_full_n;
  output img3_data_stream_1_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[2] ;
  input internal_empty_n_reg_0;
  input \exitcond_reg_268_reg[0] ;
  input [0:0]Q;
  input ARESET;

  wire ARESET;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_reg_268_reg[0] ;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  LUT6 #(
    .INIT(64'hAA22AA22AA22A222)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(img3_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_1__9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_2),
        .Q(img3_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF77777777)) 
    internal_full_n_i_1__9
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(internal_empty_n4_out),
        .I5(img3_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h3133)) 
    internal_full_n_i_3__0
       (.I0(img3_data_stream_1_s_empty_n),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\exitcond_reg_268_reg[0] ),
        .I3(Q),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_2),
        .Q(img3_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\exitcond_reg_268_reg[0] ),
        .I2(Q),
        .I3(img3_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFBF55D50040AA2A)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(img3_data_stream_1_s_empty_n),
        .I2(Q),
        .I3(\exitcond_reg_268_reg[0] ),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ARESET));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ARESET));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (D,
    ce,
    Q,
    ap_clk);
  output [7:0]D;
  input ce;
  input [7:0]Q;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(Q[7]),
        .Q(D[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_14
   (Q,
    E,
    D,
    ap_clk);
  output [7:0]Q;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_15
   (Q,
    E,
    D,
    ap_clk);
  output [7:0]Q;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_16
   (p,
    internal_full_n_reg,
    img_data_stream_1_V_write,
    Q,
    D,
    ap_clk);
  output [7:0]p;
  input internal_full_n_reg;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ce;
  wire img_data_stream_1_V_write;
  wire internal_full_n_reg;
  wire [7:0]p;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(img_data_stream_1_V_write),
        .I2(Q),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(p[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(p[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(p[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(p[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(p[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(p[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(p[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(p[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17
   (p,
    internal_full_n_reg,
    img_data_stream_1_V_write,
    Q,
    D,
    ap_clk);
  output [7:0]p;
  input internal_full_n_reg;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ce;
  wire img_data_stream_1_V_write;
  wire internal_full_n_reg;
  wire [7:0]p;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(img_data_stream_1_V_write),
        .I2(Q),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(p[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(p[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(p[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(p[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(p[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(p[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(p[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(p[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_18
   (r_V_reg_378_reg,
    internal_full_n_reg,
    img_data_stream_1_V_write,
    Q,
    D,
    ap_clk);
  output [7:0]r_V_reg_378_reg;
  input internal_full_n_reg;
  input img_data_stream_1_V_write;
  input [0:0]Q;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ce;
  wire img_data_stream_1_V_write;
  wire internal_full_n_reg;
  wire [7:0]r_V_reg_378_reg;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(img_data_stream_1_V_write),
        .I2(Q),
        .O(ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[0]),
        .Q(r_V_reg_378_reg[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[1]),
        .Q(r_V_reg_378_reg[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[2]),
        .Q(r_V_reg_378_reg[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[3]),
        .Q(r_V_reg_378_reg[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[4]),
        .Q(r_V_reg_378_reg[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[5]),
        .Q(r_V_reg_378_reg[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[6]),
        .Q(r_V_reg_378_reg[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ce),
        .D(D[7]),
        .Q(r_V_reg_378_reg[7]),
        .R(1'b0));
endmodule

(* C_M_AXI_MAXI_ADDR_WIDTH = "32" *) (* C_M_AXI_MAXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_MAXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_MAXI_BUSER_WIDTH = "1" *) (* C_M_AXI_MAXI_CACHE_VALUE = "3" *) (* C_M_AXI_MAXI_DATA_WIDTH = "32" *) 
(* C_M_AXI_MAXI_ID_WIDTH = "1" *) (* C_M_AXI_MAXI_PROT_VALUE = "0" *) (* C_M_AXI_MAXI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_MAXI_USER_VALUE = "0" *) (* C_M_AXI_MAXI_WUSER_WIDTH = "1" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_R_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_R_DATA_WIDTH = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_MAXI_AWVALID,
    m_axi_MAXI_AWREADY,
    m_axi_MAXI_AWADDR,
    m_axi_MAXI_AWID,
    m_axi_MAXI_AWLEN,
    m_axi_MAXI_AWSIZE,
    m_axi_MAXI_AWBURST,
    m_axi_MAXI_AWLOCK,
    m_axi_MAXI_AWCACHE,
    m_axi_MAXI_AWPROT,
    m_axi_MAXI_AWQOS,
    m_axi_MAXI_AWREGION,
    m_axi_MAXI_AWUSER,
    m_axi_MAXI_WVALID,
    m_axi_MAXI_WREADY,
    m_axi_MAXI_WDATA,
    m_axi_MAXI_WSTRB,
    m_axi_MAXI_WLAST,
    m_axi_MAXI_WID,
    m_axi_MAXI_WUSER,
    m_axi_MAXI_ARVALID,
    m_axi_MAXI_ARREADY,
    m_axi_MAXI_ARADDR,
    m_axi_MAXI_ARID,
    m_axi_MAXI_ARLEN,
    m_axi_MAXI_ARSIZE,
    m_axi_MAXI_ARBURST,
    m_axi_MAXI_ARLOCK,
    m_axi_MAXI_ARCACHE,
    m_axi_MAXI_ARPROT,
    m_axi_MAXI_ARQOS,
    m_axi_MAXI_ARREGION,
    m_axi_MAXI_ARUSER,
    m_axi_MAXI_RVALID,
    m_axi_MAXI_RREADY,
    m_axi_MAXI_RDATA,
    m_axi_MAXI_RLAST,
    m_axi_MAXI_RID,
    m_axi_MAXI_RUSER,
    m_axi_MAXI_RRESP,
    m_axi_MAXI_BVALID,
    m_axi_MAXI_BREADY,
    m_axi_MAXI_BRESP,
    m_axi_MAXI_BID,
    m_axi_MAXI_BUSER,
    stream_in_TDATA,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_process_TDATA,
    stream_process_TVALID,
    stream_process_TREADY,
    stream_process_TKEEP,
    stream_process_TSTRB,
    stream_process_TUSER,
    stream_process_TLAST,
    stream_process_TID,
    stream_process_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_r_AWVALID,
    s_axi_AXILiteS_r_AWREADY,
    s_axi_AXILiteS_r_AWADDR,
    s_axi_AXILiteS_r_WVALID,
    s_axi_AXILiteS_r_WREADY,
    s_axi_AXILiteS_r_WDATA,
    s_axi_AXILiteS_r_WSTRB,
    s_axi_AXILiteS_r_ARVALID,
    s_axi_AXILiteS_r_ARREADY,
    s_axi_AXILiteS_r_ARADDR,
    s_axi_AXILiteS_r_RVALID,
    s_axi_AXILiteS_r_RREADY,
    s_axi_AXILiteS_r_RDATA,
    s_axi_AXILiteS_r_RRESP,
    s_axi_AXILiteS_r_BVALID,
    s_axi_AXILiteS_r_BREADY,
    s_axi_AXILiteS_r_BRESP);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output m_axi_MAXI_AWVALID;
  input m_axi_MAXI_AWREADY;
  output [31:0]m_axi_MAXI_AWADDR;
  output [0:0]m_axi_MAXI_AWID;
  output [7:0]m_axi_MAXI_AWLEN;
  output [2:0]m_axi_MAXI_AWSIZE;
  output [1:0]m_axi_MAXI_AWBURST;
  output [1:0]m_axi_MAXI_AWLOCK;
  output [3:0]m_axi_MAXI_AWCACHE;
  output [2:0]m_axi_MAXI_AWPROT;
  output [3:0]m_axi_MAXI_AWQOS;
  output [3:0]m_axi_MAXI_AWREGION;
  output [0:0]m_axi_MAXI_AWUSER;
  output m_axi_MAXI_WVALID;
  input m_axi_MAXI_WREADY;
  output [31:0]m_axi_MAXI_WDATA;
  output [3:0]m_axi_MAXI_WSTRB;
  output m_axi_MAXI_WLAST;
  output [0:0]m_axi_MAXI_WID;
  output [0:0]m_axi_MAXI_WUSER;
  output m_axi_MAXI_ARVALID;
  input m_axi_MAXI_ARREADY;
  output [31:0]m_axi_MAXI_ARADDR;
  output [0:0]m_axi_MAXI_ARID;
  output [7:0]m_axi_MAXI_ARLEN;
  output [2:0]m_axi_MAXI_ARSIZE;
  output [1:0]m_axi_MAXI_ARBURST;
  output [1:0]m_axi_MAXI_ARLOCK;
  output [3:0]m_axi_MAXI_ARCACHE;
  output [2:0]m_axi_MAXI_ARPROT;
  output [3:0]m_axi_MAXI_ARQOS;
  output [3:0]m_axi_MAXI_ARREGION;
  output [0:0]m_axi_MAXI_ARUSER;
  input m_axi_MAXI_RVALID;
  output m_axi_MAXI_RREADY;
  input [31:0]m_axi_MAXI_RDATA;
  input m_axi_MAXI_RLAST;
  input [0:0]m_axi_MAXI_RID;
  input [0:0]m_axi_MAXI_RUSER;
  input [1:0]m_axi_MAXI_RRESP;
  input m_axi_MAXI_BVALID;
  output m_axi_MAXI_BREADY;
  input [1:0]m_axi_MAXI_BRESP;
  input [0:0]m_axi_MAXI_BID;
  input [0:0]m_axi_MAXI_BUSER;
  input [23:0]stream_in_TDATA;
  input stream_in_TVALID;
  output stream_in_TREADY;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_process_TDATA;
  output stream_process_TVALID;
  input stream_process_TREADY;
  output [2:0]stream_process_TKEEP;
  output [2:0]stream_process_TSTRB;
  output [0:0]stream_process_TUSER;
  output [0:0]stream_process_TLAST;
  output [0:0]stream_process_TID;
  output [0:0]stream_process_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input s_axi_AXILiteS_r_AWVALID;
  output s_axi_AXILiteS_r_AWREADY;
  input [4:0]s_axi_AXILiteS_r_AWADDR;
  input s_axi_AXILiteS_r_WVALID;
  output s_axi_AXILiteS_r_WREADY;
  input [31:0]s_axi_AXILiteS_r_WDATA;
  input [3:0]s_axi_AXILiteS_r_WSTRB;
  input s_axi_AXILiteS_r_ARVALID;
  output s_axi_AXILiteS_r_ARREADY;
  input [4:0]s_axi_AXILiteS_r_ARADDR;
  output s_axi_AXILiteS_r_RVALID;
  input s_axi_AXILiteS_r_RREADY;
  output [31:0]s_axi_AXILiteS_r_RDATA;
  output [1:0]s_axi_AXILiteS_r_RRESP;
  output s_axi_AXILiteS_r_BVALID;
  input s_axi_AXILiteS_r_BREADY;
  output [1:0]s_axi_AXILiteS_r_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ARESET;
  wire I_BREADY1;
  wire I_BVALID;
  wire I_RREADY;
  wire [31:0]MAXI_RDATA;
  wire MAXI_WREADY;
  wire [31:0]MAXI_addr_1_read_reg_733;
  wire [29:0]MAXI_addr_1_reg_726;
  wire \ap_CS_fsm[10]_i_3_n_2 ;
  wire \ap_CS_fsm[10]_i_4_n_2 ;
  wire \ap_CS_fsm[10]_i_5_n_2 ;
  wire \ap_CS_fsm[11]_i_2_n_2 ;
  wire \ap_CS_fsm[11]_i_3_n_2 ;
  wire \ap_CS_fsm[11]_i_4_n_2 ;
  wire \ap_CS_fsm[9]_i_2_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[15]_srl4___ap_CS_fsm_reg_r_2_n_2 ;
  wire \ap_CS_fsm_reg[16]_ap_CS_fsm_reg_r_3_n_2 ;
  wire ap_CS_fsm_reg_gate_n_2;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire ap_CS_fsm_reg_r_0_n_2;
  wire ap_CS_fsm_reg_r_1_n_2;
  wire ap_CS_fsm_reg_r_2_n_2;
  wire ap_CS_fsm_reg_r_3_n_2;
  wire ap_CS_fsm_reg_r_n_2;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [25:0]ap_NS_fsm;
  wire ap_NS_fsm1102_out;
  wire ap_NS_fsm195_out;
  wire ap_NS_fsm196_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_idle;
  wire ap_ready;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire ap_reg_ioackin_MAXI_AWREADY_i_1_n_2;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_reg_ioackin_MAXI_WREADY_i_1_n_2;
  wire ap_rst_n;
  wire ap_start;
  wire \bus_read/rs_rreq/load_p2 ;
  wire ce;
  wire ce_0;
  wire ce_1;
  wire [7:0]data;
  wire \exitcond_reg_717_reg_n_2_[0] ;
  wire grp_AXIvideo2Mat_fu_495_ap_done;
  wire grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_n_2;
  wire [7:0]grp_AXIvideo2Mat_fu_495_img_data_stream_0_V_din;
  wire [7:0]grp_AXIvideo2Mat_fu_495_img_data_stream_1_V_din;
  wire [7:0]grp_AXIvideo2Mat_fu_495_img_data_stream_2_V_din;
  wire grp_AXIvideo2Mat_fu_495_n_10;
  wire grp_AXIvideo2Mat_fu_495_n_11;
  wire grp_AXIvideo2Mat_fu_495_n_12;
  wire grp_AXIvideo2Mat_fu_495_n_13;
  wire grp_AXIvideo2Mat_fu_495_n_14;
  wire grp_AXIvideo2Mat_fu_495_n_15;
  wire grp_AXIvideo2Mat_fu_495_n_16;
  wire grp_AXIvideo2Mat_fu_495_n_6;
  wire grp_AXIvideo2Mat_fu_495_n_7;
  wire grp_AXIvideo2Mat_fu_495_n_8;
  wire grp_AXIvideo2Mat_fu_495_n_9;
  wire grp_CvtColor_fu_516_ap_start_reg_reg_n_2;
  wire grp_CvtColor_fu_516_n_10;
  wire grp_CvtColor_fu_516_n_11;
  wire grp_CvtColor_fu_516_n_2;
  wire grp_CvtColor_fu_516_n_3;
  wire grp_CvtColor_fu_516_n_4;
  wire grp_CvtColor_fu_516_n_5;
  wire grp_CvtColor_fu_516_n_7;
  wire grp_CvtColor_fu_516_n_8;
  wire grp_CvtColor_fu_516_n_9;
  wire [7:0]grp_CvtColor_fu_516_p_dst_data_stream_0_V_din;
  wire grp_Filter2D_fu_485_ap_start_reg_reg_n_2;
  wire grp_Filter2D_fu_485_n_10;
  wire grp_Filter2D_fu_485_n_11;
  wire grp_Filter2D_fu_485_n_13;
  wire grp_Filter2D_fu_485_n_14;
  wire grp_Filter2D_fu_485_n_6;
  wire grp_Filter2D_fu_485_n_7;
  wire grp_Filter2D_fu_485_n_8;
  wire grp_Filter2D_fu_485_n_9;
  wire [7:0]grp_Filter2D_fu_485_p_dst_data_stream_0_V_din;
  wire grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_n_2;
  wire grp_Mat2AXIvideo_fu_526_n_10;
  wire grp_Mat2AXIvideo_fu_526_n_11;
  wire grp_Mat2AXIvideo_fu_526_n_19;
  wire grp_Mat2AXIvideo_fu_526_n_2;
  wire grp_Mat2AXIvideo_fu_526_n_20;
  wire grp_Mat2AXIvideo_fu_526_n_21;
  wire grp_Mat2AXIvideo_fu_526_n_22;
  wire grp_Mat2AXIvideo_fu_526_n_23;
  wire grp_Mat2AXIvideo_fu_526_n_24;
  wire grp_Mat2AXIvideo_fu_526_n_25;
  wire grp_Mat2AXIvideo_fu_526_n_26;
  wire grp_Mat2AXIvideo_fu_526_n_27;
  wire grp_Mat2AXIvideo_fu_526_n_3;
  wire grp_Mat2AXIvideo_fu_526_n_30;
  wire grp_Mat2AXIvideo_fu_526_n_4;
  wire grp_Mat2AXIvideo_fu_526_n_5;
  wire grp_Mat2AXIvideo_fu_526_n_6;
  wire grp_Mat2AXIvideo_fu_526_n_7;
  wire grp_Mat2AXIvideo_fu_526_n_8;
  wire grp_Mat2AXIvideo_fu_526_n_9;
  wire [10:0]i_fu_576_p2;
  wire i_i_reg_463;
  wire \i_i_reg_463_reg_n_2_[0] ;
  wire \i_i_reg_463_reg_n_2_[10] ;
  wire \i_i_reg_463_reg_n_2_[1] ;
  wire \i_i_reg_463_reg_n_2_[2] ;
  wire \i_i_reg_463_reg_n_2_[3] ;
  wire \i_i_reg_463_reg_n_2_[4] ;
  wire \i_i_reg_463_reg_n_2_[5] ;
  wire \i_i_reg_463_reg_n_2_[6] ;
  wire \i_i_reg_463_reg_n_2_[7] ;
  wire \i_i_reg_463_reg_n_2_[8] ;
  wire \i_i_reg_463_reg_n_2_[9] ;
  wire [10:0]i_reg_707;
  wire \i_reg_707[10]_i_2_n_2 ;
  wire \i_reg_707[6]_i_2_n_2 ;
  wire [7:0]img0_data_stream_0_s_dout;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire [7:0]img0_data_stream_1_s_dout;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_1_s_full_n;
  wire [7:0]img0_data_stream_2_s_dout;
  wire img0_data_stream_2_s_empty_n;
  wire img0_data_stream_2_s_full_n;
  wire [7:0]img1_data_stream_0_s_dout;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_empty_n;
  wire img1_data_stream_2_s_full_n;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_fifo_U_n_11;
  wire img2_data_stream_1_s_fifo_U_n_3;
  wire img2_data_stream_1_s_fifo_U_n_4;
  wire img2_data_stream_1_s_fifo_U_n_5;
  wire img2_data_stream_1_s_fifo_U_n_9;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire [7:0]img3_data_stream_2_s_dout;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire img_data_stream_1_V_write;
  wire [10:0]j_fu_593_p2;
  wire j_i_reg_4740;
  wire \j_i_reg_474[10]_i_4_n_2 ;
  wire \j_i_reg_474[6]_i_2_n_2 ;
  wire [10:0]j_i_reg_474_reg__0;
  wire [31:2]\^m_axi_MAXI_ARADDR ;
  wire [3:0]\^m_axi_MAXI_ARLEN ;
  wire m_axi_MAXI_ARREADY;
  wire m_axi_MAXI_ARVALID;
  wire [31:2]\^m_axi_MAXI_AWADDR ;
  wire [3:0]\^m_axi_MAXI_AWLEN ;
  wire m_axi_MAXI_AWREADY;
  wire m_axi_MAXI_AWVALID;
  wire m_axi_MAXI_BREADY;
  wire m_axi_MAXI_BVALID;
  wire [31:0]m_axi_MAXI_RDATA;
  wire m_axi_MAXI_RLAST;
  wire m_axi_MAXI_RREADY;
  wire [1:0]m_axi_MAXI_RRESP;
  wire m_axi_MAXI_RVALID;
  wire [31:0]m_axi_MAXI_WDATA;
  wire m_axi_MAXI_WLAST;
  wire m_axi_MAXI_WREADY;
  wire [3:0]m_axi_MAXI_WSTRB;
  wire m_axi_MAXI_WVALID;
  wire [31:2]ram;
  wire \ram1_reg_614_reg_n_2_[0] ;
  wire \ram1_reg_614_reg_n_2_[10] ;
  wire \ram1_reg_614_reg_n_2_[11] ;
  wire \ram1_reg_614_reg_n_2_[12] ;
  wire \ram1_reg_614_reg_n_2_[13] ;
  wire \ram1_reg_614_reg_n_2_[14] ;
  wire \ram1_reg_614_reg_n_2_[15] ;
  wire \ram1_reg_614_reg_n_2_[16] ;
  wire \ram1_reg_614_reg_n_2_[17] ;
  wire \ram1_reg_614_reg_n_2_[18] ;
  wire \ram1_reg_614_reg_n_2_[19] ;
  wire \ram1_reg_614_reg_n_2_[1] ;
  wire \ram1_reg_614_reg_n_2_[20] ;
  wire \ram1_reg_614_reg_n_2_[21] ;
  wire \ram1_reg_614_reg_n_2_[22] ;
  wire \ram1_reg_614_reg_n_2_[23] ;
  wire \ram1_reg_614_reg_n_2_[24] ;
  wire \ram1_reg_614_reg_n_2_[25] ;
  wire \ram1_reg_614_reg_n_2_[26] ;
  wire \ram1_reg_614_reg_n_2_[27] ;
  wire \ram1_reg_614_reg_n_2_[28] ;
  wire \ram1_reg_614_reg_n_2_[29] ;
  wire \ram1_reg_614_reg_n_2_[2] ;
  wire \ram1_reg_614_reg_n_2_[3] ;
  wire \ram1_reg_614_reg_n_2_[4] ;
  wire \ram1_reg_614_reg_n_2_[5] ;
  wire \ram1_reg_614_reg_n_2_[6] ;
  wire \ram1_reg_614_reg_n_2_[7] ;
  wire \ram1_reg_614_reg_n_2_[8] ;
  wire \ram1_reg_614_reg_n_2_[9] ;
  wire [29:0]ram2_sum_fu_582_p2;
  wire ram2_sum_reg_7120;
  wire \ram2_sum_reg_712_reg[12]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[12]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[12]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[12]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[16]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[16]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[16]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[16]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[20]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[20]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[20]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[20]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[24]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[24]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[24]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[24]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[28]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[28]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[28]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[28]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[4]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[4]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[4]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[4]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg[8]_i_1_n_2 ;
  wire \ram2_sum_reg_712_reg[8]_i_1_n_3 ;
  wire \ram2_sum_reg_712_reg[8]_i_1_n_4 ;
  wire \ram2_sum_reg_712_reg[8]_i_1_n_5 ;
  wire \ram2_sum_reg_712_reg_n_2_[0] ;
  wire \ram2_sum_reg_712_reg_n_2_[10] ;
  wire \ram2_sum_reg_712_reg_n_2_[11] ;
  wire \ram2_sum_reg_712_reg_n_2_[12] ;
  wire \ram2_sum_reg_712_reg_n_2_[13] ;
  wire \ram2_sum_reg_712_reg_n_2_[14] ;
  wire \ram2_sum_reg_712_reg_n_2_[15] ;
  wire \ram2_sum_reg_712_reg_n_2_[16] ;
  wire \ram2_sum_reg_712_reg_n_2_[17] ;
  wire \ram2_sum_reg_712_reg_n_2_[18] ;
  wire \ram2_sum_reg_712_reg_n_2_[19] ;
  wire \ram2_sum_reg_712_reg_n_2_[1] ;
  wire \ram2_sum_reg_712_reg_n_2_[20] ;
  wire \ram2_sum_reg_712_reg_n_2_[21] ;
  wire \ram2_sum_reg_712_reg_n_2_[22] ;
  wire \ram2_sum_reg_712_reg_n_2_[23] ;
  wire \ram2_sum_reg_712_reg_n_2_[24] ;
  wire \ram2_sum_reg_712_reg_n_2_[25] ;
  wire \ram2_sum_reg_712_reg_n_2_[26] ;
  wire \ram2_sum_reg_712_reg_n_2_[27] ;
  wire \ram2_sum_reg_712_reg_n_2_[28] ;
  wire \ram2_sum_reg_712_reg_n_2_[29] ;
  wire \ram2_sum_reg_712_reg_n_2_[2] ;
  wire \ram2_sum_reg_712_reg_n_2_[3] ;
  wire \ram2_sum_reg_712_reg_n_2_[4] ;
  wire \ram2_sum_reg_712_reg_n_2_[5] ;
  wire \ram2_sum_reg_712_reg_n_2_[6] ;
  wire \ram2_sum_reg_712_reg_n_2_[7] ;
  wire \ram2_sum_reg_712_reg_n_2_[8] ;
  wire \ram2_sum_reg_712_reg_n_2_[9] ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [4:0]s_axi_AXILiteS_r_ARADDR;
  wire s_axi_AXILiteS_r_ARREADY;
  wire s_axi_AXILiteS_r_ARVALID;
  wire [4:0]s_axi_AXILiteS_r_AWADDR;
  wire s_axi_AXILiteS_r_AWREADY;
  wire s_axi_AXILiteS_r_AWVALID;
  wire s_axi_AXILiteS_r_BREADY;
  wire s_axi_AXILiteS_r_BVALID;
  wire [31:0]s_axi_AXILiteS_r_RDATA;
  wire s_axi_AXILiteS_r_RREADY;
  wire s_axi_AXILiteS_r_RVALID;
  wire [31:0]s_axi_AXILiteS_r_WDATA;
  wire s_axi_AXILiteS_r_WREADY;
  wire [3:0]s_axi_AXILiteS_r_WSTRB;
  wire s_axi_AXILiteS_r_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire stream_in_V_data_V_0_ack_in;
  wire stream_in_V_data_V_0_load_A;
  wire stream_in_V_data_V_0_load_B;
  wire [23:0]stream_in_V_data_V_0_payload_A;
  wire [23:0]stream_in_V_data_V_0_payload_B;
  wire stream_in_V_data_V_0_sel;
  wire stream_in_V_data_V_0_sel_wr;
  wire stream_in_V_data_V_0_sel_wr_i_1_n_2;
  wire [1:1]stream_in_V_data_V_0_state;
  wire \stream_in_V_data_V_0_state_reg_n_2_[0] ;
  wire [1:1]stream_in_V_dest_V_0_state;
  wire \stream_in_V_dest_V_0_state_reg_n_2_[0] ;
  wire stream_in_V_last_V_0_ack_in;
  wire stream_in_V_last_V_0_payload_A;
  wire \stream_in_V_last_V_0_payload_A[0]_i_1_n_2 ;
  wire stream_in_V_last_V_0_payload_B;
  wire \stream_in_V_last_V_0_payload_B[0]_i_1_n_2 ;
  wire stream_in_V_last_V_0_sel;
  wire stream_in_V_last_V_0_sel_wr;
  wire stream_in_V_last_V_0_sel_wr_i_1_n_2;
  wire [1:1]stream_in_V_last_V_0_state;
  wire \stream_in_V_last_V_0_state_reg_n_2_[0] ;
  wire stream_in_V_user_V_0_ack_in;
  wire stream_in_V_user_V_0_payload_A;
  wire \stream_in_V_user_V_0_payload_A[0]_i_1_n_2 ;
  wire stream_in_V_user_V_0_payload_B;
  wire \stream_in_V_user_V_0_payload_B[0]_i_1_n_2 ;
  wire stream_in_V_user_V_0_sel;
  wire stream_in_V_user_V_0_sel_wr;
  wire stream_in_V_user_V_0_sel_wr_i_1_n_2;
  wire [1:1]stream_in_V_user_V_0_state;
  wire \stream_in_V_user_V_0_state_reg_n_2_[0] ;
  wire [23:16]\^stream_process_TDATA ;
  wire [0:0]stream_process_TLAST;
  wire stream_process_TREADY;
  wire stream_process_TREADY33_in;
  wire [0:0]stream_process_TUSER;
  wire stream_process_TVALID;
  wire stream_process_V_data_V_1_ack_in;
  wire stream_process_V_data_V_1_load_A;
  wire stream_process_V_data_V_1_load_B;
  wire [23:16]stream_process_V_data_V_1_payload_A;
  wire [23:16]stream_process_V_data_V_1_payload_B;
  wire stream_process_V_data_V_1_sel;
  wire stream_process_V_data_V_1_sel_rd_i_1_n_2;
  wire stream_process_V_data_V_1_sel_wr;
  wire [1:1]stream_process_V_data_V_1_state;
  wire \stream_process_V_data_V_1_state_reg_n_2_[0] ;
  wire [1:1]stream_process_V_dest_V_1_state;
  wire stream_process_V_id_V_1_ack_in;
  wire [1:1]stream_process_V_id_V_1_state;
  wire \stream_process_V_id_V_1_state_reg_n_2_[0] ;
  wire stream_process_V_keep_V_1_ack_in;
  wire [1:1]stream_process_V_keep_V_1_state;
  wire \stream_process_V_keep_V_1_state_reg_n_2_[0] ;
  wire stream_process_V_last_V_1_ack_in;
  wire stream_process_V_last_V_1_payload_A;
  wire stream_process_V_last_V_1_payload_B;
  wire stream_process_V_last_V_1_sel;
  wire stream_process_V_last_V_1_sel_rd_i_1_n_2;
  wire stream_process_V_last_V_1_sel_wr;
  wire [1:1]stream_process_V_last_V_1_state;
  wire \stream_process_V_last_V_1_state_reg_n_2_[0] ;
  wire stream_process_V_strb_V_1_ack_in;
  wire [1:1]stream_process_V_strb_V_1_state;
  wire \stream_process_V_strb_V_1_state_reg_n_2_[0] ;
  wire stream_process_V_user_V_1_ack_in;
  wire stream_process_V_user_V_1_payload_A;
  wire stream_process_V_user_V_1_payload_B;
  wire stream_process_V_user_V_1_sel;
  wire stream_process_V_user_V_1_sel_rd_i_1_n_2;
  wire stream_process_V_user_V_1_sel_wr;
  wire [1:1]stream_process_V_user_V_1_state;
  wire \stream_process_V_user_V_1_state_reg_n_2_[0] ;
  wire subsamble_MAXI_m_axi_U_n_18;
  wire [29:0]tmp_3_cast_reg_698;
  wire [31:0]tmp_fu_609_p2;
  wire [31:0]tmp_reg_738;
  wire \tmp_reg_738_reg[12]_i_1_n_2 ;
  wire \tmp_reg_738_reg[12]_i_1_n_3 ;
  wire \tmp_reg_738_reg[12]_i_1_n_4 ;
  wire \tmp_reg_738_reg[12]_i_1_n_5 ;
  wire \tmp_reg_738_reg[16]_i_1_n_2 ;
  wire \tmp_reg_738_reg[16]_i_1_n_3 ;
  wire \tmp_reg_738_reg[16]_i_1_n_4 ;
  wire \tmp_reg_738_reg[16]_i_1_n_5 ;
  wire \tmp_reg_738_reg[20]_i_1_n_2 ;
  wire \tmp_reg_738_reg[20]_i_1_n_3 ;
  wire \tmp_reg_738_reg[20]_i_1_n_4 ;
  wire \tmp_reg_738_reg[20]_i_1_n_5 ;
  wire \tmp_reg_738_reg[24]_i_1_n_2 ;
  wire \tmp_reg_738_reg[24]_i_1_n_3 ;
  wire \tmp_reg_738_reg[24]_i_1_n_4 ;
  wire \tmp_reg_738_reg[24]_i_1_n_5 ;
  wire \tmp_reg_738_reg[28]_i_1_n_2 ;
  wire \tmp_reg_738_reg[28]_i_1_n_3 ;
  wire \tmp_reg_738_reg[28]_i_1_n_4 ;
  wire \tmp_reg_738_reg[28]_i_1_n_5 ;
  wire \tmp_reg_738_reg[31]_i_2_n_4 ;
  wire \tmp_reg_738_reg[31]_i_2_n_5 ;
  wire \tmp_reg_738_reg[4]_i_1_n_2 ;
  wire \tmp_reg_738_reg[4]_i_1_n_3 ;
  wire \tmp_reg_738_reg[4]_i_1_n_4 ;
  wire \tmp_reg_738_reg[4]_i_1_n_5 ;
  wire \tmp_reg_738_reg[8]_i_1_n_2 ;
  wire \tmp_reg_738_reg[8]_i_1_n_3 ;
  wire \tmp_reg_738_reg[8]_i_1_n_4 ;
  wire \tmp_reg_738_reg[8]_i_1_n_5 ;
  wire [3:0]\NLW_ram2_sum_reg_712_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_ram2_sum_reg_712_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_738_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_738_reg[31]_i_2_O_UNCONNECTED ;

  assign ap_done = ap_ready;
  assign m_axi_MAXI_ARADDR[31:2] = \^m_axi_MAXI_ARADDR [31:2];
  assign m_axi_MAXI_ARADDR[1] = \<const0> ;
  assign m_axi_MAXI_ARADDR[0] = \<const0> ;
  assign m_axi_MAXI_ARBURST[1] = \<const0> ;
  assign m_axi_MAXI_ARBURST[0] = \<const1> ;
  assign m_axi_MAXI_ARCACHE[3] = \<const0> ;
  assign m_axi_MAXI_ARCACHE[2] = \<const0> ;
  assign m_axi_MAXI_ARCACHE[1] = \<const1> ;
  assign m_axi_MAXI_ARCACHE[0] = \<const1> ;
  assign m_axi_MAXI_ARID[0] = \<const0> ;
  assign m_axi_MAXI_ARLEN[7] = \<const0> ;
  assign m_axi_MAXI_ARLEN[6] = \<const0> ;
  assign m_axi_MAXI_ARLEN[5] = \<const0> ;
  assign m_axi_MAXI_ARLEN[4] = \<const0> ;
  assign m_axi_MAXI_ARLEN[3:0] = \^m_axi_MAXI_ARLEN [3:0];
  assign m_axi_MAXI_ARLOCK[1] = \<const0> ;
  assign m_axi_MAXI_ARLOCK[0] = \<const0> ;
  assign m_axi_MAXI_ARPROT[2] = \<const0> ;
  assign m_axi_MAXI_ARPROT[1] = \<const0> ;
  assign m_axi_MAXI_ARPROT[0] = \<const0> ;
  assign m_axi_MAXI_ARQOS[3] = \<const0> ;
  assign m_axi_MAXI_ARQOS[2] = \<const0> ;
  assign m_axi_MAXI_ARQOS[1] = \<const0> ;
  assign m_axi_MAXI_ARQOS[0] = \<const0> ;
  assign m_axi_MAXI_ARREGION[3] = \<const0> ;
  assign m_axi_MAXI_ARREGION[2] = \<const0> ;
  assign m_axi_MAXI_ARREGION[1] = \<const0> ;
  assign m_axi_MAXI_ARREGION[0] = \<const0> ;
  assign m_axi_MAXI_ARSIZE[2] = \<const0> ;
  assign m_axi_MAXI_ARSIZE[1] = \<const1> ;
  assign m_axi_MAXI_ARSIZE[0] = \<const0> ;
  assign m_axi_MAXI_ARUSER[0] = \<const0> ;
  assign m_axi_MAXI_AWADDR[31:2] = \^m_axi_MAXI_AWADDR [31:2];
  assign m_axi_MAXI_AWADDR[1] = \<const0> ;
  assign m_axi_MAXI_AWADDR[0] = \<const0> ;
  assign m_axi_MAXI_AWBURST[1] = \<const0> ;
  assign m_axi_MAXI_AWBURST[0] = \<const1> ;
  assign m_axi_MAXI_AWCACHE[3] = \<const0> ;
  assign m_axi_MAXI_AWCACHE[2] = \<const0> ;
  assign m_axi_MAXI_AWCACHE[1] = \<const1> ;
  assign m_axi_MAXI_AWCACHE[0] = \<const1> ;
  assign m_axi_MAXI_AWID[0] = \<const0> ;
  assign m_axi_MAXI_AWLEN[7] = \<const0> ;
  assign m_axi_MAXI_AWLEN[6] = \<const0> ;
  assign m_axi_MAXI_AWLEN[5] = \<const0> ;
  assign m_axi_MAXI_AWLEN[4] = \<const0> ;
  assign m_axi_MAXI_AWLEN[3:0] = \^m_axi_MAXI_AWLEN [3:0];
  assign m_axi_MAXI_AWLOCK[1] = \<const0> ;
  assign m_axi_MAXI_AWLOCK[0] = \<const0> ;
  assign m_axi_MAXI_AWPROT[2] = \<const0> ;
  assign m_axi_MAXI_AWPROT[1] = \<const0> ;
  assign m_axi_MAXI_AWPROT[0] = \<const0> ;
  assign m_axi_MAXI_AWQOS[3] = \<const0> ;
  assign m_axi_MAXI_AWQOS[2] = \<const0> ;
  assign m_axi_MAXI_AWQOS[1] = \<const0> ;
  assign m_axi_MAXI_AWQOS[0] = \<const0> ;
  assign m_axi_MAXI_AWREGION[3] = \<const0> ;
  assign m_axi_MAXI_AWREGION[2] = \<const0> ;
  assign m_axi_MAXI_AWREGION[1] = \<const0> ;
  assign m_axi_MAXI_AWREGION[0] = \<const0> ;
  assign m_axi_MAXI_AWSIZE[2] = \<const0> ;
  assign m_axi_MAXI_AWSIZE[1] = \<const1> ;
  assign m_axi_MAXI_AWSIZE[0] = \<const0> ;
  assign m_axi_MAXI_AWUSER[0] = \<const0> ;
  assign m_axi_MAXI_WID[0] = \<const0> ;
  assign m_axi_MAXI_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_r_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_r_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_r_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_r_RRESP[0] = \<const0> ;
  assign stream_process_TDATA[23:16] = \^stream_process_TDATA [23:16];
  assign stream_process_TDATA[15:8] = \^stream_process_TDATA [23:16];
  assign stream_process_TDATA[7:0] = \^stream_process_TDATA [23:16];
  assign stream_process_TDEST[0] = \<const0> ;
  assign stream_process_TID[0] = \<const0> ;
  assign stream_process_TKEEP[2] = \<const1> ;
  assign stream_process_TKEEP[1] = \<const1> ;
  assign stream_process_TKEEP[0] = \<const1> ;
  assign stream_process_TSTRB[2] = \<const0> ;
  assign stream_process_TSTRB[1] = \<const0> ;
  assign stream_process_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \MAXI_addr_1_read_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[0]),
        .Q(MAXI_addr_1_read_reg_733[0]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[10]),
        .Q(MAXI_addr_1_read_reg_733[10]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[11]),
        .Q(MAXI_addr_1_read_reg_733[11]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[12]),
        .Q(MAXI_addr_1_read_reg_733[12]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[13]),
        .Q(MAXI_addr_1_read_reg_733[13]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[14]),
        .Q(MAXI_addr_1_read_reg_733[14]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[15]),
        .Q(MAXI_addr_1_read_reg_733[15]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[16]),
        .Q(MAXI_addr_1_read_reg_733[16]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[17]),
        .Q(MAXI_addr_1_read_reg_733[17]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[18]),
        .Q(MAXI_addr_1_read_reg_733[18]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[19]),
        .Q(MAXI_addr_1_read_reg_733[19]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[1]),
        .Q(MAXI_addr_1_read_reg_733[1]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[20]),
        .Q(MAXI_addr_1_read_reg_733[20]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[21]),
        .Q(MAXI_addr_1_read_reg_733[21]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[22]),
        .Q(MAXI_addr_1_read_reg_733[22]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[23]),
        .Q(MAXI_addr_1_read_reg_733[23]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[24]),
        .Q(MAXI_addr_1_read_reg_733[24]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[25]),
        .Q(MAXI_addr_1_read_reg_733[25]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[26]),
        .Q(MAXI_addr_1_read_reg_733[26]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[27]),
        .Q(MAXI_addr_1_read_reg_733[27]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[28]),
        .Q(MAXI_addr_1_read_reg_733[28]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[29]),
        .Q(MAXI_addr_1_read_reg_733[29]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[2]),
        .Q(MAXI_addr_1_read_reg_733[2]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[30]),
        .Q(MAXI_addr_1_read_reg_733[30]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[31]),
        .Q(MAXI_addr_1_read_reg_733[31]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[3]),
        .Q(MAXI_addr_1_read_reg_733[3]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[4]),
        .Q(MAXI_addr_1_read_reg_733[4]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[5]),
        .Q(MAXI_addr_1_read_reg_733[5]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[6]),
        .Q(MAXI_addr_1_read_reg_733[6]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[7]),
        .Q(MAXI_addr_1_read_reg_733[7]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[8]),
        .Q(MAXI_addr_1_read_reg_733[8]),
        .R(1'b0));
  FDRE \MAXI_addr_1_read_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY),
        .D(MAXI_RDATA[9]),
        .Q(MAXI_addr_1_read_reg_733[9]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[0] ),
        .Q(MAXI_addr_1_reg_726[0]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[10] ),
        .Q(MAXI_addr_1_reg_726[10]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[11] ),
        .Q(MAXI_addr_1_reg_726[11]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[12] ),
        .Q(MAXI_addr_1_reg_726[12]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[13] ),
        .Q(MAXI_addr_1_reg_726[13]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[14] ),
        .Q(MAXI_addr_1_reg_726[14]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[15] ),
        .Q(MAXI_addr_1_reg_726[15]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[16] ),
        .Q(MAXI_addr_1_reg_726[16]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[17] ),
        .Q(MAXI_addr_1_reg_726[17]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[18] ),
        .Q(MAXI_addr_1_reg_726[18]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[19] ),
        .Q(MAXI_addr_1_reg_726[19]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[1] ),
        .Q(MAXI_addr_1_reg_726[1]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[20] ),
        .Q(MAXI_addr_1_reg_726[20]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[21] ),
        .Q(MAXI_addr_1_reg_726[21]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[22] ),
        .Q(MAXI_addr_1_reg_726[22]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[23] ),
        .Q(MAXI_addr_1_reg_726[23]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[24] ),
        .Q(MAXI_addr_1_reg_726[24]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[25] ),
        .Q(MAXI_addr_1_reg_726[25]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[26] ),
        .Q(MAXI_addr_1_reg_726[26]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[27] ),
        .Q(MAXI_addr_1_reg_726[27]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[28] ),
        .Q(MAXI_addr_1_reg_726[28]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[29] ),
        .Q(MAXI_addr_1_reg_726[29]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[2] ),
        .Q(MAXI_addr_1_reg_726[2]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[3] ),
        .Q(MAXI_addr_1_reg_726[3]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[4] ),
        .Q(MAXI_addr_1_reg_726[4]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[5] ),
        .Q(MAXI_addr_1_reg_726[5]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[6] ),
        .Q(MAXI_addr_1_reg_726[6]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[7] ),
        .Q(MAXI_addr_1_reg_726[7]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[8] ),
        .Q(MAXI_addr_1_reg_726[8]),
        .R(1'b0));
  FDRE \MAXI_addr_1_reg_726_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm196_out),
        .D(\ram2_sum_reg_712_reg_n_2_[9] ),
        .Q(MAXI_addr_1_reg_726[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(\ap_CS_fsm[10]_i_4_n_2 ),
        .I1(j_i_reg_474_reg__0[6]),
        .I2(j_i_reg_474_reg__0[5]),
        .I3(j_i_reg_474_reg__0[10]),
        .I4(j_i_reg_474_reg__0[8]),
        .I5(\ap_CS_fsm[10]_i_5_n_2 ),
        .O(\ap_CS_fsm[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(j_i_reg_474_reg__0[7]),
        .I1(j_i_reg_474_reg__0[4]),
        .I2(j_i_reg_474_reg__0[9]),
        .O(\ap_CS_fsm[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[10]_i_5 
       (.I0(j_i_reg_474_reg__0[1]),
        .I1(j_i_reg_474_reg__0[0]),
        .I2(j_i_reg_474_reg__0[3]),
        .I3(j_i_reg_474_reg__0[2]),
        .O(\ap_CS_fsm[10]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(\ap_CS_fsm[11]_i_3_n_2 ),
        .I1(\i_i_reg_463_reg_n_2_[8] ),
        .I2(\i_i_reg_463_reg_n_2_[7] ),
        .I3(\i_i_reg_463_reg_n_2_[10] ),
        .I4(\i_i_reg_463_reg_n_2_[9] ),
        .I5(\ap_CS_fsm[11]_i_4_n_2 ),
        .O(\ap_CS_fsm[11]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(\i_i_reg_463_reg_n_2_[3] ),
        .I1(\i_i_reg_463_reg_n_2_[1] ),
        .I2(\i_i_reg_463_reg_n_2_[4] ),
        .O(\ap_CS_fsm[11]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[11]_i_4 
       (.I0(\i_i_reg_463_reg_n_2_[2] ),
        .I1(\i_i_reg_463_reg_n_2_[0] ),
        .I2(\i_i_reg_463_reg_n_2_[6] ),
        .I3(\i_i_reg_463_reg_n_2_[5] ),
        .O(\ap_CS_fsm[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\ap_CS_fsm[11]_i_2_n_2 ),
        .I1(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[9]_i_2_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state12),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state13),
        .R(ARESET));
  (* srl_bus_name = "U0/\ap_CS_fsm_reg " *) 
  (* srl_name = "U0/\ap_CS_fsm_reg[15]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[15]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\bus_read/rs_rreq/load_p2 ),
        .Q(\ap_CS_fsm_reg[15]_srl4___ap_CS_fsm_reg_r_2_n_2 ));
  FDRE \ap_CS_fsm_reg[16]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[15]_srl4___ap_CS_fsm_reg_r_2_n_2 ),
        .Q(\ap_CS_fsm_reg[16]_ap_CS_fsm_reg_r_3_n_2 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_2),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state20),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state21),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state22),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(ap_CS_fsm_state25),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state26),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state27),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ARESET));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ARESET));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[16]_ap_CS_fsm_reg_r_3_n_2 ),
        .I1(ap_CS_fsm_reg_r_3_n_2),
        .O(ap_CS_fsm_reg_gate_n_2));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_2),
        .Q(ap_CS_fsm_reg_r_0_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_2),
        .Q(ap_CS_fsm_reg_r_1_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_2),
        .Q(ap_CS_fsm_reg_r_2_n_2),
        .R(ARESET));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_2),
        .Q(ap_CS_fsm_reg_r_3_n_2),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(img2_data_stream_1_s_fifo_U_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(img2_data_stream_1_s_fifo_U_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h0008)) 
    ap_reg_ioackin_MAXI_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_MAXI_AWREADY),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state21),
        .O(ap_reg_ioackin_MAXI_AWREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_MAXI_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_MAXI_AWREADY_i_1_n_2),
        .Q(ap_reg_ioackin_MAXI_AWREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    ap_reg_ioackin_MAXI_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_MAXI_WREADY),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state22),
        .O(ap_reg_ioackin_MAXI_WREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_MAXI_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_MAXI_WREADY_i_1_n_2),
        .Q(ap_reg_ioackin_MAXI_WREADY),
        .R(1'b0));
  FDRE \exitcond_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img2_data_stream_1_s_fifo_U_n_11),
        .Q(\exitcond_reg_717_reg_n_2_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat grp_AXIvideo2Mat_fu_495
       (.ARESET(ARESET),
        .D(ap_NS_fsm[4]),
        .I_WREADY(MAXI_WREADY),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_MAXI_WREADY(ap_reg_ioackin_MAXI_WREADY),
        .ap_rst_n(ap_rst_n),
        .grp_AXIvideo2Mat_fu_495_ap_done(grp_AXIvideo2Mat_fu_495_ap_done),
        .grp_AXIvideo2Mat_fu_495_ap_start_reg_reg(grp_AXIvideo2Mat_fu_495_n_16),
        .grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_0(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_n_2),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .img0_data_stream_1_s_full_n(img0_data_stream_1_s_full_n),
        .img0_data_stream_2_s_full_n(img0_data_stream_2_s_full_n),
        .img_data_stream_0_V_din(grp_AXIvideo2Mat_fu_495_img_data_stream_0_V_din),
        .img_data_stream_1_V_din(grp_AXIvideo2Mat_fu_495_img_data_stream_1_V_din),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .img_data_stream_2_V_din(grp_AXIvideo2Mat_fu_495_img_data_stream_2_V_din),
        .internal_full_n_reg(grp_AXIvideo2Mat_fu_495_n_10),
        .internal_full_n_reg_0(grp_AXIvideo2Mat_fu_495_n_11),
        .internal_full_n_reg_1(grp_AXIvideo2Mat_fu_495_n_12),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_in_V_data_V_0_ack_in(stream_in_V_data_V_0_ack_in),
        .\stream_in_V_data_V_0_payload_A_reg[23] (stream_in_V_data_V_0_payload_A),
        .\stream_in_V_data_V_0_payload_B_reg[23] (stream_in_V_data_V_0_payload_B),
        .stream_in_V_data_V_0_sel(stream_in_V_data_V_0_sel),
        .stream_in_V_data_V_0_sel_rd_reg(grp_AXIvideo2Mat_fu_495_n_15),
        .stream_in_V_data_V_0_state(stream_in_V_data_V_0_state),
        .\stream_in_V_data_V_0_state_reg[0] (grp_AXIvideo2Mat_fu_495_n_8),
        .\stream_in_V_data_V_0_state_reg[0]_0 (\stream_in_V_data_V_0_state_reg_n_2_[0] ),
        .stream_in_V_dest_V_0_state(stream_in_V_dest_V_0_state),
        .\stream_in_V_dest_V_0_state_reg[0] (grp_AXIvideo2Mat_fu_495_n_9),
        .\stream_in_V_dest_V_0_state_reg[0]_0 (\stream_in_V_dest_V_0_state_reg_n_2_[0] ),
        .stream_in_V_last_V_0_ack_in(stream_in_V_last_V_0_ack_in),
        .stream_in_V_last_V_0_payload_A(stream_in_V_last_V_0_payload_A),
        .stream_in_V_last_V_0_payload_B(stream_in_V_last_V_0_payload_B),
        .stream_in_V_last_V_0_sel(stream_in_V_last_V_0_sel),
        .stream_in_V_last_V_0_sel_rd_reg(grp_AXIvideo2Mat_fu_495_n_13),
        .stream_in_V_last_V_0_state(stream_in_V_last_V_0_state),
        .\stream_in_V_last_V_0_state_reg[0] (grp_AXIvideo2Mat_fu_495_n_6),
        .\stream_in_V_last_V_0_state_reg[0]_0 (\stream_in_V_last_V_0_state_reg_n_2_[0] ),
        .stream_in_V_user_V_0_ack_in(stream_in_V_user_V_0_ack_in),
        .stream_in_V_user_V_0_payload_A(stream_in_V_user_V_0_payload_A),
        .stream_in_V_user_V_0_payload_B(stream_in_V_user_V_0_payload_B),
        .stream_in_V_user_V_0_sel(stream_in_V_user_V_0_sel),
        .stream_in_V_user_V_0_sel_rd_reg(grp_AXIvideo2Mat_fu_495_n_14),
        .stream_in_V_user_V_0_state(stream_in_V_user_V_0_state),
        .\stream_in_V_user_V_0_state_reg[0] (grp_AXIvideo2Mat_fu_495_n_7),
        .\stream_in_V_user_V_0_state_reg[0]_0 (\stream_in_V_user_V_0_state_reg_n_2_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2Mat_fu_495_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_16),
        .Q(grp_AXIvideo2Mat_fu_495_ap_start_reg_reg_n_2),
        .R(ARESET));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor grp_CvtColor_fu_516
       (.ARESET(ARESET),
        .D(ap_NS_fsm[6:5]),
        .E(ce),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\SRL_SIG_reg[0][7] (grp_CvtColor_fu_516_p_dst_data_stream_0_V_din),
        .\SRL_SIG_reg[0][7]_0 (img0_data_stream_0_s_dout),
        .\SRL_SIG_reg[0][7]_1 (img0_data_stream_2_s_dout),
        .\SRL_SIG_reg[0][7]_2 (img0_data_stream_1_s_dout),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_6),
        .\ap_CS_fsm_reg[7]_0 (grp_Filter2D_fu_485_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_CvtColor_fu_516_ap_start_reg_reg(grp_CvtColor_fu_516_n_11),
        .grp_CvtColor_fu_516_ap_start_reg_reg_0(grp_CvtColor_fu_516_ap_start_reg_reg_n_2),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .internal_full_n_reg(grp_CvtColor_fu_516_n_4),
        .internal_full_n_reg_0(grp_CvtColor_fu_516_n_5),
        .internal_full_n_reg_1(grp_CvtColor_fu_516_n_7),
        .internal_full_n_reg_2(grp_CvtColor_fu_516_n_8),
        .internal_full_n_reg_3(grp_CvtColor_fu_516_n_9),
        .internal_full_n_reg_4(grp_CvtColor_fu_516_n_10),
        .\mOutPtr_reg[0] (grp_CvtColor_fu_516_n_2),
        .\mOutPtr_reg[0]_0 (grp_CvtColor_fu_516_n_3));
  FDRE #(
    .INIT(1'b0)) 
    grp_CvtColor_fu_516_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_CvtColor_fu_516_n_11),
        .Q(grp_CvtColor_fu_516_ap_start_reg_reg_n_2),
        .R(ARESET));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D grp_Filter2D_fu_485
       (.ARESET(ARESET),
        .D(ap_NS_fsm[8:7]),
        .E(ce_0),
        .I_BREADY1(I_BREADY1),
        .I_BVALID(I_BVALID),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .SR(i_i_reg_463),
        .\SRL_SIG_reg[0][7] (img1_data_stream_0_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_Filter2D_fu_485_ap_start_reg_reg(grp_Filter2D_fu_485_n_14),
        .grp_Filter2D_fu_485_ap_start_reg_reg_0(grp_Filter2D_fu_485_ap_start_reg_reg_n_2),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .internal_full_n_reg(grp_Filter2D_fu_485_n_6),
        .internal_full_n_reg_0(grp_Filter2D_fu_485_n_7),
        .internal_full_n_reg_1(grp_Filter2D_fu_485_n_8),
        .internal_full_n_reg_2(grp_Filter2D_fu_485_n_10),
        .internal_full_n_reg_3(grp_Filter2D_fu_485_n_11),
        .internal_full_n_reg_4(grp_Filter2D_fu_485_n_13),
        .\mOutPtr_reg[1] (grp_Filter2D_fu_485_n_9),
        .p_dst_data_stream_0_V_din(grp_Filter2D_fu_485_p_dst_data_stream_0_V_din));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_485_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_485_n_14),
        .Q(grp_Filter2D_fu_485_ap_start_reg_reg_n_2),
        .R(ARESET));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo grp_Mat2AXIvideo_fu_526
       (.ARESET(ARESET),
        .D(ap_NS_fsm[25:24]),
        .Q({ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25}),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_Mat2AXIvideo_fu_526_ap_start_reg_reg(grp_Mat2AXIvideo_fu_526_n_19),
        .grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_0(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_n_2),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .internal_empty_n_reg(grp_Mat2AXIvideo_fu_526_n_20),
        .internal_full_n_reg(grp_Mat2AXIvideo_fu_526_n_2),
        .internal_full_n_reg_0(grp_Mat2AXIvideo_fu_526_n_3),
        .internal_full_n_reg_1(grp_Mat2AXIvideo_fu_526_n_4),
        .\mOutPtr_reg[1] (grp_Mat2AXIvideo_fu_526_n_30),
        .stream_process_TREADY(stream_process_TREADY),
        .stream_process_TREADY33_in(stream_process_TREADY33_in),
        .stream_process_TVALID(stream_process_TVALID),
        .stream_process_V_data_V_1_ack_in(stream_process_V_data_V_1_ack_in),
        .stream_process_V_data_V_1_sel_wr(stream_process_V_data_V_1_sel_wr),
        .stream_process_V_data_V_1_sel_wr_reg(grp_Mat2AXIvideo_fu_526_n_21),
        .stream_process_V_data_V_1_state(stream_process_V_data_V_1_state),
        .\stream_process_V_data_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_6),
        .\stream_process_V_data_V_1_state_reg[0]_0 (\stream_process_V_data_V_1_state_reg_n_2_[0] ),
        .\stream_process_V_data_V_1_state_reg[1] (subsamble_MAXI_m_axi_U_n_18),
        .stream_process_V_dest_V_1_state(stream_process_V_dest_V_1_state),
        .\stream_process_V_dest_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_5),
        .stream_process_V_id_V_1_ack_in(stream_process_V_id_V_1_ack_in),
        .stream_process_V_id_V_1_state(stream_process_V_id_V_1_state),
        .\stream_process_V_id_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_11),
        .\stream_process_V_id_V_1_state_reg[0]_0 (\stream_process_V_id_V_1_state_reg_n_2_[0] ),
        .stream_process_V_keep_V_1_ack_in(stream_process_V_keep_V_1_ack_in),
        .stream_process_V_keep_V_1_state(stream_process_V_keep_V_1_state),
        .\stream_process_V_keep_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_7),
        .\stream_process_V_keep_V_1_state_reg[0]_0 (\stream_process_V_keep_V_1_state_reg_n_2_[0] ),
        .stream_process_V_last_V_1_ack_in(stream_process_V_last_V_1_ack_in),
        .stream_process_V_last_V_1_payload_A(stream_process_V_last_V_1_payload_A),
        .\stream_process_V_last_V_1_payload_A_reg[0] (grp_Mat2AXIvideo_fu_526_n_26),
        .stream_process_V_last_V_1_payload_B(stream_process_V_last_V_1_payload_B),
        .\stream_process_V_last_V_1_payload_B_reg[0] (grp_Mat2AXIvideo_fu_526_n_27),
        .stream_process_V_last_V_1_sel_wr(stream_process_V_last_V_1_sel_wr),
        .stream_process_V_last_V_1_sel_wr_reg(grp_Mat2AXIvideo_fu_526_n_23),
        .stream_process_V_last_V_1_state(stream_process_V_last_V_1_state),
        .\stream_process_V_last_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_10),
        .\stream_process_V_last_V_1_state_reg[0]_0 (\stream_process_V_last_V_1_state_reg_n_2_[0] ),
        .stream_process_V_strb_V_1_ack_in(stream_process_V_strb_V_1_ack_in),
        .stream_process_V_strb_V_1_state(stream_process_V_strb_V_1_state),
        .\stream_process_V_strb_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_8),
        .\stream_process_V_strb_V_1_state_reg[0]_0 (\stream_process_V_strb_V_1_state_reg_n_2_[0] ),
        .stream_process_V_user_V_1_ack_in(stream_process_V_user_V_1_ack_in),
        .stream_process_V_user_V_1_payload_A(stream_process_V_user_V_1_payload_A),
        .\stream_process_V_user_V_1_payload_A_reg[0] (grp_Mat2AXIvideo_fu_526_n_24),
        .stream_process_V_user_V_1_payload_B(stream_process_V_user_V_1_payload_B),
        .\stream_process_V_user_V_1_payload_B_reg[0] (grp_Mat2AXIvideo_fu_526_n_25),
        .stream_process_V_user_V_1_sel_wr(stream_process_V_user_V_1_sel_wr),
        .stream_process_V_user_V_1_sel_wr_reg(grp_Mat2AXIvideo_fu_526_n_22),
        .stream_process_V_user_V_1_state(stream_process_V_user_V_1_state),
        .\stream_process_V_user_V_1_state_reg[0] (grp_Mat2AXIvideo_fu_526_n_9),
        .\stream_process_V_user_V_1_state_reg[0]_0 (\stream_process_V_user_V_1_state_reg_n_2_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2AXIvideo_fu_526_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_19),
        .Q(grp_Mat2AXIvideo_fu_526_ap_start_reg_reg_n_2),
        .R(ARESET));
  FDRE \i_i_reg_463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[0]),
        .Q(\i_i_reg_463_reg_n_2_[0] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[10]),
        .Q(\i_i_reg_463_reg_n_2_[10] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[1]),
        .Q(\i_i_reg_463_reg_n_2_[1] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[2]),
        .Q(\i_i_reg_463_reg_n_2_[2] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[3]),
        .Q(\i_i_reg_463_reg_n_2_[3] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[4]),
        .Q(\i_i_reg_463_reg_n_2_[4] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[5]),
        .Q(\i_i_reg_463_reg_n_2_[5] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[6]),
        .Q(\i_i_reg_463_reg_n_2_[6] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[7]),
        .Q(\i_i_reg_463_reg_n_2_[7] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[8]),
        .Q(\i_i_reg_463_reg_n_2_[8] ),
        .R(i_i_reg_463));
  FDRE \i_i_reg_463_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_707[9]),
        .Q(\i_i_reg_463_reg_n_2_[9] ),
        .R(i_i_reg_463));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_707[0]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[0] ),
        .O(i_fu_576_p2[0]));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    \i_reg_707[10]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[9] ),
        .I1(\i_i_reg_463_reg_n_2_[10] ),
        .I2(\i_i_reg_463_reg_n_2_[7] ),
        .I3(\i_reg_707[10]_i_2_n_2 ),
        .I4(\i_i_reg_463_reg_n_2_[6] ),
        .I5(\i_i_reg_463_reg_n_2_[8] ),
        .O(i_fu_576_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_707[10]_i_2 
       (.I0(\i_i_reg_463_reg_n_2_[3] ),
        .I1(\i_i_reg_463_reg_n_2_[1] ),
        .I2(\i_i_reg_463_reg_n_2_[4] ),
        .I3(\i_i_reg_463_reg_n_2_[0] ),
        .I4(\i_i_reg_463_reg_n_2_[2] ),
        .I5(\i_i_reg_463_reg_n_2_[5] ),
        .O(\i_reg_707[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_707[1]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[0] ),
        .I1(\i_i_reg_463_reg_n_2_[1] ),
        .O(i_fu_576_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_707[2]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[1] ),
        .I1(\i_i_reg_463_reg_n_2_[0] ),
        .I2(\i_i_reg_463_reg_n_2_[2] ),
        .O(i_fu_576_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_707[3]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[1] ),
        .I1(\i_i_reg_463_reg_n_2_[0] ),
        .I2(\i_i_reg_463_reg_n_2_[2] ),
        .I3(\i_i_reg_463_reg_n_2_[3] ),
        .O(i_fu_576_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_707[4]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[1] ),
        .I1(\i_i_reg_463_reg_n_2_[3] ),
        .I2(\i_i_reg_463_reg_n_2_[0] ),
        .I3(\i_i_reg_463_reg_n_2_[2] ),
        .I4(\i_i_reg_463_reg_n_2_[4] ),
        .O(i_fu_576_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_707[5]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[3] ),
        .I1(\i_i_reg_463_reg_n_2_[1] ),
        .I2(\i_i_reg_463_reg_n_2_[4] ),
        .I3(\i_i_reg_463_reg_n_2_[0] ),
        .I4(\i_i_reg_463_reg_n_2_[2] ),
        .I5(\i_i_reg_463_reg_n_2_[5] ),
        .O(i_fu_576_p2[5]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \i_reg_707[6]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[5] ),
        .I1(\i_reg_707[6]_i_2_n_2 ),
        .I2(\i_i_reg_463_reg_n_2_[4] ),
        .I3(\i_i_reg_463_reg_n_2_[1] ),
        .I4(\i_i_reg_463_reg_n_2_[3] ),
        .I5(\i_i_reg_463_reg_n_2_[6] ),
        .O(i_fu_576_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_reg_707[6]_i_2 
       (.I0(\i_i_reg_463_reg_n_2_[0] ),
        .I1(\i_i_reg_463_reg_n_2_[2] ),
        .O(\i_reg_707[6]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_707[7]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[6] ),
        .I1(\i_reg_707[10]_i_2_n_2 ),
        .I2(\i_i_reg_463_reg_n_2_[7] ),
        .O(i_fu_576_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_707[8]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[7] ),
        .I1(\i_reg_707[10]_i_2_n_2 ),
        .I2(\i_i_reg_463_reg_n_2_[6] ),
        .I3(\i_i_reg_463_reg_n_2_[8] ),
        .O(i_fu_576_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_reg_707[9]_i_1 
       (.I0(\i_i_reg_463_reg_n_2_[8] ),
        .I1(\i_i_reg_463_reg_n_2_[6] ),
        .I2(\i_reg_707[10]_i_2_n_2 ),
        .I3(\i_i_reg_463_reg_n_2_[7] ),
        .I4(\i_i_reg_463_reg_n_2_[9] ),
        .O(i_fu_576_p2[9]));
  FDRE \i_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[0]),
        .Q(i_reg_707[0]),
        .R(1'b0));
  FDRE \i_reg_707_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[10]),
        .Q(i_reg_707[10]),
        .R(1'b0));
  FDRE \i_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[1]),
        .Q(i_reg_707[1]),
        .R(1'b0));
  FDRE \i_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[2]),
        .Q(i_reg_707[2]),
        .R(1'b0));
  FDRE \i_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[3]),
        .Q(i_reg_707[3]),
        .R(1'b0));
  FDRE \i_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[4]),
        .Q(i_reg_707[4]),
        .R(1'b0));
  FDRE \i_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[5]),
        .Q(i_reg_707[5]),
        .R(1'b0));
  FDRE \i_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[6]),
        .Q(i_reg_707[6]),
        .R(1'b0));
  FDRE \i_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[7]),
        .Q(i_reg_707[7]),
        .R(1'b0));
  FDRE \i_reg_707_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[8]),
        .Q(i_reg_707[8]),
        .R(1'b0));
  FDRE \i_reg_707_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_fu_576_p2[9]),
        .Q(i_reg_707[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A img0_data_stream_0_s_fifo_U
       (.ARESET(ARESET),
        .D(grp_AXIvideo2Mat_fu_495_img_data_stream_0_V_din),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2Mat_fu_495_n_12),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .r_V_reg_378_reg(img0_data_stream_0_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 img0_data_stream_1_s_fifo_U
       (.ARESET(ARESET),
        .D(grp_AXIvideo2Mat_fu_495_img_data_stream_1_V_din),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2Mat_fu_495_n_11),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_1_s_full_n(img0_data_stream_1_s_full_n),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .p(img0_data_stream_1_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1 img0_data_stream_2_s_fifo_U
       (.ARESET(ARESET),
        .D(grp_AXIvideo2Mat_fu_495_img_data_stream_2_V_din),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2Mat_fu_495_n_10),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img0_data_stream_2_s_full_n(img0_data_stream_2_s_full_n),
        .img_data_stream_1_V_write(img_data_stream_1_V_write),
        .p(img0_data_stream_2_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2 img1_data_stream_0_s_fifo_U
       (.ARESET(ARESET),
        .D(grp_CvtColor_fu_516_p_dst_data_stream_0_V_din),
        .E(ce),
        .Q(img1_data_stream_0_s_dout),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_7),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\icmp_reg_2507_reg[0] (grp_Filter2D_fu_485_n_9),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3 img1_data_stream_1_s_fifo_U
       (.ARESET(ARESET),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_5),
        .\ap_CS_fsm_reg[5]_0 (grp_CvtColor_fu_516_n_3),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\icmp_reg_2507_reg[0] (grp_Filter2D_fu_485_n_9),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_4 img1_data_stream_2_s_fifo_U
       (.ARESET(ARESET),
        .\ap_CS_fsm_reg[5] (grp_CvtColor_fu_516_n_4),
        .\ap_CS_fsm_reg[5]_0 (grp_CvtColor_fu_516_n_2),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\icmp_reg_2507_reg[0] (grp_Filter2D_fu_485_n_9),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5 img2_data_stream_0_s_fifo_U
       (.ARESET(ARESET),
        .D(grp_Filter2D_fu_485_p_dst_data_stream_0_V_din),
        .E(ce_0),
        .Q(data),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_13),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_6 img2_data_stream_1_s_fifo_U
       (.ARESET(ARESET),
        .D(ap_NS_fsm[10:9]),
        .E(j_i_reg_4740),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(img2_data_stream_1_s_fifo_U_n_9),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_11),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm[9]_i_2_n_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(img2_data_stream_1_s_fifo_U_n_5),
        .ap_enable_reg_pp0_iter1_reg(img2_data_stream_1_s_fifo_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .\exitcond_reg_717_reg[0] (img2_data_stream_1_s_fifo_U_n_11),
        .\exitcond_reg_717_reg[0]_0 (\exitcond_reg_717_reg_n_2_[0] ),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .internal_full_n_reg_0(img2_data_stream_1_s_fifo_U_n_3),
        .\j_i_reg_474_reg[6] (\ap_CS_fsm[10]_i_3_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7 img2_data_stream_2_s_fifo_U
       (.ARESET(ARESET),
        .\ap_CS_fsm_reg[7] (grp_Filter2D_fu_485_n_10),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8 img3_data_stream_0_s_fifo_U
       (.ARESET(ARESET),
        .Q(ap_CS_fsm_state26),
        .\ap_CS_fsm_reg[2] (grp_Mat2AXIvideo_fu_526_n_20),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_reg_268_reg[0] (grp_Mat2AXIvideo_fu_526_n_30),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .internal_empty_n_reg_0(grp_Mat2AXIvideo_fu_526_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9 img3_data_stream_1_s_fifo_U
       (.ARESET(ARESET),
        .Q(ap_CS_fsm_state26),
        .\ap_CS_fsm_reg[2] (grp_Mat2AXIvideo_fu_526_n_20),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_reg_268_reg[0] (grp_Mat2AXIvideo_fu_526_n_30),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .internal_empty_n_reg_0(grp_Mat2AXIvideo_fu_526_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_10 img3_data_stream_2_s_fifo_U
       (.ARESET(ARESET),
        .D(img3_data_stream_2_s_dout),
        .Q(data),
        .\ap_CS_fsm_reg[24] (ap_CS_fsm_state26),
        .\ap_CS_fsm_reg[2] (grp_Mat2AXIvideo_fu_526_n_20),
        .\ap_CS_fsm_reg[9] (img2_data_stream_1_s_fifo_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ce(ce_1),
        .\exitcond_reg_268_reg[0] (grp_Mat2AXIvideo_fu_526_n_30),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .internal_empty_n_reg_0(grp_Mat2AXIvideo_fu_526_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_474[0]_i_1 
       (.I0(j_i_reg_474_reg__0[0]),
        .O(j_fu_593_p2[0]));
  LUT6 #(
    .INIT(64'hC6CCCCCCCCCCCCCC)) 
    \j_i_reg_474[10]_i_3 
       (.I0(j_i_reg_474_reg__0[8]),
        .I1(j_i_reg_474_reg__0[10]),
        .I2(\j_i_reg_474[10]_i_4_n_2 ),
        .I3(j_i_reg_474_reg__0[9]),
        .I4(j_i_reg_474_reg__0[4]),
        .I5(j_i_reg_474_reg__0[7]),
        .O(j_fu_593_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_i_reg_474[10]_i_4 
       (.I0(j_i_reg_474_reg__0[5]),
        .I1(j_i_reg_474_reg__0[2]),
        .I2(j_i_reg_474_reg__0[0]),
        .I3(j_i_reg_474_reg__0[1]),
        .I4(j_i_reg_474_reg__0[3]),
        .I5(j_i_reg_474_reg__0[6]),
        .O(\j_i_reg_474[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_474[1]_i_1 
       (.I0(j_i_reg_474_reg__0[0]),
        .I1(j_i_reg_474_reg__0[1]),
        .O(j_fu_593_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_474[2]_i_1 
       (.I0(j_i_reg_474_reg__0[1]),
        .I1(j_i_reg_474_reg__0[0]),
        .I2(j_i_reg_474_reg__0[2]),
        .O(j_fu_593_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_474[3]_i_1 
       (.I0(j_i_reg_474_reg__0[2]),
        .I1(j_i_reg_474_reg__0[0]),
        .I2(j_i_reg_474_reg__0[1]),
        .I3(j_i_reg_474_reg__0[3]),
        .O(j_fu_593_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_474[4]_i_1 
       (.I0(j_i_reg_474_reg__0[3]),
        .I1(j_i_reg_474_reg__0[1]),
        .I2(j_i_reg_474_reg__0[0]),
        .I3(j_i_reg_474_reg__0[2]),
        .I4(j_i_reg_474_reg__0[4]),
        .O(j_fu_593_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_474[5]_i_1 
       (.I0(j_i_reg_474_reg__0[4]),
        .I1(j_i_reg_474_reg__0[2]),
        .I2(j_i_reg_474_reg__0[0]),
        .I3(j_i_reg_474_reg__0[1]),
        .I4(j_i_reg_474_reg__0[3]),
        .I5(j_i_reg_474_reg__0[5]),
        .O(j_fu_593_p2[5]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \j_i_reg_474[6]_i_1 
       (.I0(j_i_reg_474_reg__0[4]),
        .I1(\j_i_reg_474[6]_i_2_n_2 ),
        .I2(j_i_reg_474_reg__0[5]),
        .I3(j_i_reg_474_reg__0[6]),
        .O(j_fu_593_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_i_reg_474[6]_i_2 
       (.I0(j_i_reg_474_reg__0[2]),
        .I1(j_i_reg_474_reg__0[0]),
        .I2(j_i_reg_474_reg__0[1]),
        .I3(j_i_reg_474_reg__0[3]),
        .O(\j_i_reg_474[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_i_reg_474[7]_i_1 
       (.I0(j_i_reg_474_reg__0[4]),
        .I1(\j_i_reg_474[10]_i_4_n_2 ),
        .I2(j_i_reg_474_reg__0[7]),
        .O(j_fu_593_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \j_i_reg_474[8]_i_1 
       (.I0(j_i_reg_474_reg__0[4]),
        .I1(j_i_reg_474_reg__0[7]),
        .I2(\j_i_reg_474[10]_i_4_n_2 ),
        .I3(j_i_reg_474_reg__0[8]),
        .O(j_fu_593_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_i_reg_474[9]_i_1 
       (.I0(j_i_reg_474_reg__0[8]),
        .I1(\j_i_reg_474[10]_i_4_n_2 ),
        .I2(j_i_reg_474_reg__0[7]),
        .I3(j_i_reg_474_reg__0[4]),
        .I4(j_i_reg_474_reg__0[9]),
        .O(j_fu_593_p2[9]));
  FDRE \j_i_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[0]),
        .Q(j_i_reg_474_reg__0[0]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[10]),
        .Q(j_i_reg_474_reg__0[10]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[1]),
        .Q(j_i_reg_474_reg__0[1]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[2]),
        .Q(j_i_reg_474_reg__0[2]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[3]),
        .Q(j_i_reg_474_reg__0[3]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[4]),
        .Q(j_i_reg_474_reg__0[4]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[5]),
        .Q(j_i_reg_474_reg__0[5]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[6]),
        .Q(j_i_reg_474_reg__0[6]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[7]),
        .Q(j_i_reg_474_reg__0[7]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[8]),
        .Q(j_i_reg_474_reg__0[8]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  FDRE \j_i_reg_474_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_4740),
        .D(j_fu_593_p2[9]),
        .Q(j_i_reg_474_reg__0[9]),
        .R(img2_data_stream_1_s_fifo_U_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    \ram1_reg_614[29]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_start),
        .O(ap_NS_fsm1102_out));
  FDRE \ram1_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[2]),
        .Q(\ram1_reg_614_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[12]),
        .Q(\ram1_reg_614_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[13]),
        .Q(\ram1_reg_614_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[14]),
        .Q(\ram1_reg_614_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[15]),
        .Q(\ram1_reg_614_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[16]),
        .Q(\ram1_reg_614_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[17]),
        .Q(\ram1_reg_614_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[18]),
        .Q(\ram1_reg_614_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[19]),
        .Q(\ram1_reg_614_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[20]),
        .Q(\ram1_reg_614_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[21]),
        .Q(\ram1_reg_614_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[3]),
        .Q(\ram1_reg_614_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[22]),
        .Q(\ram1_reg_614_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[23]),
        .Q(\ram1_reg_614_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[24]),
        .Q(\ram1_reg_614_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[25]),
        .Q(\ram1_reg_614_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[26]),
        .Q(\ram1_reg_614_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[27]),
        .Q(\ram1_reg_614_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[28]),
        .Q(\ram1_reg_614_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[29]),
        .Q(\ram1_reg_614_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[30]),
        .Q(\ram1_reg_614_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[31]),
        .Q(\ram1_reg_614_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[4]),
        .Q(\ram1_reg_614_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[5]),
        .Q(\ram1_reg_614_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[6]),
        .Q(\ram1_reg_614_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[7]),
        .Q(\ram1_reg_614_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[8]),
        .Q(\ram1_reg_614_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[9]),
        .Q(\ram1_reg_614_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[10]),
        .Q(\ram1_reg_614_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \ram1_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1102_out),
        .D(ram[11]),
        .Q(\ram1_reg_614_reg_n_2_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ram2_sum_reg_712[0]_i_1 
       (.I0(tmp_3_cast_reg_698[0]),
        .O(ram2_sum_fu_582_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ram2_sum_reg_712[29]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm[11]_i_2_n_2 ),
        .O(ram2_sum_reg_7120));
  FDRE \ram2_sum_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[0]),
        .Q(\ram2_sum_reg_712_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[10] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[10]),
        .Q(\ram2_sum_reg_712_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[11] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[11]),
        .Q(\ram2_sum_reg_712_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[12] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[12]),
        .Q(\ram2_sum_reg_712_reg_n_2_[12] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[12]_i_1 
       (.CI(\ram2_sum_reg_712_reg[8]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[12]_i_1_n_2 ,\ram2_sum_reg_712_reg[12]_i_1_n_3 ,\ram2_sum_reg_712_reg[12]_i_1_n_4 ,\ram2_sum_reg_712_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[12:9]),
        .S(tmp_3_cast_reg_698[12:9]));
  FDRE \ram2_sum_reg_712_reg[13] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[13]),
        .Q(\ram2_sum_reg_712_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[14] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[14]),
        .Q(\ram2_sum_reg_712_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[15] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[15]),
        .Q(\ram2_sum_reg_712_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[16] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[16]),
        .Q(\ram2_sum_reg_712_reg_n_2_[16] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[16]_i_1 
       (.CI(\ram2_sum_reg_712_reg[12]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[16]_i_1_n_2 ,\ram2_sum_reg_712_reg[16]_i_1_n_3 ,\ram2_sum_reg_712_reg[16]_i_1_n_4 ,\ram2_sum_reg_712_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[16:13]),
        .S(tmp_3_cast_reg_698[16:13]));
  FDRE \ram2_sum_reg_712_reg[17] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[17]),
        .Q(\ram2_sum_reg_712_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[18] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[18]),
        .Q(\ram2_sum_reg_712_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[19] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[19]),
        .Q(\ram2_sum_reg_712_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[1]),
        .Q(\ram2_sum_reg_712_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[20] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[20]),
        .Q(\ram2_sum_reg_712_reg_n_2_[20] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[20]_i_1 
       (.CI(\ram2_sum_reg_712_reg[16]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[20]_i_1_n_2 ,\ram2_sum_reg_712_reg[20]_i_1_n_3 ,\ram2_sum_reg_712_reg[20]_i_1_n_4 ,\ram2_sum_reg_712_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[20:17]),
        .S(tmp_3_cast_reg_698[20:17]));
  FDRE \ram2_sum_reg_712_reg[21] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[21]),
        .Q(\ram2_sum_reg_712_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[22] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[22]),
        .Q(\ram2_sum_reg_712_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[23] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[23]),
        .Q(\ram2_sum_reg_712_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[24] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[24]),
        .Q(\ram2_sum_reg_712_reg_n_2_[24] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[24]_i_1 
       (.CI(\ram2_sum_reg_712_reg[20]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[24]_i_1_n_2 ,\ram2_sum_reg_712_reg[24]_i_1_n_3 ,\ram2_sum_reg_712_reg[24]_i_1_n_4 ,\ram2_sum_reg_712_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[24:21]),
        .S(tmp_3_cast_reg_698[24:21]));
  FDRE \ram2_sum_reg_712_reg[25] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[25]),
        .Q(\ram2_sum_reg_712_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[26] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[26]),
        .Q(\ram2_sum_reg_712_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[27] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[27]),
        .Q(\ram2_sum_reg_712_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[28] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[28]),
        .Q(\ram2_sum_reg_712_reg_n_2_[28] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[28]_i_1 
       (.CI(\ram2_sum_reg_712_reg[24]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[28]_i_1_n_2 ,\ram2_sum_reg_712_reg[28]_i_1_n_3 ,\ram2_sum_reg_712_reg[28]_i_1_n_4 ,\ram2_sum_reg_712_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[28:25]),
        .S(tmp_3_cast_reg_698[28:25]));
  FDRE \ram2_sum_reg_712_reg[29] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[29]),
        .Q(\ram2_sum_reg_712_reg_n_2_[29] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[29]_i_2 
       (.CI(\ram2_sum_reg_712_reg[28]_i_1_n_2 ),
        .CO(\NLW_ram2_sum_reg_712_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ram2_sum_reg_712_reg[29]_i_2_O_UNCONNECTED [3:1],ram2_sum_fu_582_p2[29]}),
        .S({1'b0,1'b0,1'b0,tmp_3_cast_reg_698[29]}));
  FDRE \ram2_sum_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[2]),
        .Q(\ram2_sum_reg_712_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[3]),
        .Q(\ram2_sum_reg_712_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[4]),
        .Q(\ram2_sum_reg_712_reg_n_2_[4] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ram2_sum_reg_712_reg[4]_i_1_n_2 ,\ram2_sum_reg_712_reg[4]_i_1_n_3 ,\ram2_sum_reg_712_reg[4]_i_1_n_4 ,\ram2_sum_reg_712_reg[4]_i_1_n_5 }),
        .CYINIT(tmp_3_cast_reg_698[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[4:1]),
        .S(tmp_3_cast_reg_698[4:1]));
  FDRE \ram2_sum_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[5]),
        .Q(\ram2_sum_reg_712_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[6]),
        .Q(\ram2_sum_reg_712_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[7]),
        .Q(\ram2_sum_reg_712_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \ram2_sum_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[8]),
        .Q(\ram2_sum_reg_712_reg_n_2_[8] ),
        .R(1'b0));
  CARRY4 \ram2_sum_reg_712_reg[8]_i_1 
       (.CI(\ram2_sum_reg_712_reg[4]_i_1_n_2 ),
        .CO({\ram2_sum_reg_712_reg[8]_i_1_n_2 ,\ram2_sum_reg_712_reg[8]_i_1_n_3 ,\ram2_sum_reg_712_reg[8]_i_1_n_4 ,\ram2_sum_reg_712_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram2_sum_fu_582_p2[8:5]),
        .S(tmp_3_cast_reg_698[8:5]));
  FDRE \ram2_sum_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(ram2_sum_reg_7120),
        .D(ram2_sum_fu_582_p2[9]),
        .Q(\ram2_sum_reg_712_reg_n_2_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \stream_in_V_data_V_0_payload_A[23]_i_1 
       (.I0(\stream_in_V_data_V_0_state_reg_n_2_[0] ),
        .I1(stream_in_V_data_V_0_ack_in),
        .I2(stream_in_V_data_V_0_sel_wr),
        .O(stream_in_V_data_V_0_load_A));
  FDRE \stream_in_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[0]),
        .Q(stream_in_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[10]),
        .Q(stream_in_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[11]),
        .Q(stream_in_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[12]),
        .Q(stream_in_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[13]),
        .Q(stream_in_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[14]),
        .Q(stream_in_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[15]),
        .Q(stream_in_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[16]),
        .Q(stream_in_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[17]),
        .Q(stream_in_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[18]),
        .Q(stream_in_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[19]),
        .Q(stream_in_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[1]),
        .Q(stream_in_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[20]),
        .Q(stream_in_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[21]),
        .Q(stream_in_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[22]),
        .Q(stream_in_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[23]),
        .Q(stream_in_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[2]),
        .Q(stream_in_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[3]),
        .Q(stream_in_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[4]),
        .Q(stream_in_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[5]),
        .Q(stream_in_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[6]),
        .Q(stream_in_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[7]),
        .Q(stream_in_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[8]),
        .Q(stream_in_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_A),
        .D(stream_in_TDATA[9]),
        .Q(stream_in_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \stream_in_V_data_V_0_payload_B[23]_i_1 
       (.I0(\stream_in_V_data_V_0_state_reg_n_2_[0] ),
        .I1(stream_in_V_data_V_0_ack_in),
        .I2(stream_in_V_data_V_0_sel_wr),
        .O(stream_in_V_data_V_0_load_B));
  FDRE \stream_in_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[0]),
        .Q(stream_in_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[10]),
        .Q(stream_in_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[11]),
        .Q(stream_in_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[12]),
        .Q(stream_in_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[13]),
        .Q(stream_in_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[14]),
        .Q(stream_in_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[15]),
        .Q(stream_in_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[16]),
        .Q(stream_in_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[17]),
        .Q(stream_in_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[18]),
        .Q(stream_in_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[19]),
        .Q(stream_in_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[1]),
        .Q(stream_in_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[20]),
        .Q(stream_in_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[21]),
        .Q(stream_in_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[22]),
        .Q(stream_in_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[23]),
        .Q(stream_in_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[2]),
        .Q(stream_in_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[3]),
        .Q(stream_in_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[4]),
        .Q(stream_in_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[5]),
        .Q(stream_in_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[6]),
        .Q(stream_in_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[7]),
        .Q(stream_in_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[8]),
        .Q(stream_in_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \stream_in_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(stream_in_V_data_V_0_load_B),
        .D(stream_in_TDATA[9]),
        .Q(stream_in_V_data_V_0_payload_B[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_15),
        .Q(stream_in_V_data_V_0_sel),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_in_V_data_V_0_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(stream_in_V_data_V_0_ack_in),
        .I2(stream_in_V_data_V_0_sel_wr),
        .O(stream_in_V_data_V_0_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_data_V_0_sel_wr_i_1_n_2),
        .Q(stream_in_V_data_V_0_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_8),
        .Q(\stream_in_V_data_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_data_V_0_state),
        .Q(stream_in_V_data_V_0_ack_in),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_9),
        .Q(\stream_in_V_dest_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_dest_V_0_state),
        .Q(stream_in_TREADY),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \stream_in_V_last_V_0_payload_A[0]_i_1 
       (.I0(stream_in_TLAST),
        .I1(\stream_in_V_last_V_0_state_reg_n_2_[0] ),
        .I2(stream_in_V_last_V_0_ack_in),
        .I3(stream_in_V_last_V_0_sel_wr),
        .I4(stream_in_V_last_V_0_payload_A),
        .O(\stream_in_V_last_V_0_payload_A[0]_i_1_n_2 ));
  FDRE \stream_in_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\stream_in_V_last_V_0_payload_A[0]_i_1_n_2 ),
        .Q(stream_in_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \stream_in_V_last_V_0_payload_B[0]_i_1 
       (.I0(stream_in_TLAST),
        .I1(\stream_in_V_last_V_0_state_reg_n_2_[0] ),
        .I2(stream_in_V_last_V_0_ack_in),
        .I3(stream_in_V_last_V_0_sel_wr),
        .I4(stream_in_V_last_V_0_payload_B),
        .O(\stream_in_V_last_V_0_payload_B[0]_i_1_n_2 ));
  FDRE \stream_in_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\stream_in_V_last_V_0_payload_B[0]_i_1_n_2 ),
        .Q(stream_in_V_last_V_0_payload_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_13),
        .Q(stream_in_V_last_V_0_sel),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_in_V_last_V_0_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(stream_in_V_last_V_0_ack_in),
        .I2(stream_in_V_last_V_0_sel_wr),
        .O(stream_in_V_last_V_0_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_last_V_0_sel_wr_i_1_n_2),
        .Q(stream_in_V_last_V_0_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_6),
        .Q(\stream_in_V_last_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_last_V_0_state),
        .Q(stream_in_V_last_V_0_ack_in),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \stream_in_V_user_V_0_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\stream_in_V_user_V_0_state_reg_n_2_[0] ),
        .I2(stream_in_V_user_V_0_ack_in),
        .I3(stream_in_V_user_V_0_sel_wr),
        .I4(stream_in_V_user_V_0_payload_A),
        .O(\stream_in_V_user_V_0_payload_A[0]_i_1_n_2 ));
  FDRE \stream_in_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\stream_in_V_user_V_0_payload_A[0]_i_1_n_2 ),
        .Q(stream_in_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \stream_in_V_user_V_0_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\stream_in_V_user_V_0_state_reg_n_2_[0] ),
        .I2(stream_in_V_user_V_0_ack_in),
        .I3(stream_in_V_user_V_0_sel_wr),
        .I4(stream_in_V_user_V_0_payload_B),
        .O(\stream_in_V_user_V_0_payload_B[0]_i_1_n_2 ));
  FDRE \stream_in_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\stream_in_V_user_V_0_payload_B[0]_i_1_n_2 ),
        .Q(stream_in_V_user_V_0_payload_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_14),
        .Q(stream_in_V_user_V_0_sel),
        .R(ARESET));
  LUT3 #(
    .INIT(8'h78)) 
    stream_in_V_user_V_0_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(stream_in_V_user_V_0_ack_in),
        .I2(stream_in_V_user_V_0_sel_wr),
        .O(stream_in_V_user_V_0_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_in_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_user_V_0_sel_wr_i_1_n_2),
        .Q(stream_in_V_user_V_0_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2Mat_fu_495_n_7),
        .Q(\stream_in_V_user_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_in_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_in_V_user_V_0_state),
        .Q(stream_in_V_user_V_0_ack_in),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[0]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[16]),
        .I1(stream_process_V_data_V_1_payload_A[16]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [16]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[1]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[17]),
        .I1(stream_process_V_data_V_1_payload_A[17]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [17]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[2]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[18]),
        .I1(stream_process_V_data_V_1_payload_A[18]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[3]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[19]),
        .I1(stream_process_V_data_V_1_payload_A[19]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [19]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[4]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[20]),
        .I1(stream_process_V_data_V_1_payload_A[20]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [20]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[5]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[21]),
        .I1(stream_process_V_data_V_1_payload_A[21]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [21]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[6]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[22]),
        .I1(stream_process_V_data_V_1_payload_A[22]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [22]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_process_TDATA[7]_INST_0 
       (.I0(stream_process_V_data_V_1_payload_B[23]),
        .I1(stream_process_V_data_V_1_payload_A[23]),
        .I2(stream_process_V_data_V_1_sel),
        .O(\^stream_process_TDATA [23]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_process_TLAST[0]_INST_0 
       (.I0(stream_process_V_last_V_1_payload_B),
        .I1(stream_process_V_last_V_1_sel),
        .I2(stream_process_V_last_V_1_payload_A),
        .O(stream_process_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_process_TUSER[0]_INST_0 
       (.I0(stream_process_V_user_V_1_payload_B),
        .I1(stream_process_V_user_V_1_sel),
        .I2(stream_process_V_user_V_1_payload_A),
        .O(stream_process_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \stream_process_V_data_V_1_payload_A[23]_i_1 
       (.I0(\stream_process_V_data_V_1_state_reg_n_2_[0] ),
        .I1(stream_process_V_data_V_1_ack_in),
        .I2(stream_process_V_data_V_1_sel_wr),
        .O(stream_process_V_data_V_1_load_A));
  FDRE \stream_process_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[0]),
        .Q(stream_process_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[1]),
        .Q(stream_process_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[2]),
        .Q(stream_process_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[3]),
        .Q(stream_process_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[4]),
        .Q(stream_process_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[5]),
        .Q(stream_process_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[6]),
        .Q(stream_process_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_A),
        .D(img3_data_stream_2_s_dout[7]),
        .Q(stream_process_V_data_V_1_payload_A[23]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \stream_process_V_data_V_1_payload_B[23]_i_1 
       (.I0(\stream_process_V_data_V_1_state_reg_n_2_[0] ),
        .I1(stream_process_V_data_V_1_ack_in),
        .I2(stream_process_V_data_V_1_sel_wr),
        .O(stream_process_V_data_V_1_load_B));
  FDRE \stream_process_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[0]),
        .Q(stream_process_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[1]),
        .Q(stream_process_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[2]),
        .Q(stream_process_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[3]),
        .Q(stream_process_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[4]),
        .Q(stream_process_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[5]),
        .Q(stream_process_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[6]),
        .Q(stream_process_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \stream_process_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(stream_process_V_data_V_1_load_B),
        .D(img3_data_stream_2_s_dout[7]),
        .Q(stream_process_V_data_V_1_payload_B[23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_data_V_1_sel_rd_i_1
       (.I0(stream_process_TREADY),
        .I1(\stream_process_V_data_V_1_state_reg_n_2_[0] ),
        .I2(stream_process_V_data_V_1_sel),
        .O(stream_process_V_data_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_data_V_1_sel_rd_i_1_n_2),
        .Q(stream_process_V_data_V_1_sel),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_21),
        .Q(stream_process_V_data_V_1_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_6),
        .Q(\stream_process_V_data_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_data_V_1_state),
        .Q(stream_process_V_data_V_1_ack_in),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_5),
        .Q(stream_process_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_dest_V_1_state),
        .Q(stream_process_TREADY33_in),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_11),
        .Q(\stream_process_V_id_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_id_V_1_state),
        .Q(stream_process_V_id_V_1_ack_in),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_7),
        .Q(\stream_process_V_keep_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_keep_V_1_state),
        .Q(stream_process_V_keep_V_1_ack_in),
        .R(ARESET));
  FDRE \stream_process_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_26),
        .Q(stream_process_V_last_V_1_payload_A),
        .R(1'b0));
  FDRE \stream_process_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_27),
        .Q(stream_process_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_last_V_1_sel_rd_i_1
       (.I0(stream_process_TREADY),
        .I1(\stream_process_V_last_V_1_state_reg_n_2_[0] ),
        .I2(stream_process_V_last_V_1_sel),
        .O(stream_process_V_last_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_last_V_1_sel_rd_i_1_n_2),
        .Q(stream_process_V_last_V_1_sel),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_23),
        .Q(stream_process_V_last_V_1_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_10),
        .Q(\stream_process_V_last_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_last_V_1_state),
        .Q(stream_process_V_last_V_1_ack_in),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_8),
        .Q(\stream_process_V_strb_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_strb_V_1_state),
        .Q(stream_process_V_strb_V_1_ack_in),
        .R(ARESET));
  FDRE \stream_process_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_24),
        .Q(stream_process_V_user_V_1_payload_A),
        .R(1'b0));
  FDRE \stream_process_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_25),
        .Q(stream_process_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h78)) 
    stream_process_V_user_V_1_sel_rd_i_1
       (.I0(stream_process_TREADY),
        .I1(\stream_process_V_user_V_1_state_reg_n_2_[0] ),
        .I2(stream_process_V_user_V_1_sel),
        .O(stream_process_V_user_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_user_V_1_sel_rd_i_1_n_2),
        .Q(stream_process_V_user_V_1_sel),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    stream_process_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_22),
        .Q(stream_process_V_user_V_1_sel_wr),
        .R(ARESET));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2AXIvideo_fu_526_n_9),
        .Q(\stream_process_V_user_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stream_process_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(stream_process_V_user_V_1_state),
        .Q(stream_process_V_user_V_1_ack_in),
        .R(ARESET));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_AXILiteS_r_s_axi subsamble_AXILiteS_r_s_axi_U
       (.ARESET(ARESET),
        .ap_clk(ap_clk),
        .out({s_axi_AXILiteS_r_BVALID,s_axi_AXILiteS_r_WREADY,s_axi_AXILiteS_r_AWREADY}),
        .s_axi_AXILiteS_r_ARADDR(s_axi_AXILiteS_r_ARADDR),
        .s_axi_AXILiteS_r_ARVALID(s_axi_AXILiteS_r_ARVALID),
        .s_axi_AXILiteS_r_AWADDR(s_axi_AXILiteS_r_AWADDR),
        .s_axi_AXILiteS_r_AWVALID(s_axi_AXILiteS_r_AWVALID),
        .s_axi_AXILiteS_r_BREADY(s_axi_AXILiteS_r_BREADY),
        .s_axi_AXILiteS_r_RDATA(s_axi_AXILiteS_r_RDATA),
        .s_axi_AXILiteS_r_RREADY(s_axi_AXILiteS_r_RREADY),
        .s_axi_AXILiteS_r_RVALID({s_axi_AXILiteS_r_RVALID,s_axi_AXILiteS_r_ARREADY}),
        .s_axi_AXILiteS_r_WDATA(s_axi_AXILiteS_r_WDATA),
        .s_axi_AXILiteS_r_WSTRB(s_axi_AXILiteS_r_WSTRB),
        .s_axi_AXILiteS_r_WVALID(s_axi_AXILiteS_r_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_AXILiteS_s_axi subsamble_AXILiteS_s_axi_U
       (.ARESET(ARESET),
        .ap_clk(ap_clk),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .ram(ram),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi subsamble_MAXI_m_axi_U
       (.ARESET(ARESET),
        .ARLEN(\^m_axi_MAXI_ARLEN ),
        .AWLEN(\^m_axi_MAXI_AWLEN ),
        .D({ap_NS_fsm[21:18],ap_NS_fsm[11],ap_NS_fsm[3:0]}),
        .E(ap_NS_fsm195_out),
        .I_BVALID(I_BVALID),
        .I_RDATA(MAXI_RDATA),
        .I_WREADY(MAXI_WREADY),
        .\MAXI_addr_1_read_reg_733_reg[0] (I_RREADY),
        .\MAXI_addr_1_reg_726_reg[0] (ap_NS_fsm196_out),
        .\MAXI_addr_1_reg_726_reg[29] (MAXI_addr_1_reg_726),
        .Q({ap_CS_fsm_state27,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state13,ap_CS_fsm_state9,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .RREADY(m_axi_MAXI_RREADY),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg_n_2_[17] ),
        .\ap_CS_fsm_reg[25] (subsamble_MAXI_m_axi_U_n_18),
        .\ap_CS_fsm_reg[7] (I_BREADY1),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_MAXI_AWREADY(ap_reg_ioackin_MAXI_AWREADY),
        .ap_reg_ioackin_MAXI_WREADY(ap_reg_ioackin_MAXI_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\data_p2_reg[29] (\bus_read/rs_rreq/load_p2 ),
        .grp_AXIvideo2Mat_fu_495_ap_done(grp_AXIvideo2Mat_fu_495_ap_done),
        .\i_i_reg_463_reg[8] (\ap_CS_fsm[11]_i_2_n_2 ),
        .m_axi_MAXI_ARADDR(\^m_axi_MAXI_ARADDR ),
        .m_axi_MAXI_ARREADY(m_axi_MAXI_ARREADY),
        .m_axi_MAXI_ARVALID(m_axi_MAXI_ARVALID),
        .m_axi_MAXI_AWADDR(\^m_axi_MAXI_AWADDR ),
        .m_axi_MAXI_AWREADY(m_axi_MAXI_AWREADY),
        .m_axi_MAXI_AWVALID(m_axi_MAXI_AWVALID),
        .m_axi_MAXI_BREADY(m_axi_MAXI_BREADY),
        .m_axi_MAXI_BVALID(m_axi_MAXI_BVALID),
        .m_axi_MAXI_RLAST({m_axi_MAXI_RLAST,m_axi_MAXI_RDATA}),
        .m_axi_MAXI_RRESP(m_axi_MAXI_RRESP),
        .m_axi_MAXI_RVALID(m_axi_MAXI_RVALID),
        .m_axi_MAXI_WDATA(m_axi_MAXI_WDATA),
        .m_axi_MAXI_WLAST(m_axi_MAXI_WLAST),
        .m_axi_MAXI_WREADY(m_axi_MAXI_WREADY),
        .m_axi_MAXI_WSTRB(m_axi_MAXI_WSTRB),
        .m_axi_MAXI_WVALID(m_axi_MAXI_WVALID),
        .\ram1_reg_614_reg[29] ({\ram1_reg_614_reg_n_2_[29] ,\ram1_reg_614_reg_n_2_[28] ,\ram1_reg_614_reg_n_2_[27] ,\ram1_reg_614_reg_n_2_[26] ,\ram1_reg_614_reg_n_2_[25] ,\ram1_reg_614_reg_n_2_[24] ,\ram1_reg_614_reg_n_2_[23] ,\ram1_reg_614_reg_n_2_[22] ,\ram1_reg_614_reg_n_2_[21] ,\ram1_reg_614_reg_n_2_[20] ,\ram1_reg_614_reg_n_2_[19] ,\ram1_reg_614_reg_n_2_[18] ,\ram1_reg_614_reg_n_2_[17] ,\ram1_reg_614_reg_n_2_[16] ,\ram1_reg_614_reg_n_2_[15] ,\ram1_reg_614_reg_n_2_[14] ,\ram1_reg_614_reg_n_2_[13] ,\ram1_reg_614_reg_n_2_[12] ,\ram1_reg_614_reg_n_2_[11] ,\ram1_reg_614_reg_n_2_[10] ,\ram1_reg_614_reg_n_2_[9] ,\ram1_reg_614_reg_n_2_[8] ,\ram1_reg_614_reg_n_2_[7] ,\ram1_reg_614_reg_n_2_[6] ,\ram1_reg_614_reg_n_2_[5] ,\ram1_reg_614_reg_n_2_[4] ,\ram1_reg_614_reg_n_2_[3] ,\ram1_reg_614_reg_n_2_[2] ,\ram1_reg_614_reg_n_2_[1] ,\ram1_reg_614_reg_n_2_[0] }),
        .\ram2_sum_reg_712_reg[29] ({\ram2_sum_reg_712_reg_n_2_[29] ,\ram2_sum_reg_712_reg_n_2_[28] ,\ram2_sum_reg_712_reg_n_2_[27] ,\ram2_sum_reg_712_reg_n_2_[26] ,\ram2_sum_reg_712_reg_n_2_[25] ,\ram2_sum_reg_712_reg_n_2_[24] ,\ram2_sum_reg_712_reg_n_2_[23] ,\ram2_sum_reg_712_reg_n_2_[22] ,\ram2_sum_reg_712_reg_n_2_[21] ,\ram2_sum_reg_712_reg_n_2_[20] ,\ram2_sum_reg_712_reg_n_2_[19] ,\ram2_sum_reg_712_reg_n_2_[18] ,\ram2_sum_reg_712_reg_n_2_[17] ,\ram2_sum_reg_712_reg_n_2_[16] ,\ram2_sum_reg_712_reg_n_2_[15] ,\ram2_sum_reg_712_reg_n_2_[14] ,\ram2_sum_reg_712_reg_n_2_[13] ,\ram2_sum_reg_712_reg_n_2_[12] ,\ram2_sum_reg_712_reg_n_2_[11] ,\ram2_sum_reg_712_reg_n_2_[10] ,\ram2_sum_reg_712_reg_n_2_[9] ,\ram2_sum_reg_712_reg_n_2_[8] ,\ram2_sum_reg_712_reg_n_2_[7] ,\ram2_sum_reg_712_reg_n_2_[6] ,\ram2_sum_reg_712_reg_n_2_[5] ,\ram2_sum_reg_712_reg_n_2_[4] ,\ram2_sum_reg_712_reg_n_2_[3] ,\ram2_sum_reg_712_reg_n_2_[2] ,\ram2_sum_reg_712_reg_n_2_[1] ,\ram2_sum_reg_712_reg_n_2_[0] }),
        .stream_process_TREADY33_in(stream_process_TREADY33_in),
        .stream_process_V_data_V_1_ack_in(stream_process_V_data_V_1_ack_in),
        .stream_process_V_id_V_1_ack_in(stream_process_V_id_V_1_ack_in),
        .stream_process_V_keep_V_1_ack_in(stream_process_V_keep_V_1_ack_in),
        .stream_process_V_last_V_1_ack_in(stream_process_V_last_V_1_ack_in),
        .stream_process_V_strb_V_1_ack_in(stream_process_V_strb_V_1_ack_in),
        .stream_process_V_user_V_1_ack_in(stream_process_V_user_V_1_ack_in),
        .\tmp_reg_738_reg[31] (tmp_reg_738));
  FDRE \tmp_3_cast_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[0] ),
        .Q(tmp_3_cast_reg_698[0]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[10] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[10] ),
        .Q(tmp_3_cast_reg_698[10]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[11] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[11] ),
        .Q(tmp_3_cast_reg_698[11]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[12] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[12] ),
        .Q(tmp_3_cast_reg_698[12]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[13] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[13] ),
        .Q(tmp_3_cast_reg_698[13]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[14] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[14] ),
        .Q(tmp_3_cast_reg_698[14]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[15] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[15] ),
        .Q(tmp_3_cast_reg_698[15]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[16] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[16] ),
        .Q(tmp_3_cast_reg_698[16]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[17] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[17] ),
        .Q(tmp_3_cast_reg_698[17]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[18] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[18] ),
        .Q(tmp_3_cast_reg_698[18]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[19] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[19] ),
        .Q(tmp_3_cast_reg_698[19]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[1] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[1] ),
        .Q(tmp_3_cast_reg_698[1]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[20] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[20] ),
        .Q(tmp_3_cast_reg_698[20]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[21] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[21] ),
        .Q(tmp_3_cast_reg_698[21]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[22] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[22] ),
        .Q(tmp_3_cast_reg_698[22]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[23] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[23] ),
        .Q(tmp_3_cast_reg_698[23]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[24] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[24] ),
        .Q(tmp_3_cast_reg_698[24]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[25] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[25] ),
        .Q(tmp_3_cast_reg_698[25]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[26] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[26] ),
        .Q(tmp_3_cast_reg_698[26]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[27] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[27] ),
        .Q(tmp_3_cast_reg_698[27]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[28] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[28] ),
        .Q(tmp_3_cast_reg_698[28]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[29] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[29] ),
        .Q(tmp_3_cast_reg_698[29]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[2] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[2] ),
        .Q(tmp_3_cast_reg_698[2]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[3] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[3] ),
        .Q(tmp_3_cast_reg_698[3]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[4] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[4] ),
        .Q(tmp_3_cast_reg_698[4]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[5] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[5] ),
        .Q(tmp_3_cast_reg_698[5]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[6] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[6] ),
        .Q(tmp_3_cast_reg_698[6]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[7] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[7] ),
        .Q(tmp_3_cast_reg_698[7]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[8] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[8] ),
        .Q(tmp_3_cast_reg_698[8]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_698_reg[9] 
       (.C(ap_clk),
        .CE(I_BREADY1),
        .D(\ram1_reg_614_reg_n_2_[9] ),
        .Q(tmp_3_cast_reg_698[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_738[0]_i_1 
       (.I0(MAXI_addr_1_read_reg_733[0]),
        .O(tmp_fu_609_p2[0]));
  FDRE \tmp_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[0]),
        .Q(tmp_reg_738[0]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[10]),
        .Q(tmp_reg_738[10]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[11]),
        .Q(tmp_reg_738[11]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[12]),
        .Q(tmp_reg_738[12]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[12]_i_1 
       (.CI(\tmp_reg_738_reg[8]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[12]_i_1_n_2 ,\tmp_reg_738_reg[12]_i_1_n_3 ,\tmp_reg_738_reg[12]_i_1_n_4 ,\tmp_reg_738_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[12:9]),
        .S(MAXI_addr_1_read_reg_733[12:9]));
  FDRE \tmp_reg_738_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[13]),
        .Q(tmp_reg_738[13]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[14]),
        .Q(tmp_reg_738[14]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[15]),
        .Q(tmp_reg_738[15]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[16]),
        .Q(tmp_reg_738[16]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[16]_i_1 
       (.CI(\tmp_reg_738_reg[12]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[16]_i_1_n_2 ,\tmp_reg_738_reg[16]_i_1_n_3 ,\tmp_reg_738_reg[16]_i_1_n_4 ,\tmp_reg_738_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[16:13]),
        .S(MAXI_addr_1_read_reg_733[16:13]));
  FDRE \tmp_reg_738_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[17]),
        .Q(tmp_reg_738[17]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[18]),
        .Q(tmp_reg_738[18]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[19]),
        .Q(tmp_reg_738[19]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[1]),
        .Q(tmp_reg_738[1]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[20]),
        .Q(tmp_reg_738[20]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[20]_i_1 
       (.CI(\tmp_reg_738_reg[16]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[20]_i_1_n_2 ,\tmp_reg_738_reg[20]_i_1_n_3 ,\tmp_reg_738_reg[20]_i_1_n_4 ,\tmp_reg_738_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[20:17]),
        .S(MAXI_addr_1_read_reg_733[20:17]));
  FDRE \tmp_reg_738_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[21]),
        .Q(tmp_reg_738[21]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[22]),
        .Q(tmp_reg_738[22]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[23]),
        .Q(tmp_reg_738[23]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[24]),
        .Q(tmp_reg_738[24]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[24]_i_1 
       (.CI(\tmp_reg_738_reg[20]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[24]_i_1_n_2 ,\tmp_reg_738_reg[24]_i_1_n_3 ,\tmp_reg_738_reg[24]_i_1_n_4 ,\tmp_reg_738_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[24:21]),
        .S(MAXI_addr_1_read_reg_733[24:21]));
  FDRE \tmp_reg_738_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[25]),
        .Q(tmp_reg_738[25]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[26]),
        .Q(tmp_reg_738[26]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[27]),
        .Q(tmp_reg_738[27]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[28]),
        .Q(tmp_reg_738[28]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[28]_i_1 
       (.CI(\tmp_reg_738_reg[24]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[28]_i_1_n_2 ,\tmp_reg_738_reg[28]_i_1_n_3 ,\tmp_reg_738_reg[28]_i_1_n_4 ,\tmp_reg_738_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[28:25]),
        .S(MAXI_addr_1_read_reg_733[28:25]));
  FDRE \tmp_reg_738_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[29]),
        .Q(tmp_reg_738[29]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[2]),
        .Q(tmp_reg_738[2]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[30]),
        .Q(tmp_reg_738[30]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[31]),
        .Q(tmp_reg_738[31]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[31]_i_2 
       (.CI(\tmp_reg_738_reg[28]_i_1_n_2 ),
        .CO({\NLW_tmp_reg_738_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_reg_738_reg[31]_i_2_n_4 ,\tmp_reg_738_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_738_reg[31]_i_2_O_UNCONNECTED [3],tmp_fu_609_p2[31:29]}),
        .S({1'b0,MAXI_addr_1_read_reg_733[31:29]}));
  FDRE \tmp_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[3]),
        .Q(tmp_reg_738[3]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[4]),
        .Q(tmp_reg_738[4]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_738_reg[4]_i_1_n_2 ,\tmp_reg_738_reg[4]_i_1_n_3 ,\tmp_reg_738_reg[4]_i_1_n_4 ,\tmp_reg_738_reg[4]_i_1_n_5 }),
        .CYINIT(MAXI_addr_1_read_reg_733[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[4:1]),
        .S(MAXI_addr_1_read_reg_733[4:1]));
  FDRE \tmp_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[5]),
        .Q(tmp_reg_738[5]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[6]),
        .Q(tmp_reg_738[6]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[7]),
        .Q(tmp_reg_738[7]),
        .R(1'b0));
  FDRE \tmp_reg_738_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[8]),
        .Q(tmp_reg_738[8]),
        .R(1'b0));
  CARRY4 \tmp_reg_738_reg[8]_i_1 
       (.CI(\tmp_reg_738_reg[4]_i_1_n_2 ),
        .CO({\tmp_reg_738_reg[8]_i_1_n_2 ,\tmp_reg_738_reg[8]_i_1_n_3 ,\tmp_reg_738_reg[8]_i_1_n_4 ,\tmp_reg_738_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_609_p2[8:5]),
        .S(MAXI_addr_1_read_reg_733[8:5]));
  FDRE \tmp_reg_738_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm195_out),
        .D(tmp_fu_609_p2[9]),
        .Q(tmp_reg_738[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_AXILiteS_r_s_axi
   (out,
    s_axi_AXILiteS_r_RVALID,
    s_axi_AXILiteS_r_RDATA,
    ARESET,
    ap_clk,
    s_axi_AXILiteS_r_WDATA,
    s_axi_AXILiteS_r_WSTRB,
    s_axi_AXILiteS_r_AWADDR,
    s_axi_AXILiteS_r_AWVALID,
    s_axi_AXILiteS_r_BREADY,
    s_axi_AXILiteS_r_WVALID,
    s_axi_AXILiteS_r_ARVALID,
    s_axi_AXILiteS_r_RREADY,
    s_axi_AXILiteS_r_ARADDR);
  output [2:0]out;
  output [1:0]s_axi_AXILiteS_r_RVALID;
  output [31:0]s_axi_AXILiteS_r_RDATA;
  input ARESET;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_r_WDATA;
  input [3:0]s_axi_AXILiteS_r_WSTRB;
  input [4:0]s_axi_AXILiteS_r_AWADDR;
  input s_axi_AXILiteS_r_AWVALID;
  input s_axi_AXILiteS_r_BREADY;
  input s_axi_AXILiteS_r_WVALID;
  input s_axi_AXILiteS_r_ARVALID;
  input s_axi_AXILiteS_r_RREADY;
  input [4:0]s_axi_AXILiteS_r_ARADDR;

  wire ARESET;
  wire \FSM_onehot_wstate[1]_i_1__0_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_2 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_2_[0] ;
  wire ap_clk;
  wire ar_hs;
  wire \int_n[31]_i_3_n_2 ;
  wire \int_n_reg_n_2_[0] ;
  wire \int_n_reg_n_2_[10] ;
  wire \int_n_reg_n_2_[11] ;
  wire \int_n_reg_n_2_[12] ;
  wire \int_n_reg_n_2_[13] ;
  wire \int_n_reg_n_2_[14] ;
  wire \int_n_reg_n_2_[15] ;
  wire \int_n_reg_n_2_[16] ;
  wire \int_n_reg_n_2_[17] ;
  wire \int_n_reg_n_2_[18] ;
  wire \int_n_reg_n_2_[19] ;
  wire \int_n_reg_n_2_[1] ;
  wire \int_n_reg_n_2_[20] ;
  wire \int_n_reg_n_2_[21] ;
  wire \int_n_reg_n_2_[22] ;
  wire \int_n_reg_n_2_[23] ;
  wire \int_n_reg_n_2_[24] ;
  wire \int_n_reg_n_2_[25] ;
  wire \int_n_reg_n_2_[26] ;
  wire \int_n_reg_n_2_[27] ;
  wire \int_n_reg_n_2_[28] ;
  wire \int_n_reg_n_2_[29] ;
  wire \int_n_reg_n_2_[2] ;
  wire \int_n_reg_n_2_[30] ;
  wire \int_n_reg_n_2_[31] ;
  wire \int_n_reg_n_2_[3] ;
  wire \int_n_reg_n_2_[4] ;
  wire \int_n_reg_n_2_[5] ;
  wire \int_n_reg_n_2_[6] ;
  wire \int_n_reg_n_2_[7] ;
  wire \int_n_reg_n_2_[8] ;
  wire \int_n_reg_n_2_[9] ;
  wire [31:0]\or ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire \rdata_data[31]_i_1__0_n_2 ;
  wire [2:1]rnext;
  (* RTL_KEEP = "yes" *) wire [0:0]rstate;
  wire [4:0]s_axi_AXILiteS_r_ARADDR;
  wire s_axi_AXILiteS_r_ARVALID;
  wire [4:0]s_axi_AXILiteS_r_AWADDR;
  wire s_axi_AXILiteS_r_AWVALID;
  wire s_axi_AXILiteS_r_BREADY;
  wire [31:0]s_axi_AXILiteS_r_RDATA;
  wire s_axi_AXILiteS_r_RREADY;
  (* RTL_KEEP = "yes" *) wire [1:0]s_axi_AXILiteS_r_RVALID;
  wire [31:0]s_axi_AXILiteS_r_WDATA;
  wire [3:0]s_axi_AXILiteS_r_WSTRB;
  wire s_axi_AXILiteS_r_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;

  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_AXILiteS_r_ARVALID),
        .I1(s_axi_AXILiteS_r_RVALID[0]),
        .I2(s_axi_AXILiteS_r_RVALID[1]),
        .I3(s_axi_AXILiteS_r_RREADY),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_AXILiteS_r_ARVALID),
        .I1(s_axi_AXILiteS_r_RVALID[0]),
        .I2(s_axi_AXILiteS_r_RREADY),
        .I3(s_axi_AXILiteS_r_RVALID[1]),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate),
        .S(ARESET));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(s_axi_AXILiteS_r_RVALID[0]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_AXILiteS_r_RVALID[1]),
        .R(ARESET));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_AXILiteS_r_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_r_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_AXILiteS_r_AWVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_r_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_AXILiteS_r_WVALID),
        .I1(out[1]),
        .I2(s_axi_AXILiteS_r_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_2 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_2 ),
        .Q(out[0]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_2 ),
        .Q(out[1]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_2 ),
        .Q(out[2]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[0]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[0]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[0] ),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[10]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[10]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[10] ),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[11]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[11]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[11] ),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[12]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[12]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[12] ),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[13]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[13]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[13] ),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[14]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[14]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[14] ),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[15]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[15]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[15] ),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[16]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[16]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[16] ),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[17]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[17]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[17] ),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[18]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[18]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[18] ),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[19]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[19]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[19] ),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[1]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[1]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[1] ),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[20]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[20]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[20] ),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[21]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[21]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[21] ),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[22]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[22]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[22] ),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[23]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[23]),
        .I1(s_axi_AXILiteS_r_WSTRB[2]),
        .I2(\int_n_reg_n_2_[23] ),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[24]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[24]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[24] ),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[25]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[25]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[25] ),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[26]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[26]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[26] ),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[27]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[27]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[27] ),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[28]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[28]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[28] ),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[29]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[29]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[29] ),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[2]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[2]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[2] ),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[30]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[30]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[30] ),
        .O(\or [30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_n[31]_i_1 
       (.I0(s_axi_AXILiteS_r_WVALID),
        .I1(\int_n[31]_i_3_n_2 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[31]_i_2 
       (.I0(s_axi_AXILiteS_r_WDATA[31]),
        .I1(s_axi_AXILiteS_r_WSTRB[3]),
        .I2(\int_n_reg_n_2_[31] ),
        .O(\or [31]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_n[31]_i_3 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[1] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[4] ),
        .I5(out[1]),
        .O(\int_n[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[3]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[3]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[3] ),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[4]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[4]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[4] ),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[5]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[5]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[5] ),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[6]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[6]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[6] ),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[7]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[7]),
        .I1(s_axi_AXILiteS_r_WSTRB[0]),
        .I2(\int_n_reg_n_2_[7] ),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[8]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[8]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[8] ),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_n[9]_i_1 
       (.I0(s_axi_AXILiteS_r_WDATA[9]),
        .I1(s_axi_AXILiteS_r_WSTRB[1]),
        .I2(\int_n_reg_n_2_[9] ),
        .O(\or [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [0]),
        .Q(\int_n_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [10]),
        .Q(\int_n_reg_n_2_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [11]),
        .Q(\int_n_reg_n_2_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [12]),
        .Q(\int_n_reg_n_2_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [13]),
        .Q(\int_n_reg_n_2_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [14]),
        .Q(\int_n_reg_n_2_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [15]),
        .Q(\int_n_reg_n_2_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [16]),
        .Q(\int_n_reg_n_2_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [17]),
        .Q(\int_n_reg_n_2_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [18]),
        .Q(\int_n_reg_n_2_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [19]),
        .Q(\int_n_reg_n_2_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [1]),
        .Q(\int_n_reg_n_2_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [20]),
        .Q(\int_n_reg_n_2_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [21]),
        .Q(\int_n_reg_n_2_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [22]),
        .Q(\int_n_reg_n_2_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [23]),
        .Q(\int_n_reg_n_2_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [24]),
        .Q(\int_n_reg_n_2_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [25]),
        .Q(\int_n_reg_n_2_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [26]),
        .Q(\int_n_reg_n_2_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [27]),
        .Q(\int_n_reg_n_2_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [28]),
        .Q(\int_n_reg_n_2_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [29]),
        .Q(\int_n_reg_n_2_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [2]),
        .Q(\int_n_reg_n_2_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [30]),
        .Q(\int_n_reg_n_2_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [31]),
        .Q(\int_n_reg_n_2_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [3]),
        .Q(\int_n_reg_n_2_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [4]),
        .Q(\int_n_reg_n_2_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [5]),
        .Q(\int_n_reg_n_2_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [6]),
        .Q(\int_n_reg_n_2_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [7]),
        .Q(\int_n_reg_n_2_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [8]),
        .Q(\int_n_reg_n_2_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_n_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [9]),
        .Q(\int_n_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata_data[31]_i_1__0 
       (.I0(ar_hs),
        .I1(s_axi_AXILiteS_r_ARADDR[2]),
        .I2(s_axi_AXILiteS_r_ARADDR[3]),
        .I3(s_axi_AXILiteS_r_ARADDR[0]),
        .I4(s_axi_AXILiteS_r_ARADDR[1]),
        .I5(s_axi_AXILiteS_r_ARADDR[4]),
        .O(\rdata_data[31]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_2__0 
       (.I0(s_axi_AXILiteS_r_ARVALID),
        .I1(s_axi_AXILiteS_r_RVALID[0]),
        .O(ar_hs));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[0] ),
        .Q(s_axi_AXILiteS_r_RDATA[0]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[10] ),
        .Q(s_axi_AXILiteS_r_RDATA[10]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[11] ),
        .Q(s_axi_AXILiteS_r_RDATA[11]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[12] ),
        .Q(s_axi_AXILiteS_r_RDATA[12]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[13] ),
        .Q(s_axi_AXILiteS_r_RDATA[13]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[14] ),
        .Q(s_axi_AXILiteS_r_RDATA[14]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[15] ),
        .Q(s_axi_AXILiteS_r_RDATA[15]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[16] ),
        .Q(s_axi_AXILiteS_r_RDATA[16]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[17] ),
        .Q(s_axi_AXILiteS_r_RDATA[17]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[18] ),
        .Q(s_axi_AXILiteS_r_RDATA[18]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[19] ),
        .Q(s_axi_AXILiteS_r_RDATA[19]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[1] ),
        .Q(s_axi_AXILiteS_r_RDATA[1]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[20] ),
        .Q(s_axi_AXILiteS_r_RDATA[20]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[21] ),
        .Q(s_axi_AXILiteS_r_RDATA[21]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[22] ),
        .Q(s_axi_AXILiteS_r_RDATA[22]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[23] ),
        .Q(s_axi_AXILiteS_r_RDATA[23]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[24] ),
        .Q(s_axi_AXILiteS_r_RDATA[24]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[25] ),
        .Q(s_axi_AXILiteS_r_RDATA[25]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[26] ),
        .Q(s_axi_AXILiteS_r_RDATA[26]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[27] ),
        .Q(s_axi_AXILiteS_r_RDATA[27]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[28] ),
        .Q(s_axi_AXILiteS_r_RDATA[28]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[29] ),
        .Q(s_axi_AXILiteS_r_RDATA[29]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[2] ),
        .Q(s_axi_AXILiteS_r_RDATA[2]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[30] ),
        .Q(s_axi_AXILiteS_r_RDATA[30]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[31] ),
        .Q(s_axi_AXILiteS_r_RDATA[31]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[3] ),
        .Q(s_axi_AXILiteS_r_RDATA[3]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[4] ),
        .Q(s_axi_AXILiteS_r_RDATA[4]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[5] ),
        .Q(s_axi_AXILiteS_r_RDATA[5]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[6] ),
        .Q(s_axi_AXILiteS_r_RDATA[6]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[7] ),
        .Q(s_axi_AXILiteS_r_RDATA[7]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[8] ),
        .Q(s_axi_AXILiteS_r_RDATA[8]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_n_reg_n_2_[9] ),
        .Q(s_axi_AXILiteS_r_RDATA[9]),
        .R(\rdata_data[31]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__0 
       (.I0(s_axi_AXILiteS_r_AWVALID),
        .I1(out[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_r_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_r_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_r_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_r_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_r_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_AXILiteS_s_axi
   (out,
    s_axi_AXILiteS_RVALID,
    ram,
    s_axi_AXILiteS_RDATA,
    ARESET,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_ARADDR);
  output [2:0]out;
  output [1:0]s_axi_AXILiteS_RVALID;
  output [29:0]ram;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ARESET;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;

  wire ARESET;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_2_[0] ;
  wire ap_clk;
  wire ar_hs;
  wire \int_ram[31]_i_3_n_2 ;
  wire \int_ram_reg_n_2_[0] ;
  wire \int_ram_reg_n_2_[1] ;
  wire [31:0]\or ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire [29:0]ram;
  wire \rdata_data[31]_i_1_n_2 ;
  wire [2:1]rnext;
  (* RTL_KEEP = "yes" *) wire [0:0]rstate;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  (* RTL_KEEP = "yes" *) wire [1:0]s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;

  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RVALID[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID[1]),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate),
        .S(ARESET));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(s_axi_AXILiteS_RVALID[0]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_AXILiteS_RVALID[1]),
        .R(ARESET));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(out[1]),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_2_[0] ),
        .S(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(out[0]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(out[1]),
        .R(ARESET));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(out[2]),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ram_reg_n_2_[0] ),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[8]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[9]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[10]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[11]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[12]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[13]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[14]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[15]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[16]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[17]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ram_reg_n_2_[1] ),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[18]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[19]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[20]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(ram[21]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[22]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[23]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[24]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[25]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[26]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[27]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[0]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[28]),
        .O(\or [30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_ram[31]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\int_ram[31]_i_3_n_2 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(ram[29]),
        .O(\or [31]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_ram[31]_i_3 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[1] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[4] ),
        .I5(out[1]),
        .O(\int_ram[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[1]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[2]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[3]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[4]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(ram[5]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[6]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ram[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(ram[7]),
        .O(\or [9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [0]),
        .Q(\int_ram_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [10]),
        .Q(ram[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [11]),
        .Q(ram[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [12]),
        .Q(ram[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [13]),
        .Q(ram[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [14]),
        .Q(ram[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [15]),
        .Q(ram[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [16]),
        .Q(ram[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [17]),
        .Q(ram[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [18]),
        .Q(ram[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [19]),
        .Q(ram[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [1]),
        .Q(\int_ram_reg_n_2_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [20]),
        .Q(ram[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [21]),
        .Q(ram[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [22]),
        .Q(ram[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [23]),
        .Q(ram[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [24]),
        .Q(ram[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [25]),
        .Q(ram[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [26]),
        .Q(ram[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [27]),
        .Q(ram[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [28]),
        .Q(ram[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [29]),
        .Q(ram[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [2]),
        .Q(ram[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [30]),
        .Q(ram[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [31]),
        .Q(ram[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [3]),
        .Q(ram[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [4]),
        .Q(ram[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [5]),
        .Q(ram[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [6]),
        .Q(ram[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [7]),
        .Q(ram[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [8]),
        .Q(ram[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ram_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\or [9]),
        .Q(ram[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata_data[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata_data[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .O(ar_hs));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_ram_reg_n_2_[0] ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[8]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[9]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[10]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[11]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[12]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[13]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[14]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[15]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[16]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[17]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_ram_reg_n_2_[1] ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[18]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[19]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[20]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[21]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[22]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[23]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[24]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[25]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[26]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[27]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[0]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[28]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[29]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[1]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[2]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[3]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[4]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[5]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[6]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata_data[31]_i_1_n_2 ));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(ram[7]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata_data[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi
   (D,
    I_WREADY,
    ARESET,
    E,
    \MAXI_addr_1_reg_726_reg[0] ,
    \MAXI_addr_1_read_reg_733_reg[0] ,
    ap_ready,
    I_BVALID,
    \ap_CS_fsm_reg[25] ,
    RREADY,
    m_axi_MAXI_AWADDR,
    AWLEN,
    m_axi_MAXI_ARADDR,
    ARLEN,
    \data_p2_reg[29] ,
    m_axi_MAXI_ARVALID,
    m_axi_MAXI_WDATA,
    m_axi_MAXI_WSTRB,
    I_RDATA,
    m_axi_MAXI_WVALID,
    m_axi_MAXI_AWVALID,
    m_axi_MAXI_BREADY,
    m_axi_MAXI_WLAST,
    Q,
    ap_reg_ioackin_MAXI_WREADY,
    grp_AXIvideo2Mat_fu_495_ap_done,
    ap_rst_n,
    ap_reg_ioackin_MAXI_AWREADY,
    ap_start,
    stream_process_TREADY33_in,
    stream_process_V_keep_V_1_ack_in,
    stream_process_V_data_V_1_ack_in,
    stream_process_V_user_V_1_ack_in,
    stream_process_V_strb_V_1_ack_in,
    stream_process_V_id_V_1_ack_in,
    stream_process_V_last_V_1_ack_in,
    \ap_CS_fsm_reg[17] ,
    \MAXI_addr_1_reg_726_reg[29] ,
    \ram1_reg_614_reg[29] ,
    \tmp_reg_738_reg[31] ,
    m_axi_MAXI_RVALID,
    m_axi_MAXI_ARREADY,
    \i_i_reg_463_reg[8] ,
    ap_clk,
    m_axi_MAXI_RLAST,
    m_axi_MAXI_RRESP,
    \ram2_sum_reg_712_reg[29] ,
    m_axi_MAXI_AWREADY,
    m_axi_MAXI_WREADY,
    m_axi_MAXI_BVALID,
    \ap_CS_fsm_reg[7] );
  output [8:0]D;
  output I_WREADY;
  output ARESET;
  output [0:0]E;
  output [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  output [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  output ap_ready;
  output I_BVALID;
  output \ap_CS_fsm_reg[25] ;
  output RREADY;
  output [29:0]m_axi_MAXI_AWADDR;
  output [3:0]AWLEN;
  output [29:0]m_axi_MAXI_ARADDR;
  output [3:0]ARLEN;
  output [0:0]\data_p2_reg[29] ;
  output m_axi_MAXI_ARVALID;
  output [31:0]m_axi_MAXI_WDATA;
  output [3:0]m_axi_MAXI_WSTRB;
  output [31:0]I_RDATA;
  output m_axi_MAXI_WVALID;
  output m_axi_MAXI_AWVALID;
  output m_axi_MAXI_BREADY;
  output m_axi_MAXI_WLAST;
  input [9:0]Q;
  input ap_reg_ioackin_MAXI_WREADY;
  input grp_AXIvideo2Mat_fu_495_ap_done;
  input ap_rst_n;
  input ap_reg_ioackin_MAXI_AWREADY;
  input ap_start;
  input stream_process_TREADY33_in;
  input stream_process_V_keep_V_1_ack_in;
  input stream_process_V_data_V_1_ack_in;
  input stream_process_V_user_V_1_ack_in;
  input stream_process_V_strb_V_1_ack_in;
  input stream_process_V_id_V_1_ack_in;
  input stream_process_V_last_V_1_ack_in;
  input \ap_CS_fsm_reg[17] ;
  input [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  input [29:0]\ram1_reg_614_reg[29] ;
  input [31:0]\tmp_reg_738_reg[31] ;
  input m_axi_MAXI_RVALID;
  input m_axi_MAXI_ARREADY;
  input \i_i_reg_463_reg[8] ;
  input ap_clk;
  input [32:0]m_axi_MAXI_RLAST;
  input [1:0]m_axi_MAXI_RRESP;
  input [29:0]\ram2_sum_reg_712_reg[29] ;
  input m_axi_MAXI_AWREADY;
  input m_axi_MAXI_WREADY;
  input m_axi_MAXI_BVALID;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire ARESET;
  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire [8:0]D;
  wire [0:0]E;
  wire I_BVALID;
  wire [31:0]I_RDATA;
  wire I_WREADY;
  wire MAXI_AWREADY;
  wire [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  wire [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  wire [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  wire [9:0]Q;
  wire RREADY;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_rst_n;
  wire ap_start;
  wire bus_write_n_54;
  wire [0:0]\conservative_gen.throttl_cnt_reg ;
  wire [0:0]\data_p2_reg[29] ;
  wire grp_AXIvideo2Mat_fu_495_ap_done;
  wire \i_i_reg_463_reg[8] ;
  wire [29:0]m_axi_MAXI_ARADDR;
  wire m_axi_MAXI_ARREADY;
  wire m_axi_MAXI_ARVALID;
  wire [29:0]m_axi_MAXI_AWADDR;
  wire m_axi_MAXI_AWREADY;
  wire m_axi_MAXI_AWVALID;
  wire m_axi_MAXI_BREADY;
  wire m_axi_MAXI_BVALID;
  wire [32:0]m_axi_MAXI_RLAST;
  wire [1:0]m_axi_MAXI_RRESP;
  wire m_axi_MAXI_RVALID;
  wire [31:0]m_axi_MAXI_WDATA;
  wire m_axi_MAXI_WLAST;
  wire m_axi_MAXI_WREADY;
  wire [3:0]m_axi_MAXI_WSTRB;
  wire m_axi_MAXI_WVALID;
  wire [0:0]p_0_in;
  wire p_4_out__4;
  wire [29:0]\ram1_reg_614_reg[29] ;
  wire [29:0]\ram2_sum_reg_712_reg[29] ;
  wire req_en__6;
  wire stream_process_TREADY33_in;
  wire stream_process_V_data_V_1_ack_in;
  wire stream_process_V_id_V_1_ack_in;
  wire stream_process_V_keep_V_1_ack_in;
  wire stream_process_V_last_V_1_ack_in;
  wire stream_process_V_strb_V_1_ack_in;
  wire stream_process_V_user_V_1_ack_in;
  wire [31:0]\tmp_reg_738_reg[31] ;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_read bus_read
       (.D(D[6:4]),
        .E(\data_p2_reg[29] ),
        .I_RDATA(I_RDATA),
        .MAXI_AWREADY(MAXI_AWREADY),
        .\MAXI_addr_1_read_reg_733_reg[0] (\MAXI_addr_1_read_reg_733_reg[0] ),
        .\MAXI_addr_1_reg_726_reg[0] (\MAXI_addr_1_reg_726_reg[0] ),
        .Q(Q[7:4]),
        .SR(ARESET),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_MAXI_AWREADY(ap_reg_ioackin_MAXI_AWREADY),
        .ap_rst_n(ap_rst_n),
        .\i_i_reg_463_reg[8] (\i_i_reg_463_reg[8] ),
        .m_axi_MAXI_ARADDR(m_axi_MAXI_ARADDR),
        .\m_axi_MAXI_ARLEN[3] (ARLEN),
        .m_axi_MAXI_ARREADY(m_axi_MAXI_ARREADY),
        .m_axi_MAXI_ARVALID(m_axi_MAXI_ARVALID),
        .m_axi_MAXI_RLAST(m_axi_MAXI_RLAST),
        .m_axi_MAXI_RREADY(RREADY),
        .m_axi_MAXI_RRESP(m_axi_MAXI_RRESP),
        .m_axi_MAXI_RVALID(m_axi_MAXI_RVALID),
        .\ram2_sum_reg_712_reg[29] (\ram2_sum_reg_712_reg[29] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_write bus_write
       (.D({D[8:7],D[3:0]}),
        .E(E),
        .MAXI_AWREADY(MAXI_AWREADY),
        .\MAXI_addr_1_reg_726_reg[29] (\MAXI_addr_1_reg_726_reg[29] ),
        .Q({Q[9:7],Q[3:0]}),
        .SR(ARESET),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_MAXI_AWREADY(ap_reg_ioackin_MAXI_AWREADY),
        .ap_reg_ioackin_MAXI_WREADY(ap_reg_ioackin_MAXI_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\conservative_gen.throttl_cnt_reg[0] (p_0_in),
        .\conservative_gen.throttl_cnt_reg[0]_0 (\conservative_gen.throttl_cnt_reg ),
        .\conservative_gen.throttl_cnt_reg[3] (wreq_throttl_n_4),
        .\conservative_gen.throttl_cnt_reg[7] (bus_write_n_54),
        .\conservative_gen.throttl_cnt_reg[7]_0 (wreq_throttl_n_5),
        .empty_n_tmp_reg(I_BVALID),
        .grp_AXIvideo2Mat_fu_495_ap_done(grp_AXIvideo2Mat_fu_495_ap_done),
        .m_axi_MAXI_AWADDR(m_axi_MAXI_AWADDR),
        .\m_axi_MAXI_AWLEN[3] (AWLEN),
        .m_axi_MAXI_AWREADY(m_axi_MAXI_AWREADY),
        .m_axi_MAXI_AWVALID(m_axi_MAXI_AWVALID),
        .m_axi_MAXI_BREADY(m_axi_MAXI_BREADY),
        .m_axi_MAXI_BVALID(m_axi_MAXI_BVALID),
        .m_axi_MAXI_WDATA(m_axi_MAXI_WDATA),
        .m_axi_MAXI_WLAST(m_axi_MAXI_WLAST),
        .m_axi_MAXI_WREADY(m_axi_MAXI_WREADY),
        .m_axi_MAXI_WSTRB(m_axi_MAXI_WSTRB),
        .m_axi_MAXI_WVALID(m_axi_MAXI_WVALID),
        .mem_reg(I_WREADY),
        .p_4_out__4(p_4_out__4),
        .\ram1_reg_614_reg[29] (\ram1_reg_614_reg[29] ),
        .req_en__6(req_en__6),
        .stream_process_TREADY33_in(stream_process_TREADY33_in),
        .stream_process_V_data_V_1_ack_in(stream_process_V_data_V_1_ack_in),
        .stream_process_V_id_V_1_ack_in(stream_process_V_id_V_1_ack_in),
        .stream_process_V_keep_V_1_ack_in(stream_process_V_keep_V_1_ack_in),
        .stream_process_V_last_V_1_ack_in(stream_process_V_last_V_1_ack_in),
        .stream_process_V_strb_V_1_ack_in(stream_process_V_strb_V_1_ack_in),
        .stream_process_V_user_V_1_ack_in(stream_process_V_user_V_1_ack_in),
        .\tmp_reg_738_reg[31] (\tmp_reg_738_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .D(p_0_in),
        .E(bus_write_n_54),
        .Q(\conservative_gen.throttl_cnt_reg ),
        .SR(ARESET),
        .ap_clk(ap_clk),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_4),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_5),
        .p_4_out__4(p_4_out__4),
        .req_en__6(req_en__6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_buffer
   (mem_reg_0,
    SR,
    if_empty_n,
    D,
    E,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    Q,
    ap_reg_ioackin_MAXI_WREADY,
    grp_AXIvideo2Mat_fu_495_ap_done,
    ap_rst_n,
    \tmp_reg_738_reg[31] ,
    burst_valid,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_MAXI_WREADY);
  output mem_reg_0;
  output [0:0]SR;
  output if_empty_n;
  output [1:0]D;
  output [0:0]E;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [2:0]Q;
  input ap_reg_ioackin_MAXI_WREADY;
  input grp_AXIvideo2Mat_fu_495_ap_done;
  input ap_rst_n;
  input [31:0]\tmp_reg_738_reg[31] ;
  input burst_valid;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_MAXI_WREADY;

  wire [1:0]D;
  wire [0:0]E;
  wire I_WVALID;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n;
  wire empty_n0;
  wire empty_n_i_3_n_2;
  wire empty_n_reg_n_2;
  wire full_n0;
  wire full_n_i_2__0_n_2;
  wire grp_AXIvideo2Mat_fu_495_ap_done;
  wire if_empty_n;
  wire m_axi_MAXI_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_11__0_n_2;
  wire mem_reg_i_12__0_n_2;
  wire mem_reg_i_13__0_n_2;
  wire mem_reg_i_14_n_2;
  wire mem_reg_i_15_n_2;
  wire mem_reg_i_16_n_2;
  wire mem_reg_i_17_n_2;
  wire mem_reg_i_18_n_2;
  wire mem_reg_i_19_n_2;
  wire mem_reg_i_1_n_2;
  wire mem_reg_i_20_n_2;
  wire mem_reg_i_21_n_2;
  wire mem_reg_i_22_n_2;
  wire mem_reg_i_23_n_2;
  wire mem_reg_i_24_n_2;
  wire mem_reg_i_25_n_2;
  wire mem_reg_i_26_n_2;
  wire mem_reg_i_27_n_2;
  wire mem_reg_i_28_n_2;
  wire mem_reg_i_29_n_2;
  wire mem_reg_i_2_n_2;
  wire mem_reg_i_30_n_2;
  wire mem_reg_i_31_n_2;
  wire mem_reg_i_32_n_2;
  wire mem_reg_i_33_n_2;
  wire mem_reg_i_34_n_2;
  wire mem_reg_i_35_n_2;
  wire mem_reg_i_36_n_2;
  wire mem_reg_i_37_n_2;
  wire mem_reg_i_38_n_2;
  wire mem_reg_i_39_n_2;
  wire mem_reg_i_3_n_2;
  wire mem_reg_i_40_n_2;
  wire mem_reg_i_42_n_2;
  wire mem_reg_i_43_n_2;
  wire mem_reg_i_44_n_2;
  wire mem_reg_i_45_n_2;
  wire mem_reg_i_46_n_2;
  wire mem_reg_i_4_n_2;
  wire mem_reg_i_5_n_2;
  wire mem_reg_i_6_n_2;
  wire mem_reg_i_7_n_2;
  wire mem_reg_i_8_n_2;
  wire mem_reg_i_9__0_n_2;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire show_ahead_i_3__0_n_2;
  wire [31:0]\tmp_reg_738_reg[31] ;
  wire usedw15_out;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[4]_i_3_n_2 ;
  wire \usedw[4]_i_4_n_2 ;
  wire \usedw[4]_i_5_n_2 ;
  wire \usedw[4]_i_6_n_2 ;
  wire \usedw[7]_i_2_n_2 ;
  wire \usedw[7]_i_3_n_2 ;
  wire \usedw[7]_i_4_n_2 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_1_n_4 ;
  wire \usedw_reg[7]_i_1_n_5 ;
  wire \usedw_reg[7]_i_1_n_7 ;
  wire \usedw_reg[7]_i_1_n_8 ;
  wire \usedw_reg[7]_i_1_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [7:0]wnext;
  wire [3:2]\NLW_usedw_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(mem_reg_0),
        .I1(ap_reg_ioackin_MAXI_WREADY),
        .I2(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA8FFA8A8)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[0]),
        .I1(ap_reg_ioackin_MAXI_WREADY),
        .I2(mem_reg_0),
        .I3(grp_AXIvideo2Mat_fu_495_ap_done),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(if_empty_n),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_MAXI_WREADY),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \dout_buf[35]_i_1 
       (.I0(if_empty_n),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_MAXI_WREADY),
        .I4(empty_n_reg_n_2),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(m_axi_MAXI_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(burst_valid),
        .I4(if_empty_n),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(if_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hA6A6A6AA)) 
    empty_n_i_1
       (.I0(pop),
        .I1(mem_reg_0),
        .I2(ap_reg_ioackin_MAXI_WREADY),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_2),
        .I1(push),
        .I2(pop),
        .I3(usedw_reg__0[3]),
        .I4(usedw_reg__0[2]),
        .O(empty_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_3
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[1]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[7]),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[4]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h0FF00FF00F700FF0)) 
    full_n_i_1
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .I2(push),
        .I3(pop),
        .I4(usedw_reg__0[5]),
        .I5(full_n_i_2__0_n_2),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[0]),
        .I4(usedw_reg__0[1]),
        .O(full_n_i_2__0_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(mem_reg_0),
        .S(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_i_1_n_2,mem_reg_i_2_n_2,mem_reg_i_3_n_2,mem_reg_i_4_n_2,mem_reg_i_5_n_2,mem_reg_i_6_n_2,mem_reg_i_7_n_2,mem_reg_i_8_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12__0_n_2,mem_reg_i_13__0_n_2,mem_reg_i_14_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2,mem_reg_i_17_n_2,mem_reg_i_18_n_2,mem_reg_i_19_n_2,mem_reg_i_20_n_2,mem_reg_i_21_n_2,mem_reg_i_22_n_2,mem_reg_i_23_n_2,mem_reg_i_24_n_2}),
        .DIBDI({mem_reg_i_25_n_2,mem_reg_i_26_n_2,mem_reg_i_27_n_2,mem_reg_i_28_n_2,mem_reg_i_29_n_2,mem_reg_i_30_n_2,mem_reg_i_31_n_2,mem_reg_i_32_n_2,mem_reg_i_33_n_2,mem_reg_i_34_n_2,mem_reg_i_35_n_2,mem_reg_i_36_n_2,mem_reg_i_37_n_2,mem_reg_i_38_n_2,mem_reg_i_39_n_2,mem_reg_i_40_n_2}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(mem_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({I_WVALID,I_WVALID,I_WVALID,I_WVALID}));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(mem_reg_i_43_n_2),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(mem_reg_i_1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10__0
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [14]),
        .O(mem_reg_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_11__0
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [13]),
        .O(mem_reg_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_12__0
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [12]),
        .O(mem_reg_i_12__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_13__0
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [11]),
        .O(mem_reg_i_13__0_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_14
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [10]),
        .O(mem_reg_i_14_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_15
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [9]),
        .O(mem_reg_i_15_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_16
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [8]),
        .O(mem_reg_i_16_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_17
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [7]),
        .O(mem_reg_i_17_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_18
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [6]),
        .O(mem_reg_i_18_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_19
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [5]),
        .O(mem_reg_i_19_n_2));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_i_43_n_2),
        .O(mem_reg_i_2_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_20
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [4]),
        .O(mem_reg_i_20_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_21
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [3]),
        .O(mem_reg_i_21_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_22
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [2]),
        .O(mem_reg_i_22_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_23
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [1]),
        .O(mem_reg_i_23_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_24
       (.I0(\tmp_reg_738_reg[31] [0]),
        .I1(Q[2]),
        .O(mem_reg_i_24_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_25
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [31]),
        .O(mem_reg_i_25_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_26
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [30]),
        .O(mem_reg_i_26_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_27
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [29]),
        .O(mem_reg_i_27_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_28
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [28]),
        .O(mem_reg_i_28_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_29
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [27]),
        .O(mem_reg_i_29_n_2));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(raddr[5]),
        .I3(mem_reg_i_44_n_2),
        .O(mem_reg_i_3_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_30
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [26]),
        .O(mem_reg_i_30_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_31
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [25]),
        .O(mem_reg_i_31_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_32
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [24]),
        .O(mem_reg_i_32_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_33
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [23]),
        .O(mem_reg_i_33_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_34
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [22]),
        .O(mem_reg_i_34_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_35
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [21]),
        .O(mem_reg_i_35_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_36
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [20]),
        .O(mem_reg_i_36_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_37
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [19]),
        .O(mem_reg_i_37_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_38
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [18]),
        .O(mem_reg_i_38_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_39
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [17]),
        .O(mem_reg_i_39_n_2));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_45_n_2),
        .I5(raddr[3]),
        .O(mem_reg_i_4_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_40
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [16]),
        .O(mem_reg_i_40_n_2));
  LUT3 #(
    .INIT(8'h0E)) 
    mem_reg_i_41
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_MAXI_WREADY),
        .O(I_WVALID));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_42
       (.I0(mem_reg_i_46_n_2),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_42_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_43
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_43_n_2));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_44
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_44_n_2));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_45
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_45_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_46
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_46_n_2));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_5_n_2));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(mem_reg_i_42_n_2),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(mem_reg_i_6_n_2));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_42_n_2),
        .O(mem_reg_i_7_n_2));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_42_n_2),
        .O(mem_reg_i_8_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9__0
       (.I0(Q[2]),
        .I1(\tmp_reg_738_reg[31] [15]),
        .O(mem_reg_i_9__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_24_n_2),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_14_n_2),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_13__0_n_2),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_12__0_n_2),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_11__0_n_2),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_10__0_n_2),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_9__0_n_2),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_40_n_2),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_39_n_2),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_38_n_2),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_37_n_2),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_23_n_2),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_36_n_2),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_35_n_2),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_34_n_2),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_33_n_2),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_32_n_2),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_31_n_2),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_30_n_2),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_29_n_2),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_28_n_2),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_27_n_2),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_22_n_2),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_26_n_2),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_25_n_2),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_21_n_2),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_20_n_2),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_19_n_2),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_18_n_2),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_17_n_2),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_16_n_2),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_15_n_2),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8_n_2),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_7_n_2),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_6_n_2),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_5_n_2),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_4_n_2),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_3_n_2),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_2_n_2),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_1_n_2),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_2),
        .I1(usedw_reg__0[1]),
        .I2(push),
        .I3(show_ahead_i_3__0_n_2),
        .I4(usedw_reg__0[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    show_ahead_i_2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[5]),
        .O(show_ahead_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3__0
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .O(show_ahead_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \usedw[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_MAXI_WREADY),
        .I3(mem_reg_0),
        .I4(pop),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h5565556555655555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(mem_reg_0),
        .I3(ap_reg_ioackin_MAXI_WREADY),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\usedw[4]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_2 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw15_out}),
        .O({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .S({\usedw[4]_i_3_n_2 ,\usedw[4]_i_4_n_2 ,\usedw[4]_i_5_n_2 ,\usedw[4]_i_6_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_1 
       (.CI(\usedw_reg[4]_i_1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_1_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_1_n_4 ,\usedw_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_1_O_UNCONNECTED [3],\usedw_reg[7]_i_1_n_7 ,\usedw_reg[7]_i_1_n_8 ,\usedw_reg[7]_i_1_n_9 }),
        .S({1'b0,\usedw[7]_i_2_n_2 ,\usedw[7]_i_3_n_2 ,\usedw[7]_i_4_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(wnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(wnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(wnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(wnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(wnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(wnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(wnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h2220)) 
    \waddr[7]_i_1 
       (.I0(mem_reg_0),
        .I1(ap_reg_ioackin_MAXI_WREADY),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(wnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[6]),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[7]),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_buffer__parameterized1
   (m_axi_MAXI_RREADY,
    beat_valid,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_MAXI_RLAST,
    m_axi_MAXI_RRESP,
    m_axi_MAXI_RVALID,
    SR,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    s_ready);
  output m_axi_MAXI_RREADY;
  output beat_valid;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [32:0]Q;
  input ap_clk;
  input [32:0]m_axi_MAXI_RLAST;
  input [1:0]m_axi_MAXI_RRESP;
  input m_axi_MAXI_RVALID;
  input [0:0]SR;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input s_ready;

  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire empty_n;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_2_n_2;
  wire full_n_i_3_n_2;
  wire [32:0]m_axi_MAXI_RLAST;
  wire m_axi_MAXI_RREADY;
  wire [1:0]m_axi_MAXI_RRESP;
  wire m_axi_MAXI_RVALID;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_12_n_2;
  wire mem_reg_i_13_n_2;
  wire mem_reg_i_1__0_n_2;
  wire mem_reg_i_2__0_n_2;
  wire mem_reg_i_3__0_n_2;
  wire mem_reg_i_4__0_n_2;
  wire mem_reg_i_5__0_n_2;
  wire mem_reg_i_6__0_n_2;
  wire mem_reg_i_7__0_n_2;
  wire mem_reg_i_8__0_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_2_[0] ;
  wire \q_tmp_reg_n_2_[10] ;
  wire \q_tmp_reg_n_2_[11] ;
  wire \q_tmp_reg_n_2_[12] ;
  wire \q_tmp_reg_n_2_[13] ;
  wire \q_tmp_reg_n_2_[14] ;
  wire \q_tmp_reg_n_2_[15] ;
  wire \q_tmp_reg_n_2_[16] ;
  wire \q_tmp_reg_n_2_[17] ;
  wire \q_tmp_reg_n_2_[18] ;
  wire \q_tmp_reg_n_2_[19] ;
  wire \q_tmp_reg_n_2_[1] ;
  wire \q_tmp_reg_n_2_[20] ;
  wire \q_tmp_reg_n_2_[21] ;
  wire \q_tmp_reg_n_2_[22] ;
  wire \q_tmp_reg_n_2_[23] ;
  wire \q_tmp_reg_n_2_[24] ;
  wire \q_tmp_reg_n_2_[25] ;
  wire \q_tmp_reg_n_2_[26] ;
  wire \q_tmp_reg_n_2_[27] ;
  wire \q_tmp_reg_n_2_[28] ;
  wire \q_tmp_reg_n_2_[29] ;
  wire \q_tmp_reg_n_2_[2] ;
  wire \q_tmp_reg_n_2_[30] ;
  wire \q_tmp_reg_n_2_[31] ;
  wire \q_tmp_reg_n_2_[34] ;
  wire \q_tmp_reg_n_2_[3] ;
  wire \q_tmp_reg_n_2_[4] ;
  wire \q_tmp_reg_n_2_[5] ;
  wire \q_tmp_reg_n_2_[6] ;
  wire \q_tmp_reg_n_2_[7] ;
  wire \q_tmp_reg_n_2_[8] ;
  wire \q_tmp_reg_n_2_[9] ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire \raddr_reg_n_2_[3] ;
  wire \raddr_reg_n_2_[4] ;
  wire \raddr_reg_n_2_[5] ;
  wire \raddr_reg_n_2_[6] ;
  wire \raddr_reg_n_2_[7] ;
  wire s_ready;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_2;
  wire show_ahead_i_3_n_2;
  wire show_ahead_reg_n_2;
  wire usedw15_out;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[4]_i_3__0_n_2 ;
  wire \usedw[4]_i_4__0_n_2 ;
  wire \usedw[4]_i_5__0_n_2 ;
  wire \usedw[4]_i_6__0_n_2 ;
  wire \usedw[7]_i_2__0_n_2 ;
  wire \usedw[7]_i_3__0_n_2 ;
  wire \usedw[7]_i_4__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_1__0_n_4 ;
  wire \usedw_reg[7]_i_1__0_n_5 ;
  wire \usedw_reg[7]_i_1__0_n_7 ;
  wire \usedw_reg[7]_i_1__0_n_8 ;
  wire \usedw_reg[7]_i_1__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [7:0]wnext;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_2_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_2_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_2_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_2_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_2_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_2_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_2_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_2_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_2_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_2_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_2_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_2_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_2_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_2_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_2_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_2_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_2_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_2_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_2_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_2_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_2_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_2_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_2_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_2_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_2_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \dout_buf[34]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I1(s_ready),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_2_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_2_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_2_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_2_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_2_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_2_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_2_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_2_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_2),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_2),
        .I1(m_axi_MAXI_RVALID),
        .I2(m_axi_MAXI_RREADY),
        .I3(pop),
        .I4(usedw_reg__0[3]),
        .I5(usedw_reg__0[2]),
        .O(empty_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__0
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[1]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[7]),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[4]),
        .O(empty_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h20FFDF00DF00DF00)) 
    full_n_i_1__0
       (.I0(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I1(s_ready),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_MAXI_RREADY),
        .I5(m_axi_MAXI_RVALID),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h0FF00FF00F700FF0)) 
    full_n_i_2
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .I2(push),
        .I3(pop),
        .I4(usedw_reg__0[5]),
        .I5(full_n_i_3_n_2),
        .O(full_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[0]),
        .I4(usedw_reg__0[1]),
        .O(full_n_i_3_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n_i_2_n_2),
        .Q(m_axi_MAXI_RREADY),
        .S(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,mem_reg_i_1__0_n_2,mem_reg_i_2__0_n_2,mem_reg_i_3__0_n_2,mem_reg_i_4__0_n_2,mem_reg_i_5__0_n_2,mem_reg_i_6__0_n_2,mem_reg_i_7__0_n_2,mem_reg_i_8__0_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_MAXI_RLAST[15:0]),
        .DIBDI(m_axi_MAXI_RLAST[31:16]),
        .DIPADIP(m_axi_MAXI_RRESP),
        .DIPBDIP({1'b1,m_axi_MAXI_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_MAXI_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_MAXI_RVALID,m_axi_MAXI_RVALID,m_axi_MAXI_RVALID,m_axi_MAXI_RVALID}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_2_[5] ),
        .I1(\raddr_reg_n_2_[3] ),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[2] ),
        .I5(\raddr_reg_n_2_[4] ),
        .O(mem_reg_i_10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11
       (.I0(\raddr_reg_n_2_[4] ),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12
       (.I0(\raddr_reg_n_2_[1] ),
        .I1(\raddr_reg_n_2_[0] ),
        .O(mem_reg_i_12_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13
       (.I0(\raddr_reg_n_2_[7] ),
        .I1(\raddr_reg_n_2_[6] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_13_n_2));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(mem_reg_i_10_n_2),
        .I3(\raddr_reg_n_2_[6] ),
        .I4(\raddr_reg_n_2_[7] ),
        .O(mem_reg_i_1__0_n_2));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(\raddr_reg_n_2_[6] ),
        .I3(mem_reg_i_10_n_2),
        .O(mem_reg_i_2__0_n_2));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(\raddr_reg_n_2_[5] ),
        .I3(mem_reg_i_11_n_2),
        .O(mem_reg_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(\raddr_reg_n_2_[4] ),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(mem_reg_i_12_n_2),
        .I5(\raddr_reg_n_2_[3] ),
        .O(mem_reg_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(\raddr_reg_n_2_[3] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(\raddr_reg_n_2_[0] ),
        .I5(\raddr_reg_n_2_[2] ),
        .O(mem_reg_i_5__0_n_2));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_9_n_2),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(\raddr_reg_n_2_[0] ),
        .I4(\raddr_reg_n_2_[1] ),
        .O(mem_reg_i_6__0_n_2));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[0] ),
        .I3(mem_reg_i_9_n_2),
        .O(mem_reg_i_7__0_n_2));
  LUT6 #(
    .INIT(64'h5D5500005D55FFFF)) 
    mem_reg_i_8__0
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(s_ready),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(\raddr_reg_n_2_[0] ),
        .I5(mem_reg_i_9_n_2),
        .O(mem_reg_i_8__0_n_2));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_9
       (.I0(mem_reg_i_13_n_2),
        .I1(\raddr_reg_n_2_[2] ),
        .I2(\raddr_reg_n_2_[3] ),
        .I3(\raddr_reg_n_2_[4] ),
        .I4(\raddr_reg_n_2_[5] ),
        .I5(pop),
        .O(mem_reg_i_9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[0]),
        .Q(\q_tmp_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[10]),
        .Q(\q_tmp_reg_n_2_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[11]),
        .Q(\q_tmp_reg_n_2_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[12]),
        .Q(\q_tmp_reg_n_2_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[13]),
        .Q(\q_tmp_reg_n_2_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[14]),
        .Q(\q_tmp_reg_n_2_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[15]),
        .Q(\q_tmp_reg_n_2_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[16]),
        .Q(\q_tmp_reg_n_2_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[17]),
        .Q(\q_tmp_reg_n_2_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[18]),
        .Q(\q_tmp_reg_n_2_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[19]),
        .Q(\q_tmp_reg_n_2_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[1]),
        .Q(\q_tmp_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[20]),
        .Q(\q_tmp_reg_n_2_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[21]),
        .Q(\q_tmp_reg_n_2_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[22]),
        .Q(\q_tmp_reg_n_2_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[23]),
        .Q(\q_tmp_reg_n_2_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[24]),
        .Q(\q_tmp_reg_n_2_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[25]),
        .Q(\q_tmp_reg_n_2_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[26]),
        .Q(\q_tmp_reg_n_2_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[27]),
        .Q(\q_tmp_reg_n_2_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[28]),
        .Q(\q_tmp_reg_n_2_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[29]),
        .Q(\q_tmp_reg_n_2_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[2]),
        .Q(\q_tmp_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[30]),
        .Q(\q_tmp_reg_n_2_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[31]),
        .Q(\q_tmp_reg_n_2_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[32]),
        .Q(\q_tmp_reg_n_2_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[3]),
        .Q(\q_tmp_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[4]),
        .Q(\q_tmp_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[5]),
        .Q(\q_tmp_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[6]),
        .Q(\q_tmp_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[7]),
        .Q(\q_tmp_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[8]),
        .Q(\q_tmp_reg_n_2_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_MAXI_RLAST[9]),
        .Q(\q_tmp_reg_n_2_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_2),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_7__0_n_2),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_6__0_n_2),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_5__0_n_2),
        .Q(\raddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_4__0_n_2),
        .Q(\raddr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_3__0_n_2),
        .Q(\raddr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_2__0_n_2),
        .Q(\raddr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_1__0_n_2),
        .Q(\raddr_reg_n_2_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h10100010)) 
    show_ahead_i_1__0
       (.I0(show_ahead_i_2__0_n_2),
        .I1(usedw_reg__0[5]),
        .I2(show_ahead_i_3_n_2),
        .I3(usedw_reg__0[0]),
        .I4(pop),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    show_ahead_i_2__0
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[7]),
        .O(show_ahead_i_2__0_n_2));
  LUT5 #(
    .INIT(32'h00000040)) 
    show_ahead_i_3
       (.I0(usedw_reg__0[1]),
        .I1(m_axi_MAXI_RREADY),
        .I2(m_axi_MAXI_RVALID),
        .I3(usedw_reg__0[2]),
        .I4(usedw_reg__0[3]),
        .O(show_ahead_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h0808880808080808)) 
    \usedw[4]_i_2__0 
       (.I0(m_axi_MAXI_RVALID),
        .I1(m_axi_MAXI_RREADY),
        .I2(empty_n_reg_n_2),
        .I3(beat_valid),
        .I4(s_ready),
        .I5(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(usedw15_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_MAXI_RREADY),
        .I3(m_axi_MAXI_RVALID),
        .O(\usedw[4]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_2__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 ,\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw15_out}),
        .O({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .S({\usedw[4]_i_3__0_n_2 ,\usedw[4]_i_4__0_n_2 ,\usedw[4]_i_5__0_n_2 ,\usedw[4]_i_6__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\usedw_reg[7]_i_1__0_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_1__0 
       (.CI(\usedw_reg[4]_i_1__0_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_1__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_1__0_n_4 ,\usedw_reg[7]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_1__0_O_UNCONNECTED [3],\usedw_reg[7]_i_1__0_n_7 ,\usedw_reg[7]_i_1__0_n_8 ,\usedw_reg[7]_i_1__0_n_9 }),
        .S({1'b0,\usedw[7]_i_2__0_n_2 ,\usedw[7]_i_3__0_n_2 ,\usedw[7]_i_4__0_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(wnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(wnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(wnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(wnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(wnext[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(wnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(wnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_MAXI_RREADY),
        .I1(m_axi_MAXI_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(wnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[6]),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(wnext[7]),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    Q,
    E,
    rdreq33_out,
    D,
    invalid_len_event_reg,
    S,
    \align_len_reg[31]_0 ,
    \align_len_reg[31]_1 ,
    \sect_cnt_reg[0] ,
    SR,
    wreq_handling_reg,
    ap_clk,
    p_32_in,
    \sect_cnt_reg[18] ,
    wreq_handling_reg_0,
    ap_rst_n,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0]_0 ,
    \sect_cnt_reg[19] ,
    fifo_wreq_valid_buf_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[29] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output [30:0]Q;
  output [0:0]E;
  output rdreq33_out;
  output [19:0]D;
  output invalid_len_event_reg;
  output [3:0]S;
  output [2:0]\align_len_reg[31]_0 ;
  output [0:0]\align_len_reg[31]_1 ;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input wreq_handling_reg;
  input ap_clk;
  input p_32_in;
  input [0:0]\sect_cnt_reg[18] ;
  input wreq_handling_reg_0;
  input ap_rst_n;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [29:0]\data_p1_reg[29] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [30:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire [2:0]\align_len_reg[31]_0 ;
  wire [0:0]\align_len_reg[31]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_tmp_i_1_n_2;
  wire full_n_tmp_i_2_n_2;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire p_32_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rdreq33_out;
  wire rs2f_wreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [19:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(p_32_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(wreq_handling_reg_0),
        .I3(fifo_wreq_valid),
        .I4(Q[30]),
        .I5(ap_rst_n),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg_0),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_32_in),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(wreq_handling_reg),
        .I4(data_vld_reg_n_2),
        .I5(push),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_32_in),
        .I3(\sect_cnt_reg[18] ),
        .I4(wreq_handling_reg_0),
        .O(rdreq33_out));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_tmp_i_1
       (.I0(ap_rst_n),
        .I1(full_n_tmp_i_2_n_2),
        .I2(data_vld_reg_n_2),
        .I3(rdreq33_out),
        .I4(fifo_wreq_valid),
        .I5(rs2f_wreq_ack),
        .O(full_n_tmp_i_1_n_2));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_tmp_i_2
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_wreq_ack),
        .O(full_n_tmp_i_2_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1_n_2),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(Q[30]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\align_len_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(S[0]));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(Q[30]),
        .O(\align_len_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hB7B7B7B748484808)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(wreq_handling_reg),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(wreq_handling_reg),
        .I4(data_vld_reg_n_2),
        .I5(push),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(wreq_handling_reg),
        .I4(data_vld_reg_n_2),
        .I5(push),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[31] [0]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\start_addr_reg[31] [10]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\start_addr_reg[31] [11]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\start_addr_reg[31] [12]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\start_addr_reg[31] [13]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\start_addr_reg[31] [14]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\start_addr_reg[31] [15]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\start_addr_reg[31] [16]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\start_addr_reg[31] [17]),
        .I1(rdreq33_out),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[31] [18]),
        .I1(rdreq33_out),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(fifo_wreq_valid),
        .I3(p_32_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\start_addr_reg[31] [19]),
        .I1(rdreq33_out),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\start_addr_reg[31] [1]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[0]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\start_addr_reg[31] [2]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[0]_0 [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\start_addr_reg[31] [3]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[0]_0 [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\start_addr_reg[31] [4]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[0]_0 [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\start_addr_reg[31] [5]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\start_addr_reg[31] [6]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\start_addr_reg[31] [7]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\start_addr_reg[31] [8]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\start_addr_reg[31] [9]),
        .I1(rdreq33_out),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo_12
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    last_loop__10,
    S,
    fifo_rreq_valid_buf_reg,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    E,
    invalid_len_event_reg_0,
    fifo_rreq_valid_buf_reg_0,
    SR,
    rreq_handling_reg,
    ap_clk,
    ap_rst_n,
    fifo_rreq_valid_buf_reg_1,
    \sect_cnt_reg[18] ,
    p_23_in,
    rreq_handling_reg_0,
    Q,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \state_reg[0] ,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31] ,
    invalid_len_event,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output last_loop__10;
  output [3:0]S;
  output [2:0]fifo_rreq_valid_buf_reg;
  output [0:0]\align_len_reg[31] ;
  output [30:0]invalid_len_event_reg;
  output [0:0]E;
  output invalid_len_event_reg_0;
  output fifo_rreq_valid_buf_reg_0;
  input [0:0]SR;
  input rreq_handling_reg;
  input ap_clk;
  input ap_rst_n;
  input fifo_rreq_valid_buf_reg_1;
  input [0:0]\sect_cnt_reg[18] ;
  input p_23_in;
  input rreq_handling_reg_0;
  input [5:0]Q;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input invalid_len_event;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire [2:0]fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire full_n_tmp_i_1__3_n_2;
  wire full_n_tmp_i_2__1_n_2;
  wire invalid_len_event;
  wire invalid_len_event_i_2_n_2;
  wire [30:0]invalid_len_event_reg;
  wire invalid_len_event_reg_0;
  wire last_loop__10;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire p_23_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rs2f_rreq_ack;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;

  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ),
        .O(last_loop__10));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(Q[4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(Q[3]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(Q[5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(Q[1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(Q[0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(rreq_handling_reg),
        .I5(push),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hACCCAAAA)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg_1),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_23_in),
        .I4(rreq_handling_reg_0),
        .O(fifo_rreq_valid_buf_reg_0));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_tmp_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_tmp_i_2__1_n_2),
        .I2(rreq_handling_reg),
        .I3(data_vld_reg_n_2),
        .I4(rs2f_rreq_ack),
        .O(full_n_tmp_i_1__3_n_2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_tmp_i_2__1
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(full_n_tmp_i_2__1_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__3_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_reg[30]),
        .I2(invalid_len_event_i_2_n_2),
        .I3(invalid_len_event),
        .O(invalid_len_event_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    invalid_len_event_i_2
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg_1),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_23_in),
        .I4(rreq_handling_reg_0),
        .O(invalid_len_event_i_2_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(fifo_rreq_valid_buf_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\sect_cnt_reg[19] [17]),
        .I5(\end_addr_buf_reg[31] [17]),
        .O(fifo_rreq_valid_buf_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\sect_cnt_reg[19] [14]),
        .I5(\end_addr_buf_reg[31] [14]),
        .O(fifo_rreq_valid_buf_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\sect_cnt_reg[19] [11]),
        .I5(\end_addr_buf_reg[31] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\sect_cnt_reg[19] [8]),
        .I5(\end_addr_buf_reg[31] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [5]),
        .I5(\end_addr_buf_reg[31] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [2]),
        .I5(\end_addr_buf_reg[31] [2]),
        .O(S[0]));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(invalid_len_event_reg[30]),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(rreq_handling_reg),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(rreq_handling_reg),
        .I5(push),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(rreq_handling_reg),
        .I5(push),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(invalid_len_event_reg[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(invalid_len_event_reg[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(invalid_len_event_reg[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(invalid_len_event_reg[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(invalid_len_event_reg[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(invalid_len_event_reg[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(invalid_len_event_reg[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(invalid_len_event_reg[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(invalid_len_event_reg[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(invalid_len_event_reg[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(invalid_len_event_reg[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(invalid_len_event_reg[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(invalid_len_event_reg[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(invalid_len_event_reg[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(invalid_len_event_reg[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(invalid_len_event_reg[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(invalid_len_event_reg[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(invalid_len_event_reg[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(invalid_len_event_reg[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(invalid_len_event_reg[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(invalid_len_event_reg[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(invalid_len_event_reg[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(invalid_len_event_reg[2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(invalid_len_event_reg[30]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(invalid_len_event_reg[3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(invalid_len_event_reg[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(invalid_len_event_reg[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(invalid_len_event_reg[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(invalid_len_event_reg[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(invalid_len_event_reg[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(invalid_len_event_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF0054)) 
    \sect_cnt[19]_i_1__0 
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(fifo_rreq_valid_buf_reg_1),
        .I3(rreq_handling_reg_0),
        .I4(p_23_in),
        .O(E));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized1
   (burst_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    p_32_in,
    \sect_addr_buf_reg[2] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    in,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    wrreq24_out,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \q_reg[0]_0 ,
    wreq_handling_reg,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    Q,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    invalid_len_event_2,
    AWVALID_Dummy,
    m_axi_MAXI_AWREADY,
    req_en__6,
    \conservative_gen.throttl_cnt_reg[7] ,
    \conservative_gen.throttl_cnt_reg[3] ,
    full_n0_in,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    m_axi_MAXI_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    if_empty_n,
    \sect_cnt_reg[18] ,
    fifo_wreq_valid,
    fifo_wreq_valid_buf_reg,
    m_axi_MAXI_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_32_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output wrreq24_out;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \q_reg[0]_0 ;
  output wreq_handling_reg;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input [9:0]Q;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input invalid_len_event_2;
  input AWVALID_Dummy;
  input m_axi_MAXI_AWREADY;
  input req_en__6;
  input \conservative_gen.throttl_cnt_reg[7] ;
  input \conservative_gen.throttl_cnt_reg[3] ;
  input full_n0_in;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  input m_axi_MAXI_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input if_empty_n;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_wreq_valid;
  input fifo_wreq_valid_buf_reg;
  input m_axi_MAXI_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \conservative_gen.throttl_cnt_reg[3] ;
  wire \conservative_gen.throttl_cnt_reg[7] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_2 ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1_n_2;
  wire fifo_burst_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n0_in;
  wire full_n_tmp_i_1__1_n_2;
  wire full_n_tmp_i_2__4_n_2;
  wire if_empty_n;
  wire [3:0]in;
  wire invalid_len_event_2;
  wire m_axi_MAXI_AWREADY;
  wire m_axi_MAXI_WLAST;
  wire m_axi_MAXI_WREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire p_11_in;
  wire p_32_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [3:0]q__0;
  wire \q_reg[0]_0 ;
  wire rdreq;
  wire req_en__6;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wrreq24_out;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(rdreq),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_MAXI_WREADY),
        .I3(m_axi_MAXI_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [2]),
        .I2(q__0[2]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 [1]),
        .I4(q__0[1]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ),
        .O(rdreq));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg[7]_0 [7]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [6]),
        .I2(m_axi_MAXI_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(burst_valid),
        .I5(if_empty_n),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q__0[3]),
        .I1(\bus_equal_gen.len_cnt_reg[7]_0 [3]),
        .I2(q__0[0]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg[7]_0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg[7]_0 [5]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(burst_valid),
        .I1(if_empty_n),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_MAXI_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(rdreq),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_2),
        .I1(ap_rst_n),
        .I2(AWVALID_Dummy),
        .I3(m_axi_MAXI_AWREADY),
        .I4(req_en__6),
        .I5(wrreq24_out),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\conservative_gen.throttl_cnt_reg[7] ),
        .I4(\conservative_gen.throttl_cnt_reg[3] ),
        .I5(m_axi_MAXI_AWREADY),
        .O(wrreq24_out));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(fifo_burst_ready),
        .I1(full_n0_in),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I2(Q[7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(Q[9]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I2(Q[4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(Q[6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_32_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_32_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wrreq24_out),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(p_11_in),
        .I4(push),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_tmp_i_1
       (.I0(rdreq),
        .I1(burst_valid),
        .O(empty_n_tmp_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_tmp_i_1__0
       (.I0(wreq_handling_reg_0),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_32_in),
        .I3(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_tmp_i_1__1
       (.I0(ap_rst_n),
        .I1(p_11_in),
        .I2(full_n_tmp_i_2__4_n_2),
        .I3(wrreq24_out),
        .I4(fifo_burst_ready),
        .I5(invalid_len_event_2),
        .O(full_n_tmp_i_1__1_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_tmp_i_2__4
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .O(full_n_tmp_i_2__4_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__1_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(invalid_len_event_2),
        .I1(fifo_burst_ready),
        .I2(wrreq24_out),
        .O(push));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_11_in),
        .I1(data_vld_reg_n_2),
        .I2(push),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_11_in),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_11_in),
        .O(\pout[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_2),
        .I1(rdreq),
        .I2(burst_valid),
        .O(p_11_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(q__0[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(q__0[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(q__0[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_tmp_i_1_n_2),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(q__0[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_32_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(wrreq24_out),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_32_in));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_32_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized3
   (full_n0_in,
    next_resp0,
    push,
    ap_clk,
    SR,
    wrreq24_out,
    next_resp,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n,
    full_n_tmp_reg_0,
    m_axi_MAXI_BVALID,
    in);
  output full_n0_in;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input wrreq24_out;
  input next_resp;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.last_sect_buf_reg ;
  input ap_rst_n;
  input full_n_tmp_reg_0;
  input m_axi_MAXI_BVALID;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire aw2b_awdata1;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire data_vld1__0;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__4_n_2;
  wire full_n0_in;
  wire full_n_tmp_i_1__0_n_2;
  wire full_n_tmp_i_2__2_n_2;
  wire full_n_tmp_reg_0;
  wire [0:0]in;
  wire m_axi_MAXI_BVALID;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire p_11_in;
  wire pout19_out;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q[1]_i_1_n_2 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire wrreq24_out;

  LUT6 #(
    .INIT(64'hFFFF4C444C444C44)) 
    data_vld_i_1__0
       (.I0(data_vld1__0),
        .I1(data_vld_reg_n_2),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(wrreq24_out),
        .I5(full_n0_in),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_tmp_i_1__4
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_tmp_i_1__4_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__4_n_2),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_tmp_i_1__0
       (.I0(ap_rst_n),
        .I1(p_11_in),
        .I2(full_n_tmp_i_2__2_n_2),
        .I3(wrreq24_out),
        .I4(full_n0_in),
        .O(full_n_tmp_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_tmp_i_2__2
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_2),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_tmp_i_2__2_n_2));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_tmp_i_4
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(full_n_tmp_reg_0),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__0_n_2),
        .Q(full_n0_in),
        .R(1'b0));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n0_in),
        .I1(wrreq24_out),
        .O(push_0));
  (* srl_bus_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "U0/\subsamble_MAXI_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata1),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.last_sect_buf_reg ),
        .O(aw2b_awdata1));
  LUT5 #(
    .INIT(32'hFF202020)) 
    next_resp_i_1
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_tmp_reg_0),
        .I4(m_axi_MAXI_BVALID),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F078F00F0F870F)) 
    \pout[1]_i_1__0 
       (.I0(full_n0_in),
        .I1(wrreq24_out),
        .I2(pout_reg__0[0]),
        .I3(need_wrsp),
        .I4(next_resp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(full_n0_in),
        .I1(wrreq24_out),
        .I2(p_11_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pout[2]_i_2__0 
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h1515C01500000000)) 
    \pout[3]_i_1 
       (.I0(data_vld1__0),
        .I1(full_n0_in),
        .I2(wrreq24_out),
        .I3(need_wrsp),
        .I4(next_resp),
        .I5(data_vld_reg_n_2),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout19_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(wrreq24_out),
        .I4(full_n0_in),
        .O(pout19_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(\q[1]_i_1_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_2 ),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_2 ),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized3_11
   (\could_multi_bursts.loop_cnt_reg[5] ,
    p_23_in,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    D,
    next_rreq,
    E,
    p_13_in,
    \q_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    m_axi_MAXI_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    last_loop__10,
    Q,
    \start_addr_reg[31] ,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    rreq_handling_reg_0,
    \sect_cnt_reg[18] ,
    fifo_rreq_valid_buf_reg,
    fifo_rreq_valid,
    invalid_len_event,
    \dout_buf_reg[34] ,
    beat_valid,
    s_ready,
    \bus_equal_gen.rdata_valid_t_reg );
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_23_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output [19:0]D;
  output next_rreq;
  output [0:0]E;
  output p_13_in;
  output \q_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_MAXI_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input last_loop__10;
  input [3:0]Q;
  input [19:0]\start_addr_reg[31] ;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0] ;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input rreq_handling_reg_0;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_rreq_valid_buf_reg;
  input fifo_rreq_valid;
  input invalid_len_event;
  input [0:0]\dout_buf_reg[34] ;
  input beat_valid;
  input s_ready;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__2;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_tmp_i_1__3_n_2;
  wire empty_n_tmp_reg_n_2;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_tmp_i_1__4_n_2;
  wire full_n_tmp_i_2__3_n_2;
  wire invalid_len_event;
  wire last_loop__10;
  wire m_axi_MAXI_ARREADY;
  wire next_rreq;
  wire p_11_in;
  wire p_13_in;
  wire p_23_in;
  wire pout19_out;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \q_reg[0] ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire s_ready;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [3:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [19:0]\start_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_MAXI_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_MAXI_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(last_loop__10),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(last_loop__10),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(last_loop__10),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(last_loop__10),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_23_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(last_loop__10),
        .I1(m_axi_MAXI_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__4
       (.I0(data_vld1__2),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_2),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    empty_n_tmp_i_1__1
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid),
        .O(\q_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AAAAAA)) 
    empty_n_tmp_i_1__3
       (.I0(empty_n_tmp_reg_n_2),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(s_ready),
        .I3(beat_valid),
        .I4(\dout_buf_reg[34] ),
        .I5(data_vld_reg_n_2),
        .O(empty_n_tmp_i_1__3_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__3_n_2),
        .Q(empty_n_tmp_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_tmp_i_1__4
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(p_13_in),
        .I3(full_n_tmp_i_2__3_n_2),
        .I4(p_11_in),
        .O(full_n_tmp_i_1__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_tmp_i_2__3
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_2),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_tmp_i_2__3_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__4_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_2),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(push),
        .I2(p_11_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \pout[2]_i_2__1 
       (.I0(m_axi_MAXI_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(push));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__2),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[1]),
        .I1(pout19_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__2));
  LUT6 #(
    .INIT(64'h80008080AAAAAAAA)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_2),
        .I1(\dout_buf_reg[34] ),
        .I2(beat_valid),
        .I3(s_ready),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .I5(empty_n_tmp_reg_n_2),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \pout[3]_i_5 
       (.I0(data_vld_reg_n_2),
        .I1(m_axi_MAXI_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(p_11_in),
        .O(pout19_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_23_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_23_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\start_addr_reg[31] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\start_addr_reg[31] [10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\start_addr_reg[31] [11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\start_addr_reg[31] [12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\start_addr_reg[31] [13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\start_addr_reg[31] [14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\start_addr_reg[31] [15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\start_addr_reg[31] [16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\start_addr_reg[31] [17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\start_addr_reg[31] [18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(\start_addr_reg[31] [19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\start_addr_reg[31] [1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\start_addr_reg[31] [2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\start_addr_reg[31] [3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\start_addr_reg[31] [4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\start_addr_reg[31] [5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\start_addr_reg[31] [6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\start_addr_reg[31] [7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\start_addr_reg[31] [8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\start_addr_reg[31] [9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(last_loop__10),
        .I1(m_axi_MAXI_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(rreq_handling_reg_0),
        .O(p_23_in));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \start_addr[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    \start_addr_buf[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .I5(invalid_len_event),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized5
   (m_axi_MAXI_BREADY,
    empty_n_tmp_reg_0,
    D,
    ap_ready,
    \ap_CS_fsm_reg[25] ,
    ap_clk,
    SR,
    ap_start,
    Q,
    stream_process_TREADY33_in,
    stream_process_V_keep_V_1_ack_in,
    stream_process_V_data_V_1_ack_in,
    stream_process_V_user_V_1_ack_in,
    stream_process_V_strb_V_1_ack_in,
    stream_process_V_id_V_1_ack_in,
    stream_process_V_last_V_1_ack_in,
    ap_rst_n,
    push,
    \ap_CS_fsm_reg[7] );
  output m_axi_MAXI_BREADY;
  output empty_n_tmp_reg_0;
  output [0:0]D;
  output ap_ready;
  output \ap_CS_fsm_reg[25] ;
  input ap_clk;
  input [0:0]SR;
  input ap_start;
  input [1:0]Q;
  input stream_process_TREADY33_in;
  input stream_process_V_keep_V_1_ack_in;
  input stream_process_V_data_V_1_ack_in;
  input stream_process_V_user_V_1_ack_in;
  input stream_process_V_strb_V_1_ack_in;
  input stream_process_V_id_V_1_ack_in;
  input stream_process_V_last_V_1_ack_in;
  input ap_rst_n;
  input push;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[25] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_ready_INST_0_i_1_n_2;
  wire ap_rst_n;
  wire ap_start;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_tmp_i_1__2_n_2;
  wire empty_n_tmp_reg_0;
  wire full_n_tmp_i_1__2_n_2;
  wire full_n_tmp_i_3_n_2;
  wire m_axi_MAXI_BREADY;
  wire p_11_in;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire stream_process_TREADY33_in;
  wire stream_process_V_data_V_1_ack_in;
  wire stream_process_V_id_V_1_ack_in;
  wire stream_process_V_keep_V_1_ack_in;
  wire stream_process_V_last_V_1_ack_in;
  wire stream_process_V_strb_V_1_ack_in;
  wire stream_process_V_user_V_1_ack_in;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_ready),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[25]_i_2 
       (.I0(stream_process_V_data_V_1_ack_in),
        .I1(stream_process_V_keep_V_1_ack_in),
        .I2(stream_process_TREADY33_in),
        .I3(empty_n_tmp_reg_0),
        .I4(ap_ready_INST_0_i_1_n_2),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ap_ready_INST_0
       (.I0(Q[1]),
        .I1(ap_ready_INST_0_i_1_n_2),
        .I2(empty_n_tmp_reg_0),
        .I3(stream_process_TREADY33_in),
        .I4(stream_process_V_keep_V_1_ack_in),
        .I5(stream_process_V_data_V_1_ack_in),
        .O(ap_ready));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_ready_INST_0_i_1
       (.I0(stream_process_V_user_V_1_ack_in),
        .I1(stream_process_V_strb_V_1_ack_in),
        .I2(stream_process_V_id_V_1_ack_in),
        .I3(stream_process_V_last_V_1_ack_in),
        .O(ap_ready_INST_0_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(p_11_in),
        .I4(push),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    empty_n_tmp_i_1__2
       (.I0(data_vld_reg_n_2),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(ap_ready),
        .I3(empty_n_tmp_reg_0),
        .O(empty_n_tmp_i_1__2_n_2));
  FDRE empty_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_tmp_i_1__2_n_2),
        .Q(empty_n_tmp_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_tmp_i_1__2
       (.I0(ap_rst_n),
        .I1(p_11_in),
        .I2(full_n_tmp_i_3_n_2),
        .I3(push),
        .I4(m_axi_MAXI_BREADY),
        .O(full_n_tmp_i_1__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    full_n_tmp_i_2__0
       (.I0(empty_n_tmp_reg_0),
        .I1(ap_ready),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(data_vld_reg_n_2),
        .O(p_11_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_tmp_i_3
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .O(full_n_tmp_i_3_n_2));
  FDRE full_n_tmp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_tmp_i_1__2_n_2),
        .Q(m_axi_MAXI_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_11_in),
        .I1(data_vld_reg_n_2),
        .I2(push),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_11_in),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_11_in),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_read
   (m_axi_MAXI_RREADY,
    m_axi_MAXI_ARVALID,
    D,
    \MAXI_addr_1_reg_726_reg[0] ,
    \MAXI_addr_1_read_reg_733_reg[0] ,
    m_axi_MAXI_ARADDR,
    \m_axi_MAXI_ARLEN[3] ,
    E,
    I_RDATA,
    ap_clk,
    m_axi_MAXI_RLAST,
    m_axi_MAXI_RRESP,
    m_axi_MAXI_RVALID,
    SR,
    Q,
    ap_reg_ioackin_MAXI_AWREADY,
    MAXI_AWREADY,
    \ap_CS_fsm_reg[17] ,
    ap_rst_n,
    m_axi_MAXI_ARREADY,
    \i_i_reg_463_reg[8] ,
    \ram2_sum_reg_712_reg[29] );
  output m_axi_MAXI_RREADY;
  output m_axi_MAXI_ARVALID;
  output [2:0]D;
  output [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  output [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  output [29:0]m_axi_MAXI_ARADDR;
  output [3:0]\m_axi_MAXI_ARLEN[3] ;
  output [0:0]E;
  output [31:0]I_RDATA;
  input ap_clk;
  input [32:0]m_axi_MAXI_RLAST;
  input [1:0]m_axi_MAXI_RRESP;
  input m_axi_MAXI_RVALID;
  input [0:0]SR;
  input [3:0]Q;
  input ap_reg_ioackin_MAXI_AWREADY;
  input MAXI_AWREADY;
  input \ap_CS_fsm_reg[17] ;
  input ap_rst_n;
  input m_axi_MAXI_ARREADY;
  input \i_i_reg_463_reg[8] ;
  input [29:0]\ram2_sum_reg_712_reg[29] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire MAXI_AWREADY;
  wire [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  wire [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_2_[0] ;
  wire \beat_len_buf_reg_n_2_[9] ;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [31:0]data_buf;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_2 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[12] ;
  wire \end_addr_buf_reg_n_2_[13] ;
  wire \end_addr_buf_reg_n_2_[14] ;
  wire \end_addr_buf_reg_n_2_[15] ;
  wire \end_addr_buf_reg_n_2_[16] ;
  wire \end_addr_buf_reg_n_2_[17] ;
  wire \end_addr_buf_reg_n_2_[18] ;
  wire \end_addr_buf_reg_n_2_[19] ;
  wire \end_addr_buf_reg_n_2_[20] ;
  wire \end_addr_buf_reg_n_2_[21] ;
  wire \end_addr_buf_reg_n_2_[22] ;
  wire \end_addr_buf_reg_n_2_[23] ;
  wire \end_addr_buf_reg_n_2_[24] ;
  wire \end_addr_buf_reg_n_2_[25] ;
  wire \end_addr_buf_reg_n_2_[26] ;
  wire \end_addr_buf_reg_n_2_[27] ;
  wire \end_addr_buf_reg_n_2_[28] ;
  wire \end_addr_buf_reg_n_2_[29] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[30] ;
  wire \end_addr_buf_reg_n_2_[31] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_8;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire end_addr_carry_n_8;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rdata_n_10;
  wire fifo_rdata_n_11;
  wire fifo_rdata_n_12;
  wire fifo_rdata_n_13;
  wire fifo_rdata_n_14;
  wire fifo_rdata_n_15;
  wire fifo_rdata_n_16;
  wire fifo_rdata_n_17;
  wire fifo_rdata_n_18;
  wire fifo_rdata_n_19;
  wire fifo_rdata_n_20;
  wire fifo_rdata_n_21;
  wire fifo_rdata_n_22;
  wire fifo_rdata_n_23;
  wire fifo_rdata_n_24;
  wire fifo_rdata_n_25;
  wire fifo_rdata_n_26;
  wire fifo_rdata_n_27;
  wire fifo_rdata_n_28;
  wire fifo_rdata_n_29;
  wire fifo_rdata_n_30;
  wire fifo_rdata_n_31;
  wire fifo_rdata_n_32;
  wire fifo_rdata_n_33;
  wire fifo_rdata_n_34;
  wire fifo_rdata_n_35;
  wire fifo_rdata_n_36;
  wire fifo_rdata_n_37;
  wire fifo_rdata_n_4;
  wire fifo_rdata_n_6;
  wire fifo_rdata_n_7;
  wire fifo_rdata_n_8;
  wire fifo_rdata_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire \i_i_reg_463_reg[8] ;
  wire invalid_len_event;
  wire invalid_len_event2;
  wire last_loop__10;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_MAXI_ARADDR;
  wire [3:0]\m_axi_MAXI_ARLEN[3] ;
  wire m_axi_MAXI_ARREADY;
  wire m_axi_MAXI_ARVALID;
  wire [32:0]m_axi_MAXI_RLAST;
  wire m_axi_MAXI_RREADY;
  wire [1:0]m_axi_MAXI_RRESP;
  wire m_axi_MAXI_RVALID;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_7;
  wire minusOp_carry_n_8;
  wire next_rreq;
  wire p_13_in;
  wire [3:0]p_1_in;
  wire p_22_in;
  wire p_23_in;
  wire [5:0]plusOp__1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__0_n_8;
  wire plusOp_carry__0_n_9;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__1_n_8;
  wire plusOp_carry__1_n_9;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__2_n_8;
  wire plusOp_carry__2_n_9;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__3_n_8;
  wire plusOp_carry__3_n_9;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire plusOp_carry_n_8;
  wire plusOp_carry_n_9;
  wire [29:0]\ram2_sum_reg_712_reg[29] ;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready;
  wire \sect_addr_buf[10]_i_1__0_n_2 ;
  wire \sect_addr_buf[11]_i_2__0_n_2 ;
  wire \sect_addr_buf[12]_i_1__0_n_2 ;
  wire \sect_addr_buf[13]_i_1__0_n_2 ;
  wire \sect_addr_buf[14]_i_1__0_n_2 ;
  wire \sect_addr_buf[15]_i_1__0_n_2 ;
  wire \sect_addr_buf[16]_i_1__0_n_2 ;
  wire \sect_addr_buf[17]_i_1__0_n_2 ;
  wire \sect_addr_buf[18]_i_1__0_n_2 ;
  wire \sect_addr_buf[19]_i_1__0_n_2 ;
  wire \sect_addr_buf[20]_i_1__0_n_2 ;
  wire \sect_addr_buf[21]_i_1__0_n_2 ;
  wire \sect_addr_buf[22]_i_1__0_n_2 ;
  wire \sect_addr_buf[23]_i_1__0_n_2 ;
  wire \sect_addr_buf[24]_i_1__0_n_2 ;
  wire \sect_addr_buf[25]_i_1__0_n_2 ;
  wire \sect_addr_buf[26]_i_1__0_n_2 ;
  wire \sect_addr_buf[27]_i_1__0_n_2 ;
  wire \sect_addr_buf[28]_i_1__0_n_2 ;
  wire \sect_addr_buf[29]_i_1__0_n_2 ;
  wire \sect_addr_buf[2]_i_1__0_n_2 ;
  wire \sect_addr_buf[30]_i_1__0_n_2 ;
  wire \sect_addr_buf[31]_i_1__0_n_2 ;
  wire \sect_addr_buf[3]_i_1__0_n_2 ;
  wire \sect_addr_buf[4]_i_1__0_n_2 ;
  wire \sect_addr_buf[5]_i_1__0_n_2 ;
  wire \sect_addr_buf[6]_i_1__0_n_2 ;
  wire \sect_addr_buf[7]_i_1__0_n_2 ;
  wire \sect_addr_buf[8]_i_1__0_n_2 ;
  wire \sect_addr_buf[9]_i_1__0_n_2 ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_8),
        .Q(\align_len_reg_n_2_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(minusOp_carry_n_7),
        .Q(\align_len_reg_n_2_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(\beat_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[31] ),
        .Q(\beat_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_37),
        .Q(data_buf[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_27),
        .Q(data_buf[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_26),
        .Q(data_buf[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_25),
        .Q(data_buf[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_24),
        .Q(data_buf[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_23),
        .Q(data_buf[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_22),
        .Q(data_buf[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_21),
        .Q(data_buf[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_20),
        .Q(data_buf[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_19),
        .Q(data_buf[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_18),
        .Q(data_buf[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_36),
        .Q(data_buf[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_17),
        .Q(data_buf[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_16),
        .Q(data_buf[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_15),
        .Q(data_buf[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_14),
        .Q(data_buf[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_13),
        .Q(data_buf[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_12),
        .Q(data_buf[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_11),
        .Q(data_buf[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_10),
        .Q(data_buf[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_9),
        .Q(data_buf[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_8),
        .Q(data_buf[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_35),
        .Q(data_buf[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_7),
        .Q(data_buf[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_6),
        .Q(data_buf[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_34),
        .Q(data_buf[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_33),
        .Q(data_buf[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_32),
        .Q(data_buf[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_31),
        .Q(data_buf[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_30),
        .Q(data_buf[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_29),
        .Q(data_buf[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(fifo_rdata_n_28),
        .Q(data_buf[9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rdata_n_4),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_34),
        .Q(m_axi_MAXI_ARVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_MAXI_ARADDR[2]),
        .I1(\m_axi_MAXI_ARLEN[3] [2]),
        .I2(\m_axi_MAXI_ARLEN[3] [1]),
        .I3(\m_axi_MAXI_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_MAXI_ARADDR[1]),
        .I1(\m_axi_MAXI_ARLEN[3] [1]),
        .I2(\m_axi_MAXI_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_MAXI_ARADDR[0]),
        .I1(\m_axi_MAXI_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_MAXI_ARADDR[4]),
        .I1(\m_axi_MAXI_ARLEN[3] [2]),
        .I2(\m_axi_MAXI_ARLEN[3] [0]),
        .I3(\m_axi_MAXI_ARLEN[3] [1]),
        .I4(\m_axi_MAXI_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_MAXI_ARADDR[3]),
        .I1(\m_axi_MAXI_ARLEN[3] [3]),
        .I2(\m_axi_MAXI_ARLEN[3] [2]),
        .I3(\m_axi_MAXI_ARLEN[3] [0]),
        .I4(\m_axi_MAXI_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_2 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_MAXI_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_MAXI_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_MAXI_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_MAXI_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 }),
        .S(m_axi_MAXI_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_MAXI_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_MAXI_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_MAXI_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_MAXI_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .S(m_axi_MAXI_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_MAXI_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_MAXI_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_MAXI_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_MAXI_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 }),
        .S(m_axi_MAXI_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_MAXI_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_MAXI_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_MAXI_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_MAXI_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .S(m_axi_MAXI_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_MAXI_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_MAXI_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_MAXI_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_MAXI_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 }),
        .S(m_axi_MAXI_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_MAXI_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_MAXI_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_MAXI_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_MAXI_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_8 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_9 }),
        .S({1'b0,m_axi_MAXI_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_MAXI_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_MAXI_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_MAXI_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_MAXI_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_MAXI_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_MAXI_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_MAXI_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_MAXI_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .S({m_axi_MAXI_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_MAXI_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_5),
        .Q(\m_axi_MAXI_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_6),
        .Q(\m_axi_MAXI_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_7),
        .Q(\m_axi_MAXI_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_9),
        .Q(\m_axi_MAXI_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(plusOp__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_2));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_36),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[2]_i_1__0_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_9),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_8),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_9),
        .Q(\end_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_8),
        .Q(\end_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_9),
        .Q(\end_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_8),
        .Q(\end_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_9),
        .Q(\end_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_8),
        .Q(\end_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_9),
        .Q(\end_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_8),
        .Q(\end_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_2 ),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_9),
        .Q(\end_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_8),
        .Q(\end_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_8),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_9),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_8),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr_carry_n_6,end_addr_carry_n_7,end_addr_carry_n_8,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O({end_addr_carry__0_n_6,end_addr_carry__0_n_7,end_addr_carry__0_n_8,end_addr_carry__0_n_9}),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O({end_addr_carry__1_n_6,end_addr_carry__1_n_7,end_addr_carry__1_n_8,end_addr_carry__1_n_9}),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O({end_addr_carry__2_n_6,end_addr_carry__2_n_7,end_addr_carry__2_n_8,end_addr_carry__2_n_9}),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O({end_addr_carry__3_n_6,end_addr_carry__3_n_7,end_addr_carry__3_n_8,end_addr_carry__3_n_9}),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O({end_addr_carry__4_n_6,end_addr_carry__4_n_7,end_addr_carry__4_n_8,end_addr_carry__4_n_9}),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O({end_addr_carry__5_n_6,end_addr_carry__5_n_7,end_addr_carry__5_n_8,end_addr_carry__5_n_9}),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_8,end_addr_carry__6_n_9}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4__0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized3_11 fifo_rctl
       (.CO(first_sect),
        .D({fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29}),
        .E(align_len),
        .O({plusOp_carry__3_n_7,plusOp_carry__3_n_8,plusOp_carry__3_n_9}),
        .Q(p_1_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_34),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_MAXI_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_5),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_8),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_6),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_7),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_9),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rctl_n_2),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_36),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event(invalid_len_event),
        .last_loop__10(last_loop__10),
        .m_axi_MAXI_ARREADY(m_axi_MAXI_ARREADY),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_23_in(p_23_in),
        .\q_reg[0] (fifo_rctl_n_33),
        .rreq_handling_reg(fifo_rctl_n_35),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .s_ready(s_ready),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_4),
        .\sect_cnt_reg[0] ({plusOp_carry_n_6,plusOp_carry_n_7,plusOp_carry_n_8,plusOp_carry_n_9}),
        .\sect_cnt_reg[0]_0 (\sect_cnt_reg_n_2_[0] ),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_6,plusOp_carry__1_n_7,plusOp_carry__1_n_8,plusOp_carry__1_n_9}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_6,plusOp_carry__2_n_7,plusOp_carry__2_n_8,plusOp_carry__2_n_9}),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_6,plusOp_carry__0_n_7,plusOp_carry__0_n_8,plusOp_carry__0_n_9}),
        .\start_addr_reg[31] ({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_buffer__parameterized1 fifo_rdata
       (.Q({data_pack,fifo_rdata_n_6,fifo_rdata_n_7,fifo_rdata_n_8,fifo_rdata_n_9,fifo_rdata_n_10,fifo_rdata_n_11,fifo_rdata_n_12,fifo_rdata_n_13,fifo_rdata_n_14,fifo_rdata_n_15,fifo_rdata_n_16,fifo_rdata_n_17,fifo_rdata_n_18,fifo_rdata_n_19,fifo_rdata_n_20,fifo_rdata_n_21,fifo_rdata_n_22,fifo_rdata_n_23,fifo_rdata_n_24,fifo_rdata_n_25,fifo_rdata_n_26,fifo_rdata_n_27,fifo_rdata_n_28,fifo_rdata_n_29,fifo_rdata_n_30,fifo_rdata_n_31,fifo_rdata_n_32,fifo_rdata_n_33,fifo_rdata_n_34,fifo_rdata_n_35,fifo_rdata_n_36,fifo_rdata_n_37}),
        .SR(SR),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (fifo_rdata_n_4),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_MAXI_RLAST(m_axi_MAXI_RLAST),
        .m_axi_MAXI_RREADY(m_axi_MAXI_RREADY),
        .m_axi_MAXI_RRESP(m_axi_MAXI_RRESP),
        .m_axi_MAXI_RVALID(m_axi_MAXI_RVALID),
        .s_ready(s_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo_12 fifo_rreq
       (.E(fifo_rreq_n_44),
        .Q({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .S({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8}),
        .SR(SR),
        .\align_len_reg[31] (invalid_len_event2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_2_[31] ,\end_addr_buf_reg_n_2_[30] ,\end_addr_buf_reg_n_2_[29] ,\end_addr_buf_reg_n_2_[28] ,\end_addr_buf_reg_n_2_[27] ,\end_addr_buf_reg_n_2_[26] ,\end_addr_buf_reg_n_2_[25] ,\end_addr_buf_reg_n_2_[24] ,\end_addr_buf_reg_n_2_[23] ,\end_addr_buf_reg_n_2_[22] ,\end_addr_buf_reg_n_2_[21] ,\end_addr_buf_reg_n_2_[20] ,\end_addr_buf_reg_n_2_[19] ,\end_addr_buf_reg_n_2_[18] ,\end_addr_buf_reg_n_2_[17] ,\end_addr_buf_reg_n_2_[16] ,\end_addr_buf_reg_n_2_[15] ,\end_addr_buf_reg_n_2_[14] ,\end_addr_buf_reg_n_2_[13] ,\end_addr_buf_reg_n_2_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg({fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_n_46),
        .fifo_rreq_valid_buf_reg_1(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43}),
        .invalid_len_event_reg_0(fifo_rreq_n_45),
        .last_loop__10(last_loop__10),
        .p_23_in(p_23_in),
        .rreq_handling_reg(fifo_rctl_n_33),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] ,\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] ,\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] ,\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] ,\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] ,\sect_cnt_reg_n_2_[0] }),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_46),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(\start_addr_buf_reg_n_2_[30] ),
        .I2(\start_addr_buf_reg_n_2_[31] ),
        .I3(\sect_cnt_reg_n_2_[19] ),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(\start_addr_buf_reg_n_2_[28] ),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(\start_addr_buf_reg_n_2_[27] ),
        .I4(\start_addr_buf_reg_n_2_[29] ),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(\start_addr_buf_reg_n_2_[25] ),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(\start_addr_buf_reg_n_2_[24] ),
        .I4(\start_addr_buf_reg_n_2_[26] ),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(\start_addr_buf_reg_n_2_[22] ),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(\start_addr_buf_reg_n_2_[21] ),
        .I4(\start_addr_buf_reg_n_2_[23] ),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(\start_addr_buf_reg_n_2_[19] ),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(\start_addr_buf_reg_n_2_[18] ),
        .I4(\start_addr_buf_reg_n_2_[20] ),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(\start_addr_buf_reg_n_2_[16] ),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(\start_addr_buf_reg_n_2_[15] ),
        .I4(\start_addr_buf_reg_n_2_[17] ),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(\start_addr_buf_reg_n_2_[13] ),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(\start_addr_buf_reg_n_2_[12] ),
        .I4(\start_addr_buf_reg_n_2_[14] ),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_45),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({NLW_minusOp_carry_CO_UNCONNECTED[3:2],minusOp_carry_n_4,minusOp_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_minusOp_carry_O_UNCONNECTED[3],minusOp_carry_n_7,minusOp_carry_n_8,NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,invalid_len_event2,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_2,plusOp_carry_n_3,plusOp_carry_n_4,plusOp_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_6,plusOp_carry_n_7,plusOp_carry_n_8,plusOp_carry_n_9}),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_2),
        .CO({plusOp_carry__0_n_2,plusOp_carry__0_n_3,plusOp_carry__0_n_4,plusOp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_6,plusOp_carry__0_n_7,plusOp_carry__0_n_8,plusOp_carry__0_n_9}),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_2),
        .CO({plusOp_carry__1_n_2,plusOp_carry__1_n_3,plusOp_carry__1_n_4,plusOp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_6,plusOp_carry__1_n_7,plusOp_carry__1_n_8,plusOp_carry__1_n_9}),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_2),
        .CO({plusOp_carry__2_n_2,plusOp_carry__2_n_3,plusOp_carry__2_n_4,plusOp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_6,plusOp_carry__2_n_7,plusOp_carry__2_n_8,plusOp_carry__2_n_9}),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_2),
        .CO({NLW_plusOp_carry__3_CO_UNCONNECTED[3:2],plusOp_carry__3_n_4,plusOp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__3_O_UNCONNECTED[3],plusOp_carry__3_n_7,plusOp_carry__3_n_8,plusOp_carry__3_n_9}),
        .S({1'b0,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_35),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D[2:1]),
        .E(p_22_in),
        .I_RDATA(I_RDATA),
        .MAXI_AWREADY(MAXI_AWREADY),
        .\MAXI_addr_1_read_reg_733_reg[0] (\MAXI_addr_1_read_reg_733_reg[0] ),
        .Q(Q[3:2]),
        .SR(SR),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_MAXI_AWREADY(ap_reg_ioackin_MAXI_AWREADY),
        .beat_valid(beat_valid),
        .\bus_equal_gen.data_buf_reg[31] (data_buf),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .s_ready(s_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice_13 rs_rreq
       (.D(D[0]),
        .E(E),
        .\MAXI_addr_1_reg_726_reg[0] (\MAXI_addr_1_reg_726_reg[0] ),
        .Q(Q[1:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\i_i_reg_463_reg[8] (\i_i_reg_463_reg[8] ),
        .\q_reg[29] (rs2f_rreq_data),
        .\ram2_sum_reg_712_reg[29] (\ram2_sum_reg_712_reg[29] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_2 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[10]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[11]_i_2__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[12]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[13]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[14]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[15]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[16]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[17]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[18]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[19]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[20]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[21]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[22]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[23]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[24]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[25]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[26]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[27]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[28]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[29]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[2]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[30]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[31]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[3]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[4]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[5]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[6]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[7]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[8]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_addr_buf[9]_i_1__0_n_2 ),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_44),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\beat_len_buf_reg_n_2_[0] ),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .I2(\end_addr_buf_reg_n_2_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[3] ),
        .I1(\end_addr_buf_reg_n_2_[3] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[4] ),
        .I1(\end_addr_buf_reg_n_2_[4] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[5] ),
        .I1(\end_addr_buf_reg_n_2_[5] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[6] ),
        .I1(\end_addr_buf_reg_n_2_[6] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[7] ),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[8] ),
        .I1(\end_addr_buf_reg_n_2_[8] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[9] ),
        .I1(\end_addr_buf_reg_n_2_[9] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[10] ),
        .I1(\end_addr_buf_reg_n_2_[10] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_2_[11] ),
        .I1(\end_addr_buf_reg_n_2_[11] ),
        .I2(\beat_len_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice
   (\tmp_reg_738_reg[0] ,
    D,
    E,
    \state_reg[0]_0 ,
    \q_reg[29] ,
    SR,
    ap_clk,
    ap_reg_ioackin_MAXI_AWREADY,
    Q,
    ap_start,
    ap_reg_ioackin_MAXI_WREADY,
    full_n_reg,
    \MAXI_addr_1_reg_726_reg[29] ,
    \ram1_reg_614_reg[29] ,
    rs2f_wreq_ack);
  output \tmp_reg_738_reg[0] ;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]\q_reg[29] ;
  input [0:0]SR;
  input ap_clk;
  input ap_reg_ioackin_MAXI_AWREADY;
  input [4:0]Q;
  input ap_start;
  input ap_reg_ioackin_MAXI_WREADY;
  input full_n_reg;
  input [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  input [29:0]\ram1_reg_614_reg[29] ;
  input rs2f_wreq_ack;

  wire [2:0]D;
  wire [0:0]E;
  wire I_AWVALID;
  wire [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_start;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_2_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [29:0]data_p2;
  wire \data_p2[0]_i_1_n_2 ;
  wire \data_p2[10]_i_1_n_2 ;
  wire \data_p2[11]_i_1_n_2 ;
  wire \data_p2[12]_i_1_n_2 ;
  wire \data_p2[13]_i_1_n_2 ;
  wire \data_p2[14]_i_1_n_2 ;
  wire \data_p2[15]_i_1_n_2 ;
  wire \data_p2[16]_i_1_n_2 ;
  wire \data_p2[17]_i_1_n_2 ;
  wire \data_p2[18]_i_1_n_2 ;
  wire \data_p2[19]_i_1_n_2 ;
  wire \data_p2[1]_i_1_n_2 ;
  wire \data_p2[20]_i_1_n_2 ;
  wire \data_p2[21]_i_1_n_2 ;
  wire \data_p2[22]_i_1_n_2 ;
  wire \data_p2[23]_i_1_n_2 ;
  wire \data_p2[24]_i_1_n_2 ;
  wire \data_p2[25]_i_1_n_2 ;
  wire \data_p2[26]_i_1_n_2 ;
  wire \data_p2[27]_i_1_n_2 ;
  wire \data_p2[28]_i_1_n_2 ;
  wire \data_p2[29]_i_2_n_2 ;
  wire \data_p2[2]_i_1_n_2 ;
  wire \data_p2[3]_i_1_n_2 ;
  wire \data_p2[4]_i_1_n_2 ;
  wire \data_p2[5]_i_1_n_2 ;
  wire \data_p2[6]_i_1_n_2 ;
  wire \data_p2[7]_i_1_n_2 ;
  wire \data_p2[8]_i_1_n_2 ;
  wire \data_p2[9]_i_1_n_2 ;
  wire full_n_reg;
  wire load_p1;
  wire load_p2;
  wire [1:0]next_st__0;
  wire [29:0]\q_reg[29] ;
  wire [29:0]\ram1_reg_614_reg[29] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_2;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \tmp_reg_738_reg[0] ;

  LUT6 #(
    .INIT(64'h0000000E00FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_MAXI_AWREADY),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\tmp_reg_738_reg[0] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_wreq_ack),
        .I4(I_AWVALID),
        .O(next_st__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_MAXI_AWREADY),
        .O(I_AWVALID));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_reg_ioackin_MAXI_AWREADY),
        .I1(\tmp_reg_738_reg[0] ),
        .I2(Q[1]),
        .I3(ap_start),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA8A8A8FFA8A8A8A8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_MAXI_AWREADY),
        .I2(\tmp_reg_738_reg[0] ),
        .I3(ap_reg_ioackin_MAXI_WREADY),
        .I4(full_n_reg),
        .I5(Q[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA8A8A8FFA8A8A8A8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_reg_ioackin_MAXI_AWREADY),
        .I2(\tmp_reg_738_reg[0] ),
        .I3(ap_reg_ioackin_MAXI_WREADY),
        .I4(full_n_reg),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [0]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [10]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [10]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [11]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [11]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [12]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [12]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [13]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [13]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [14]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [14]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [15]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [15]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [16]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [16]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [17]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [17]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [18]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [18]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [19]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [19]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [1]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [20]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [20]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [21]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [21]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [22]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [22]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [23]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [23]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [24]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [24]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [25]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [25]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [26]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [26]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [27]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [27]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [28]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [28]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00005400FF005454)) 
    \data_p1[29]_i_1 
       (.I0(ap_reg_ioackin_MAXI_AWREADY),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_2 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [29]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [29]),
        .O(\data_p1[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [2]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [3]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [3]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [4]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [4]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [5]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [5]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [6]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [6]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [7]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [7]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [8]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [8]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\MAXI_addr_1_reg_726_reg[29] [9]),
        .I4(Q[3]),
        .I5(\ram1_reg_614_reg[29] [9]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_2 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [0]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [0]),
        .O(\data_p2[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [10]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [10]),
        .O(\data_p2[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [11]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [11]),
        .O(\data_p2[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [12]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [12]),
        .O(\data_p2[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [13]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [13]),
        .O(\data_p2[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [14]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [14]),
        .O(\data_p2[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [15]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [15]),
        .O(\data_p2[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [16]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [16]),
        .O(\data_p2[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [17]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [17]),
        .O(\data_p2[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [18]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [18]),
        .O(\data_p2[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [19]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [19]),
        .O(\data_p2[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [1]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [1]),
        .O(\data_p2[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [20]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [20]),
        .O(\data_p2[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [21]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [21]),
        .O(\data_p2[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [22]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [22]),
        .O(\data_p2[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [23]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [23]),
        .O(\data_p2[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [24]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [24]),
        .O(\data_p2[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [25]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [25]),
        .O(\data_p2[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [26]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [26]),
        .O(\data_p2[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [27]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [27]),
        .O(\data_p2[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [28]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [28]),
        .O(\data_p2[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h5400)) 
    \data_p2[29]_i_1 
       (.I0(ap_reg_ioackin_MAXI_AWREADY),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\tmp_reg_738_reg[0] ),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_2 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [29]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [29]),
        .O(\data_p2[29]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [2]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [2]),
        .O(\data_p2[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [3]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [3]),
        .O(\data_p2[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [4]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [4]),
        .O(\data_p2[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [5]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [5]),
        .O(\data_p2[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [6]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [6]),
        .O(\data_p2[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [7]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [7]),
        .O(\data_p2[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [8]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [8]),
        .O(\data_p2[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\MAXI_addr_1_reg_726_reg[29] [9]),
        .I1(Q[3]),
        .I2(\ram1_reg_614_reg[29] [9]),
        .O(\data_p2[9]_i_1_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_2 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_2 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_2 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_2 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_2 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_2 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_2 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_2 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_2 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_2 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_2 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_2 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_2 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_2 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_2 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_2 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_2 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_2 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_2 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_2 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_2 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_2_n_2 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_2 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_2 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_2 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_2 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_2 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1_n_2 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_2 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_2 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(I_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(\tmp_reg_738_reg[0] ),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(\tmp_reg_738_reg[0] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(\tmp_reg_738_reg[0] ),
        .I1(I_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDF5F5F5FD)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_wreq_ack),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(ap_reg_ioackin_MAXI_AWREADY),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_reg_738[31]_i_1 
       (.I0(\tmp_reg_738_reg[0] ),
        .I1(ap_reg_ioackin_MAXI_AWREADY),
        .I2(Q[3]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice_13
   (\MAXI_addr_1_reg_726_reg[0] ,
    E,
    D,
    \state_reg[0]_0 ,
    \q_reg[29] ,
    SR,
    ap_clk,
    Q,
    \i_i_reg_463_reg[8] ,
    rs2f_rreq_ack,
    \ram2_sum_reg_712_reg[29] );
  output [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]\q_reg[29] ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input \i_i_reg_463_reg[8] ;
  input rs2f_rreq_ack;
  input [29:0]\ram2_sum_reg_712_reg[29] ;

  wire [0:0]D;
  wire [0:0]E;
  wire MAXI_ARREADY;
  wire [0:0]\MAXI_addr_1_reg_726_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_2__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \i_i_reg_463_reg[8] ;
  wire load_p1;
  wire [1:0]next_st__0;
  wire [29:0]\q_reg[29] ;
  wire [29:0]\ram2_sum_reg_712_reg[29] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(MAXI_ARREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(Q[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MAXI_addr_1_reg_726[29]_i_1 
       (.I0(MAXI_ARREADY),
        .I1(Q[1]),
        .O(\MAXI_addr_1_reg_726_reg[0] ));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[0]),
        .I1(\i_i_reg_463_reg[8] ),
        .I2(MAXI_ARREADY),
        .I3(Q[1]),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [10]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [11]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [12]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [13]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [14]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [15]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [16]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [17]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [18]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [19]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [20]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [21]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [22]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [23]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [24]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [25]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [26]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [27]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [28]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[29]_i_1__0 
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_2__0 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [29]),
        .O(\data_p1[29]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [6]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [7]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [8]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ram2_sum_reg_712_reg[29] [9]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__0_n_2 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__0 
       (.I0(Q[1]),
        .I1(MAXI_ARREADY),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ram2_sum_reg_712_reg[29] [9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(MAXI_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(MAXI_ARREADY),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(MAXI_ARREADY),
        .I1(Q[1]),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Q[1]),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "subsamble_MAXI_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice__parameterized2
   (s_ready,
    D,
    \MAXI_addr_1_read_reg_733_reg[0] ,
    E,
    I_RDATA,
    SR,
    ap_clk,
    Q,
    ap_reg_ioackin_MAXI_AWREADY,
    MAXI_AWREADY,
    \ap_CS_fsm_reg[17] ,
    \bus_equal_gen.rdata_valid_t_reg ,
    beat_valid,
    \bus_equal_gen.data_buf_reg[31] );
  output s_ready;
  output [1:0]D;
  output [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  output [0:0]E;
  output [31:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_reg_ioackin_MAXI_AWREADY;
  input MAXI_AWREADY;
  input \ap_CS_fsm_reg[17] ;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input beat_valid;
  input [31:0]\bus_equal_gen.data_buf_reg[31] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]I_RDATA;
  wire I_RVALID;
  wire MAXI_AWREADY;
  wire [0:0]\MAXI_addr_1_read_reg_733_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire beat_valid;
  wire [31:0]\bus_equal_gen.data_buf_reg[31] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__1_n_2 ;
  wire \data_p1[10]_i_1__1_n_2 ;
  wire \data_p1[11]_i_1__1_n_2 ;
  wire \data_p1[12]_i_1__1_n_2 ;
  wire \data_p1[13]_i_1__1_n_2 ;
  wire \data_p1[14]_i_1__1_n_2 ;
  wire \data_p1[15]_i_1__1_n_2 ;
  wire \data_p1[16]_i_1__1_n_2 ;
  wire \data_p1[17]_i_1__1_n_2 ;
  wire \data_p1[18]_i_1__1_n_2 ;
  wire \data_p1[19]_i_1__1_n_2 ;
  wire \data_p1[1]_i_1__1_n_2 ;
  wire \data_p1[20]_i_1__1_n_2 ;
  wire \data_p1[21]_i_1__1_n_2 ;
  wire \data_p1[22]_i_1__1_n_2 ;
  wire \data_p1[23]_i_1__1_n_2 ;
  wire \data_p1[24]_i_1__1_n_2 ;
  wire \data_p1[25]_i_1__1_n_2 ;
  wire \data_p1[26]_i_1__1_n_2 ;
  wire \data_p1[27]_i_1__1_n_2 ;
  wire \data_p1[28]_i_1__1_n_2 ;
  wire \data_p1[29]_i_1__1_n_2 ;
  wire \data_p1[2]_i_1__1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1__1_n_2 ;
  wire \data_p1[4]_i_1__1_n_2 ;
  wire \data_p1[5]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__1_n_2 ;
  wire \data_p1[7]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__1_n_2 ;
  wire \data_p1[9]_i_1__1_n_2 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next_st__0;
  wire s_ready;
  wire s_ready_t_i_1__1_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h002A3F00)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(I_RVALID),
        .I2(Q[0]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h3E020202300C0C0C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(I_RVALID),
        .I4(Q[0]),
        .I5(\bus_equal_gen.rdata_valid_t_reg ),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MAXI_addr_1_read_reg_733[31]_i_1 
       (.I0(I_RVALID),
        .I1(Q[0]),
        .O(\MAXI_addr_1_read_reg_733_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(I_RVALID),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[17] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[0]),
        .I1(I_RVALID),
        .I2(ap_reg_ioackin_MAXI_AWREADY),
        .I3(MAXI_AWREADY),
        .I4(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(s_ready),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [0]),
        .O(\data_p1[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [10]),
        .O(\data_p1[10]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [11]),
        .O(\data_p1[11]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [12]),
        .O(\data_p1[12]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [13]),
        .O(\data_p1[13]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [14]),
        .O(\data_p1[14]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [15]),
        .O(\data_p1[15]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [16]),
        .O(\data_p1[16]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [17]),
        .O(\data_p1[17]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [18]),
        .O(\data_p1[18]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [19]),
        .O(\data_p1[19]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [1]),
        .O(\data_p1[1]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [20]),
        .O(\data_p1[20]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [21]),
        .O(\data_p1[21]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [22]),
        .O(\data_p1[22]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [23]),
        .O(\data_p1[23]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [24]),
        .O(\data_p1[24]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [25]),
        .O(\data_p1[25]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [26]),
        .O(\data_p1[26]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [27]),
        .O(\data_p1[27]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [28]),
        .O(\data_p1[28]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [29]),
        .O(\data_p1[29]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [2]),
        .O(\data_p1[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [30]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h0080C0AA)) 
    \data_p1[31]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(I_RVALID),
        .I2(Q[0]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [3]),
        .O(\data_p1[3]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [4]),
        .O(\data_p1[4]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [5]),
        .O(\data_p1[5]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [6]),
        .O(\data_p1[6]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [7]),
        .O(\data_p1[7]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [8]),
        .O(\data_p1[8]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[31] [9]),
        .O(\data_p1[9]_i_1__1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_2 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_2 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_2 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_2 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_2 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_2 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_2 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_2 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_2 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_2 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_2 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_2 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_2 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_2 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_2 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_2 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_2 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_2 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_2 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_2 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_2 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_2 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_2 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_2 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_2 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_2 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_2 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_2 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_2 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_2 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(s_ready),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[31] [9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFC0D500FFFF)) 
    s_ready_t_i_1__1
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(I_RVALID),
        .I2(Q[0]),
        .I3(s_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(s_ready),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__1 
       (.I0(s_ready),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(Q[0]),
        .I3(state),
        .I4(I_RVALID),
        .O(\state[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \state[1]_i_1__1 
       (.I0(state),
        .I1(I_RVALID),
        .I2(Q[0]),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(I_RVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_throttl
   (Q,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    D,
    p_4_out__4,
    AWLEN,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]D;
  input p_4_out__4;
  input [2:0]AWLEN;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.throttl_cnt[7]_i_4_n_2 ;
  wire [7:1]\conservative_gen.throttl_cnt_reg__0 ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire [7:1]p_0_in;
  wire p_4_out__4;
  wire req_en__6;

  LUT4 #(
    .INIT(16'hF099)) 
    \conservative_gen.throttl_cnt[1]_i_1 
       (.I0(Q),
        .I1(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I2(AWLEN[0]),
        .I3(p_4_out__4),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \conservative_gen.throttl_cnt[2]_i_1 
       (.I0(\conservative_gen.throttl_cnt_reg__0 [2]),
        .I1(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I2(Q),
        .I3(p_4_out__4),
        .I4(AWLEN[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \conservative_gen.throttl_cnt[3]_i_1 
       (.I0(\conservative_gen.throttl_cnt_reg__0 [3]),
        .I1(Q),
        .I2(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I3(\conservative_gen.throttl_cnt_reg__0 [2]),
        .I4(p_4_out__4),
        .I5(AWLEN[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \conservative_gen.throttl_cnt[4]_i_1 
       (.I0(p_4_out__4),
        .I1(\conservative_gen.throttl_cnt_reg__0 [3]),
        .I2(Q),
        .I3(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I4(\conservative_gen.throttl_cnt_reg__0 [2]),
        .I5(\conservative_gen.throttl_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h21)) 
    \conservative_gen.throttl_cnt[5]_i_1 
       (.I0(\conservative_gen.throttl_cnt[7]_i_4_n_2 ),
        .I1(p_4_out__4),
        .I2(\conservative_gen.throttl_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \conservative_gen.throttl_cnt[6]_i_1 
       (.I0(\conservative_gen.throttl_cnt[7]_i_4_n_2 ),
        .I1(\conservative_gen.throttl_cnt_reg__0 [5]),
        .I2(p_4_out__4),
        .I3(\conservative_gen.throttl_cnt_reg__0 [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \conservative_gen.throttl_cnt[7]_i_2 
       (.I0(\conservative_gen.throttl_cnt_reg__0 [5]),
        .I1(\conservative_gen.throttl_cnt[7]_i_4_n_2 ),
        .I2(\conservative_gen.throttl_cnt_reg__0 [6]),
        .I3(p_4_out__4),
        .I4(\conservative_gen.throttl_cnt_reg__0 [7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \conservative_gen.throttl_cnt[7]_i_4 
       (.I0(\conservative_gen.throttl_cnt_reg__0 [3]),
        .I1(Q),
        .I2(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I3(\conservative_gen.throttl_cnt_reg__0 [2]),
        .I4(\conservative_gen.throttl_cnt_reg__0 [4]),
        .O(\conservative_gen.throttl_cnt[7]_i_4_n_2 ));
  FDRE \conservative_gen.throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [1]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [2]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [3]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [4]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [5]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [6]),
        .R(SR));
  FDRE \conservative_gen.throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(\conservative_gen.throttl_cnt_reg__0 [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\conservative_gen.throttl_cnt_reg__0 [7]),
        .I1(\conservative_gen.throttl_cnt_reg__0 [6]),
        .I2(Q),
        .I3(\conservative_gen.throttl_cnt_reg__0 [1]),
        .O(\could_multi_bursts.loop_cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    m_axi_MAXI_AWVALID_INST_0_i_1
       (.I0(\conservative_gen.throttl_cnt_reg__0 [1]),
        .I1(Q),
        .I2(\conservative_gen.throttl_cnt_reg__0 [6]),
        .I3(\conservative_gen.throttl_cnt_reg__0 [7]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] ),
        .O(req_en__6));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_MAXI_AWVALID_INST_0_i_2
       (.I0(\conservative_gen.throttl_cnt_reg__0 [3]),
        .I1(\conservative_gen.throttl_cnt_reg__0 [2]),
        .I2(\conservative_gen.throttl_cnt_reg__0 [5]),
        .I3(\conservative_gen.throttl_cnt_reg__0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_write
   (mem_reg,
    SR,
    MAXI_AWREADY,
    m_axi_MAXI_BREADY,
    empty_n_tmp_reg,
    m_axi_MAXI_WVALID,
    m_axi_MAXI_WLAST,
    D,
    E,
    ap_ready,
    \ap_CS_fsm_reg[25] ,
    m_axi_MAXI_AWADDR,
    \m_axi_MAXI_AWLEN[3] ,
    \conservative_gen.throttl_cnt_reg[0] ,
    p_4_out__4,
    \conservative_gen.throttl_cnt_reg[7] ,
    m_axi_MAXI_AWVALID,
    m_axi_MAXI_WDATA,
    m_axi_MAXI_WSTRB,
    ap_clk,
    Q,
    ap_reg_ioackin_MAXI_WREADY,
    grp_AXIvideo2Mat_fu_495_ap_done,
    ap_rst_n,
    ap_reg_ioackin_MAXI_AWREADY,
    ap_start,
    stream_process_TREADY33_in,
    stream_process_V_keep_V_1_ack_in,
    stream_process_V_data_V_1_ack_in,
    stream_process_V_user_V_1_ack_in,
    stream_process_V_strb_V_1_ack_in,
    stream_process_V_id_V_1_ack_in,
    stream_process_V_last_V_1_ack_in,
    \MAXI_addr_1_reg_726_reg[29] ,
    \ram1_reg_614_reg[29] ,
    \tmp_reg_738_reg[31] ,
    m_axi_MAXI_AWREADY,
    req_en__6,
    \conservative_gen.throttl_cnt_reg[0]_0 ,
    m_axi_MAXI_WREADY,
    \conservative_gen.throttl_cnt_reg[7]_0 ,
    \conservative_gen.throttl_cnt_reg[3] ,
    m_axi_MAXI_BVALID,
    \ap_CS_fsm_reg[7] );
  output mem_reg;
  output [0:0]SR;
  output MAXI_AWREADY;
  output m_axi_MAXI_BREADY;
  output empty_n_tmp_reg;
  output m_axi_MAXI_WVALID;
  output m_axi_MAXI_WLAST;
  output [5:0]D;
  output [0:0]E;
  output ap_ready;
  output \ap_CS_fsm_reg[25] ;
  output [29:0]m_axi_MAXI_AWADDR;
  output [3:0]\m_axi_MAXI_AWLEN[3] ;
  output [0:0]\conservative_gen.throttl_cnt_reg[0] ;
  output p_4_out__4;
  output [0:0]\conservative_gen.throttl_cnt_reg[7] ;
  output m_axi_MAXI_AWVALID;
  output [31:0]m_axi_MAXI_WDATA;
  output [3:0]m_axi_MAXI_WSTRB;
  input ap_clk;
  input [6:0]Q;
  input ap_reg_ioackin_MAXI_WREADY;
  input grp_AXIvideo2Mat_fu_495_ap_done;
  input ap_rst_n;
  input ap_reg_ioackin_MAXI_AWREADY;
  input ap_start;
  input stream_process_TREADY33_in;
  input stream_process_V_keep_V_1_ack_in;
  input stream_process_V_data_V_1_ack_in;
  input stream_process_V_user_V_1_ack_in;
  input stream_process_V_strb_V_1_ack_in;
  input stream_process_V_id_V_1_ack_in;
  input stream_process_V_last_V_1_ack_in;
  input [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  input [29:0]\ram1_reg_614_reg[29] ;
  input [31:0]\tmp_reg_738_reg[31] ;
  input m_axi_MAXI_AWREADY;
  input req_en__6;
  input [0:0]\conservative_gen.throttl_cnt_reg[0]_0 ;
  input m_axi_MAXI_WREADY;
  input \conservative_gen.throttl_cnt_reg[7]_0 ;
  input \conservative_gen.throttl_cnt_reg[3] ;
  input m_axi_MAXI_BVALID;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire MAXI_AWREADY;
  wire [29:0]\MAXI_addr_1_reg_726_reg[29] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire align_len2;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_reg_ioackin_MAXI_AWREADY;
  wire ap_reg_ioackin_MAXI_WREADY;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \conservative_gen.throttl_cnt[7]_i_5_n_2 ;
  wire [0:0]\conservative_gen.throttl_cnt_reg[0] ;
  wire [0:0]\conservative_gen.throttl_cnt_reg[0]_0 ;
  wire \conservative_gen.throttl_cnt_reg[3] ;
  wire [0:0]\conservative_gen.throttl_cnt_reg[7] ;
  wire \conservative_gen.throttl_cnt_reg[7]_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [3:0]data;
  wire [31:2]data1;
  wire empty_n_tmp_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_67;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire full_n0_in;
  wire grp_AXIvideo2Mat_fu_495_ap_done;
  wire if_empty_n;
  wire invalid_len_event;
  wire invalid_len_event_1;
  wire invalid_len_event_2;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_MAXI_AWADDR;
  wire [3:0]\m_axi_MAXI_AWLEN[3] ;
  wire m_axi_MAXI_AWREADY;
  wire m_axi_MAXI_AWVALID;
  wire m_axi_MAXI_BREADY;
  wire m_axi_MAXI_BVALID;
  wire [31:0]m_axi_MAXI_WDATA;
  wire m_axi_MAXI_WLAST;
  wire m_axi_MAXI_WREADY;
  wire [3:0]m_axi_MAXI_WSTRB;
  wire m_axi_MAXI_WVALID;
  wire mem_reg;
  wire [31:2]minusOp;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire next_resp;
  wire next_resp0;
  wire [19:0]p_0_in0_in;
  wire p_13_in;
  wire p_32_in;
  wire p_4_out__4;
  wire [5:0]plusOp;
  wire [7:0]plusOp__0;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__0_n_8;
  wire plusOp_carry__0_n_9;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__1_n_8;
  wire plusOp_carry__1_n_9;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__2_n_8;
  wire plusOp_carry__2_n_9;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__3_n_8;
  wire plusOp_carry__3_n_9;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire plusOp_carry_n_8;
  wire plusOp_carry_n_9;
  wire push;
  wire [29:0]q;
  wire [29:0]\ram1_reg_614_reg[29] ;
  wire rdreq33_out;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire stream_process_TREADY33_in;
  wire stream_process_V_data_V_1_ack_in;
  wire stream_process_V_id_V_1_ack_in;
  wire stream_process_V_keep_V_1_ack_in;
  wire stream_process_V_last_V_1_ack_in;
  wire stream_process_V_strb_V_1_ack_in;
  wire stream_process_V_user_V_1_ack_in;
  wire [31:0]\tmp_reg_738_reg[31] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_2;
  wire wrreq24_out;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(minusOp[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(minusOp[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_4));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\align_len_reg_n_2_[31] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_buffer buff_wdata
       (.D({D[5],D[3]}),
        .E(p_13_in),
        .Q({Q[5],Q[3:2]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_MAXI_WREADY(ap_reg_ioackin_MAXI_WREADY),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_MAXI_WVALID),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43}),
        .grp_AXIvideo2Mat_fu_495_ap_done(grp_AXIvideo2Mat_fu_495_ap_done),
        .if_empty_n(if_empty_n),
        .m_axi_MAXI_WREADY(m_axi_MAXI_WREADY),
        .mem_reg_0(mem_reg),
        .\tmp_reg_738_reg[31] (\tmp_reg_738_reg[31] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(m_axi_MAXI_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(m_axi_MAXI_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_MAXI_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_MAXI_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_MAXI_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_MAXI_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_MAXI_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_MAXI_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_MAXI_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_MAXI_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_MAXI_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_MAXI_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_MAXI_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_MAXI_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_MAXI_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_MAXI_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_MAXI_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_MAXI_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_MAXI_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_MAXI_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_17),
        .Q(m_axi_MAXI_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_16),
        .Q(m_axi_MAXI_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_15),
        .Q(m_axi_MAXI_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_14),
        .Q(m_axi_MAXI_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_MAXI_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_13),
        .Q(m_axi_MAXI_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_12),
        .Q(m_axi_MAXI_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_MAXI_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_MAXI_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_MAXI_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_MAXI_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_MAXI_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_MAXI_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_MAXI_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized1 \bus_equal_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .Q({sect_len_buf,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_19 ),
        .\bus_equal_gen.WVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_18 ),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_MAXI_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_6 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.len_cnt_reg__0 ),
        .\conservative_gen.throttl_cnt_reg[3] (\conservative_gen.throttl_cnt_reg[3] ),
        .\conservative_gen.throttl_cnt_reg[7] (\conservative_gen.throttl_cnt_reg[7]_0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_15 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_equal_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_equal_gen.fifo_burst_n_12 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_20 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_equal_gen.fifo_burst_n_3 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_14 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .full_n0_in(full_n0_in),
        .if_empty_n(if_empty_n),
        .in(data),
        .invalid_len_event_2(invalid_len_event_2),
        .m_axi_MAXI_AWREADY(m_axi_MAXI_AWREADY),
        .m_axi_MAXI_WLAST(m_axi_MAXI_WLAST),
        .m_axi_MAXI_WREADY(m_axi_MAXI_WREADY),
        .p_32_in(p_32_in),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_16 ),
        .req_en__6(req_en__6),
        .\sect_addr_buf_reg[2] (\bus_equal_gen.fifo_burst_n_5 ),
        .\sect_cnt_reg[18] (last_sect),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_17 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_2),
        .wrreq24_out(wrreq24_out));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(plusOp__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_6 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(tmp_strb[0]),
        .Q(m_axi_MAXI_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(tmp_strb[1]),
        .Q(m_axi_MAXI_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(tmp_strb[2]),
        .Q(m_axi_MAXI_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(tmp_strb[3]),
        .Q(m_axi_MAXI_WSTRB[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \conservative_gen.throttl_cnt[0]_i_1 
       (.I0(\m_axi_MAXI_AWLEN[3] [0]),
        .I1(p_4_out__4),
        .I2(\conservative_gen.throttl_cnt_reg[0]_0 ),
        .O(\conservative_gen.throttl_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \conservative_gen.throttl_cnt[7]_i_1 
       (.I0(req_en__6),
        .I1(m_axi_MAXI_WREADY),
        .I2(m_axi_MAXI_WVALID),
        .I3(p_4_out__4),
        .O(\conservative_gen.throttl_cnt_reg[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \conservative_gen.throttl_cnt[7]_i_3 
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .I2(\conservative_gen.throttl_cnt[7]_i_5_n_2 ),
        .O(p_4_out__4));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \conservative_gen.throttl_cnt[7]_i_5 
       (.I0(\m_axi_MAXI_AWLEN[3] [2]),
        .I1(\m_axi_MAXI_AWLEN[3] [3]),
        .I2(\m_axi_MAXI_AWLEN[3] [0]),
        .I3(\m_axi_MAXI_AWLEN[3] [1]),
        .I4(m_axi_MAXI_AWREADY),
        .O(\conservative_gen.throttl_cnt[7]_i_5_n_2 ));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_MAXI_AWADDR[2]),
        .I1(\m_axi_MAXI_AWLEN[3] [2]),
        .I2(\m_axi_MAXI_AWLEN[3] [1]),
        .I3(\m_axi_MAXI_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_MAXI_AWADDR[1]),
        .I1(\m_axi_MAXI_AWLEN[3] [1]),
        .I2(\m_axi_MAXI_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_MAXI_AWADDR[0]),
        .I1(\m_axi_MAXI_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_MAXI_AWADDR[4]),
        .I1(\m_axi_MAXI_AWLEN[3] [2]),
        .I2(\m_axi_MAXI_AWLEN[3] [0]),
        .I3(\m_axi_MAXI_AWLEN[3] [1]),
        .I4(\m_axi_MAXI_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_MAXI_AWADDR[3]),
        .I1(\m_axi_MAXI_AWLEN[3] [3]),
        .I2(\m_axi_MAXI_AWLEN[3] [2]),
        .I3(\m_axi_MAXI_AWLEN[3] [0]),
        .I4(\m_axi_MAXI_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[10]),
        .Q(m_axi_MAXI_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[11]),
        .Q(m_axi_MAXI_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[12]),
        .Q(m_axi_MAXI_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S(m_axi_MAXI_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[13]),
        .Q(m_axi_MAXI_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[14]),
        .Q(m_axi_MAXI_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[15]),
        .Q(m_axi_MAXI_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[16]),
        .Q(m_axi_MAXI_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_MAXI_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[17]),
        .Q(m_axi_MAXI_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[18]),
        .Q(m_axi_MAXI_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[19]),
        .Q(m_axi_MAXI_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[20]),
        .Q(m_axi_MAXI_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_MAXI_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[21]),
        .Q(m_axi_MAXI_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[22]),
        .Q(m_axi_MAXI_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[23]),
        .Q(m_axi_MAXI_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[24]),
        .Q(m_axi_MAXI_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_MAXI_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[25]),
        .Q(m_axi_MAXI_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[26]),
        .Q(m_axi_MAXI_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[27]),
        .Q(m_axi_MAXI_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[28]),
        .Q(m_axi_MAXI_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_MAXI_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[29]),
        .Q(m_axi_MAXI_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[2]),
        .Q(m_axi_MAXI_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[30]),
        .Q(m_axi_MAXI_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[31]),
        .Q(m_axi_MAXI_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_MAXI_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[3]),
        .Q(m_axi_MAXI_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[4]),
        .Q(m_axi_MAXI_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_MAXI_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[5]),
        .Q(m_axi_MAXI_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[6]),
        .Q(m_axi_MAXI_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[7]),
        .Q(m_axi_MAXI_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[8]),
        .Q(m_axi_MAXI_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_MAXI_AWADDR[4:3]}),
        .O(data1[8:5]),
        .S({m_axi_MAXI_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(awaddr_tmp[9]),
        .Q(m_axi_MAXI_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(data[0]),
        .Q(\m_axi_MAXI_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(data[1]),
        .Q(\m_axi_MAXI_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(data[2]),
        .Q(\m_axi_MAXI_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(data[3]),
        .Q(\m_axi_MAXI_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(plusOp[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(wrreq24_out),
        .D(plusOp[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized3 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .full_n0_in(full_n0_in),
        .full_n_tmp_reg_0(m_axi_MAXI_BREADY),
        .in(invalid_len_event_2),
        .m_axi_MAXI_BVALID(m_axi_MAXI_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[5] (\bus_equal_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_11 ),
        .wrreq24_out(wrreq24_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo__parameterized5 fifo_resp_to_user
       (.D(D[0]),
        .Q({Q[6],Q[0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .empty_n_tmp_reg_0(empty_n_tmp_reg),
        .m_axi_MAXI_BREADY(m_axi_MAXI_BREADY),
        .push(push),
        .stream_process_TREADY33_in(stream_process_TREADY33_in),
        .stream_process_V_data_V_1_ack_in(stream_process_V_data_V_1_ack_in),
        .stream_process_V_id_V_1_ack_in(stream_process_V_id_V_1_ack_in),
        .stream_process_V_keep_V_1_ack_in(stream_process_V_keep_V_1_ack_in),
        .stream_process_V_last_V_1_ack_in(stream_process_V_last_V_1_ack_in),
        .stream_process_V_strb_V_1_ack_in(stream_process_V_strb_V_1_ack_in),
        .stream_process_V_user_V_1_ack_in(stream_process_V_user_V_1_ack_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_fifo fifo_wreq
       (.D({fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57}),
        .E(align_len0),
        .O({plusOp_carry__3_n_7,plusOp_carry__3_n_8,plusOp_carry__3_n_9}),
        .Q({fifo_wreq_data,q}),
        .S({fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62}),
        .SR(SR),
        .\align_len_reg[31] (fifo_wreq_n_4),
        .\align_len_reg[31]_0 ({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65}),
        .\align_len_reg[31]_1 (align_len2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[29] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .invalid_len_event_reg(fifo_wreq_n_58),
        .p_32_in(p_32_in),
        .rdreq33_out(rdreq33_out),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_n_67),
        .\sect_cnt_reg[0]_0 ({plusOp_carry_n_6,plusOp_carry_n_7,plusOp_carry_n_8,plusOp_carry_n_9}),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_6,plusOp_carry__1_n_7,plusOp_carry__1_n_8,plusOp_carry__1_n_9}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_6,plusOp_carry__2_n_7,plusOp_carry__2_n_8,plusOp_carry__2_n_9}),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] (sect_cnt),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_6,plusOp_carry__0_n_7,plusOp_carry__0_n_8,plusOp_carry__0_n_9}),
        .\start_addr_reg[31] ({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_16 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(sect_cnt[18]),
        .I1(start_addr_buf[30]),
        .I2(start_addr_buf[31]),
        .I3(sect_cnt[19]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[16]),
        .I1(start_addr_buf[28]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[17]),
        .I5(start_addr_buf[29]),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt[13]),
        .I1(start_addr_buf[25]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[14]),
        .I5(start_addr_buf[26]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt[10]),
        .I1(start_addr_buf[22]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[11]),
        .I5(start_addr_buf[23]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[7]),
        .I1(start_addr_buf[19]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(sect_cnt[8]),
        .I5(start_addr_buf[20]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(sect_cnt[4]),
        .I1(start_addr_buf[16]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[5]),
        .I5(start_addr_buf[17]),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(sect_cnt[1]),
        .I1(start_addr_buf[13]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt[2]),
        .I5(start_addr_buf[14]),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_1_reg
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(invalid_len_event),
        .Q(invalid_len_event_1),
        .R(SR));
  FDRE invalid_len_event_2_reg
       (.C(ap_clk),
        .CE(p_32_in),
        .D(invalid_len_event_1),
        .Q(invalid_len_event_2),
        .R(SR));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(fifo_wreq_n_58),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65}));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_MAXI_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_MAXI_AWVALID));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({NLW_minusOp_carry_CO_UNCONNECTED[3:2],minusOp_carry_n_4,minusOp_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({NLW_minusOp_carry_O_UNCONNECTED[3],minusOp[31],minusOp[2],NLW_minusOp_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,align_len2,1'b1}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_2,plusOp_carry_n_3,plusOp_carry_n_4,plusOp_carry_n_5}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_6,plusOp_carry_n_7,plusOp_carry_n_8,plusOp_carry_n_9}),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_2),
        .CO({plusOp_carry__0_n_2,plusOp_carry__0_n_3,plusOp_carry__0_n_4,plusOp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_6,plusOp_carry__0_n_7,plusOp_carry__0_n_8,plusOp_carry__0_n_9}),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_2),
        .CO({plusOp_carry__1_n_2,plusOp_carry__1_n_3,plusOp_carry__1_n_4,plusOp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_6,plusOp_carry__1_n_7,plusOp_carry__1_n_8,plusOp_carry__1_n_9}),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_2),
        .CO({plusOp_carry__2_n_2,plusOp_carry__2_n_3,plusOp_carry__2_n_4,plusOp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_6,plusOp_carry__2_n_7,plusOp_carry__2_n_8,plusOp_carry__2_n_9}),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_2),
        .CO({NLW_plusOp_carry__3_CO_UNCONNECTED[3:2],plusOp_carry__3_n_4,plusOp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__3_O_UNCONNECTED[3],plusOp_carry__3_n_7,plusOp_carry__3_n_8,plusOp_carry__3_n_9}),
        .S({1'b0,sect_cnt[19:17]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_MAXI_m_axi_reg_slice rs_wreq
       (.D({D[4],D[2:1]}),
        .E(E),
        .\MAXI_addr_1_reg_726_reg[29] (\MAXI_addr_1_reg_726_reg[29] ),
        .Q({Q[5:4],Q[2:0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_MAXI_AWREADY(ap_reg_ioackin_MAXI_AWREADY),
        .ap_reg_ioackin_MAXI_WREADY(ap_reg_ioackin_MAXI_WREADY),
        .ap_start(ap_start),
        .full_n_reg(mem_reg),
        .\q_reg[29] (rs2f_wreq_data),
        .\ram1_reg_614_reg[29] (\ram1_reg_614_reg[29] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid),
        .\tmp_reg_738_reg[0] (MAXI_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_67),
        .D(fifo_wreq_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(start_addr_buf[2]),
        .I2(\end_addr_buf_reg_n_2_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_2_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_2_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_2_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_2_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_2_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(start_addr_buf[9]),
        .I1(\end_addr_buf_reg_n_2_[9] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_2_[10] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(start_addr_buf[11]),
        .I1(\end_addr_buf_reg_n_2_[11] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(rdreq33_out),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[8]),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[9]),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[10]),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[11]),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[12]),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[13]),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[14]),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[15]),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[16]),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[17]),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[18]),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[19]),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[20]),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[21]),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[22]),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[23]),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[24]),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[25]),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[26]),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[27]),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[0]),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[28]),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[29]),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[1]),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[2]),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[3]),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[4]),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[5]),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[6]),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q[7]),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(wreq_handling_reg_n_2),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_mulcud
   (P,
    tmp_93_reg_3630,
    ap_block_pp0_stage0_subdone2_in,
    \r_V_5_reg_383_reg[29] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    p,
    exitcond_reg_354_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_90_fu_278_p3,
    Q,
    \exitcond_reg_354_reg[0] ,
    img0_data_stream_2_s_empty_n,
    img0_data_stream_0_s_empty_n,
    img0_data_stream_1_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter4_reg,
    img1_data_stream_1_s_full_n,
    \exitcond_reg_354_pp0_iter3_reg_reg[0] ,
    img1_data_stream_0_s_full_n,
    img1_data_stream_2_s_full_n);
  output [8:0]P;
  output tmp_93_reg_3630;
  output ap_block_pp0_stage0_subdone2_in;
  output \r_V_5_reg_383_reg[29] ;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [28:0]p;
  input exitcond_reg_354_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_90_fu_278_p3;
  input [0:0]Q;
  input \exitcond_reg_354_reg[0] ;
  input img0_data_stream_2_s_empty_n;
  input img0_data_stream_0_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter4_reg;
  input img1_data_stream_1_s_full_n;
  input \exitcond_reg_354_pp0_iter3_reg_reg[0] ;
  input img1_data_stream_0_s_full_n;
  input img1_data_stream_2_s_full_n;

  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire exitcond_reg_354_pp0_iter2_reg;
  wire \exitcond_reg_354_pp0_iter3_reg_reg[0] ;
  wire \exitcond_reg_354_reg[0] ;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire [28:0]p;
  wire \r_V_5_reg_383_reg[29] ;
  wire tmp_90_fu_278_p3;
  wire tmp_93_reg_3630;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_mulcud_DSP48_1 subsamble_mac_mulcud_DSP48_1_U
       (.P(P),
        .Q(Q),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .exitcond_reg_354_pp0_iter2_reg(exitcond_reg_354_pp0_iter2_reg),
        .\exitcond_reg_354_pp0_iter3_reg_reg[0] (\exitcond_reg_354_pp0_iter3_reg_reg[0] ),
        .\exitcond_reg_354_reg[0] (\exitcond_reg_354_reg[0] ),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .p_0(ap_block_pp0_stage0_subdone),
        .p_1(p),
        .\r_V_5_reg_383_reg[29] (\r_V_5_reg_383_reg[29] ),
        .tmp_90_fu_278_p3(tmp_90_fu_278_p3),
        .tmp_93_reg_3630(tmp_93_reg_3630));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_mulcud_DSP48_1
   (P,
    tmp_93_reg_3630,
    ap_block_pp0_stage0_subdone2_in,
    \r_V_5_reg_383_reg[29] ,
    p_0,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    p_1,
    exitcond_reg_354_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_90_fu_278_p3,
    Q,
    \exitcond_reg_354_reg[0] ,
    img0_data_stream_2_s_empty_n,
    img0_data_stream_0_s_empty_n,
    img0_data_stream_1_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter4_reg,
    img1_data_stream_1_s_full_n,
    \exitcond_reg_354_pp0_iter3_reg_reg[0] ,
    img1_data_stream_0_s_full_n,
    img1_data_stream_2_s_full_n);
  output [8:0]P;
  output tmp_93_reg_3630;
  output ap_block_pp0_stage0_subdone2_in;
  output \r_V_5_reg_383_reg[29] ;
  output p_0;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [28:0]p_1;
  input exitcond_reg_354_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_90_fu_278_p3;
  input [0:0]Q;
  input \exitcond_reg_354_reg[0] ;
  input img0_data_stream_2_s_empty_n;
  input img0_data_stream_0_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter4_reg;
  input img1_data_stream_1_s_full_n;
  input \exitcond_reg_354_pp0_iter3_reg_reg[0] ;
  input img1_data_stream_0_s_full_n;
  input img1_data_stream_2_s_full_n;

  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire exitcond_reg_354_pp0_iter2_reg;
  wire \exitcond_reg_354_pp0_iter3_reg_reg[0] ;
  wire \exitcond_reg_354_reg[0] ;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire p_0;
  wire [28:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_5_reg_383_reg[29] ;
  wire r_V_reg_378_reg_i_4_n_2;
  wire tmp_90_fu_278_p3;
  wire tmp_93_reg_3630;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[0][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_93_reg_3630),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(p_0),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \r_V_5_reg_383[29]_i_1 
       (.I0(P[8]),
        .I1(exitcond_reg_354_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_0),
        .I4(tmp_90_fu_278_p3),
        .O(\r_V_5_reg_383_reg[29] ));
  LUT3 #(
    .INIT(8'h04)) 
    r_V_reg_378_reg_i_1
       (.I0(p_0),
        .I1(Q),
        .I2(\exitcond_reg_354_reg[0] ),
        .O(tmp_93_reg_3630));
  LUT6 #(
    .INIT(64'hFFFFFFFF070F0000)) 
    r_V_reg_378_reg_i_3
       (.I0(img0_data_stream_2_s_empty_n),
        .I1(img0_data_stream_0_s_empty_n),
        .I2(\exitcond_reg_354_reg[0] ),
        .I3(img0_data_stream_1_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(r_V_reg_378_reg_i_4_n_2),
        .O(p_0));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    r_V_reg_378_reg_i_4
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(img1_data_stream_1_s_full_n),
        .I2(\exitcond_reg_354_pp0_iter3_reg_reg[0] ),
        .I3(img1_data_stream_0_s_full_n),
        .I4(img1_data_stream_2_s_full_n),
        .O(r_V_reg_378_reg_i_4_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_muldEe
   (p,
    tmp_93_reg_3630,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    PCOUT);
  output [28:0]p;
  input tmp_93_reg_3630;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p;
  wire tmp_93_reg_3630;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_muldEe_DSP48_2 subsamble_mac_muldEe_DSP48_2_U
       (.PCOUT(PCOUT),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp_93_reg_3630(tmp_93_reg_3630));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble_mac_muldEe_DSP48_2
   (p_0,
    tmp_93_reg_3630,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    PCOUT);
  output [28:0]p_0;
  input tmp_93_reg_3630;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p_0;
  wire tmp_93_reg_3630;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[0][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_93_reg_3630),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "system_subsamble_0_0,subsamble,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "subsamble,Vivado 2018.2.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_r_AWADDR,
    s_axi_AXILiteS_r_AWVALID,
    s_axi_AXILiteS_r_AWREADY,
    s_axi_AXILiteS_r_WDATA,
    s_axi_AXILiteS_r_WSTRB,
    s_axi_AXILiteS_r_WVALID,
    s_axi_AXILiteS_r_WREADY,
    s_axi_AXILiteS_r_BRESP,
    s_axi_AXILiteS_r_BVALID,
    s_axi_AXILiteS_r_BREADY,
    s_axi_AXILiteS_r_ARADDR,
    s_axi_AXILiteS_r_ARVALID,
    s_axi_AXILiteS_r_ARREADY,
    s_axi_AXILiteS_r_RDATA,
    s_axi_AXILiteS_r_RRESP,
    s_axi_AXILiteS_r_RVALID,
    s_axi_AXILiteS_r_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_MAXI_AWADDR,
    m_axi_MAXI_AWLEN,
    m_axi_MAXI_AWSIZE,
    m_axi_MAXI_AWBURST,
    m_axi_MAXI_AWLOCK,
    m_axi_MAXI_AWREGION,
    m_axi_MAXI_AWCACHE,
    m_axi_MAXI_AWPROT,
    m_axi_MAXI_AWQOS,
    m_axi_MAXI_AWVALID,
    m_axi_MAXI_AWREADY,
    m_axi_MAXI_WDATA,
    m_axi_MAXI_WSTRB,
    m_axi_MAXI_WLAST,
    m_axi_MAXI_WVALID,
    m_axi_MAXI_WREADY,
    m_axi_MAXI_BRESP,
    m_axi_MAXI_BVALID,
    m_axi_MAXI_BREADY,
    m_axi_MAXI_ARADDR,
    m_axi_MAXI_ARLEN,
    m_axi_MAXI_ARSIZE,
    m_axi_MAXI_ARBURST,
    m_axi_MAXI_ARLOCK,
    m_axi_MAXI_ARREGION,
    m_axi_MAXI_ARCACHE,
    m_axi_MAXI_ARPROT,
    m_axi_MAXI_ARQOS,
    m_axi_MAXI_ARVALID,
    m_axi_MAXI_ARREADY,
    m_axi_MAXI_RDATA,
    m_axi_MAXI_RRESP,
    m_axi_MAXI_RLAST,
    m_axi_MAXI_RVALID,
    m_axi_MAXI_RREADY,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TDEST,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_process_TVALID,
    stream_process_TREADY,
    stream_process_TDATA,
    stream_process_TDEST,
    stream_process_TKEEP,
    stream_process_TSTRB,
    stream_process_TUSER,
    stream_process_TLAST,
    stream_process_TID);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 1.33333e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) input s_axi_AXILiteS_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_AXILiteS_r, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 1.33333e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [4:0]s_axi_AXILiteS_r_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r AWVALID" *) input s_axi_AXILiteS_r_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r AWREADY" *) output s_axi_AXILiteS_r_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r WDATA" *) input [31:0]s_axi_AXILiteS_r_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r WSTRB" *) input [3:0]s_axi_AXILiteS_r_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r WVALID" *) input s_axi_AXILiteS_r_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r WREADY" *) output s_axi_AXILiteS_r_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r BRESP" *) output [1:0]s_axi_AXILiteS_r_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r BVALID" *) output s_axi_AXILiteS_r_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r BREADY" *) input s_axi_AXILiteS_r_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r ARADDR" *) input [4:0]s_axi_AXILiteS_r_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r ARVALID" *) input s_axi_AXILiteS_r_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r ARREADY" *) output s_axi_AXILiteS_r_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r RDATA" *) output [31:0]s_axi_AXILiteS_r_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r RRESP" *) output [1:0]s_axi_AXILiteS_r_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r RVALID" *) output s_axi_AXILiteS_r_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS_r RREADY" *) input s_axi_AXILiteS_r_RREADY;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:s_axi_AXILiteS_r:m_axi_MAXI:stream_in:stream_process, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 1.33333e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_start;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_MAXI, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1.33333e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]m_axi_MAXI_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWLEN" *) output [7:0]m_axi_MAXI_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWSIZE" *) output [2:0]m_axi_MAXI_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWBURST" *) output [1:0]m_axi_MAXI_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWLOCK" *) output [1:0]m_axi_MAXI_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWREGION" *) output [3:0]m_axi_MAXI_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWCACHE" *) output [3:0]m_axi_MAXI_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWPROT" *) output [2:0]m_axi_MAXI_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWQOS" *) output [3:0]m_axi_MAXI_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWVALID" *) output m_axi_MAXI_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI AWREADY" *) input m_axi_MAXI_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI WDATA" *) output [31:0]m_axi_MAXI_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI WSTRB" *) output [3:0]m_axi_MAXI_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI WLAST" *) output m_axi_MAXI_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI WVALID" *) output m_axi_MAXI_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI WREADY" *) input m_axi_MAXI_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI BRESP" *) input [1:0]m_axi_MAXI_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI BVALID" *) input m_axi_MAXI_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI BREADY" *) output m_axi_MAXI_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARADDR" *) output [31:0]m_axi_MAXI_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARLEN" *) output [7:0]m_axi_MAXI_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARSIZE" *) output [2:0]m_axi_MAXI_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARBURST" *) output [1:0]m_axi_MAXI_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARLOCK" *) output [1:0]m_axi_MAXI_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARREGION" *) output [3:0]m_axi_MAXI_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARCACHE" *) output [3:0]m_axi_MAXI_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARPROT" *) output [2:0]m_axi_MAXI_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARQOS" *) output [3:0]m_axi_MAXI_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARVALID" *) output m_axi_MAXI_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI ARREADY" *) input m_axi_MAXI_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI RDATA" *) input [31:0]m_axi_MAXI_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI RRESP" *) input [1:0]m_axi_MAXI_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI RLAST" *) input m_axi_MAXI_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI RVALID" *) input m_axi_MAXI_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_MAXI RREADY" *) output m_axi_MAXI_RREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1.33333e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1" *) input stream_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) input [0:0]stream_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_process, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1.33333e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1" *) output stream_process_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TREADY" *) input stream_process_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TDATA" *) output [23:0]stream_process_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TDEST" *) output [0:0]stream_process_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TKEEP" *) output [2:0]stream_process_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TSTRB" *) output [2:0]stream_process_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TUSER" *) output [0:0]stream_process_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TLAST" *) output [0:0]stream_process_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_process TID" *) output [0:0]stream_process_TID;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [31:0]m_axi_MAXI_ARADDR;
  wire [1:0]m_axi_MAXI_ARBURST;
  wire [3:0]m_axi_MAXI_ARCACHE;
  wire [7:0]m_axi_MAXI_ARLEN;
  wire [1:0]m_axi_MAXI_ARLOCK;
  wire [2:0]m_axi_MAXI_ARPROT;
  wire [3:0]m_axi_MAXI_ARQOS;
  wire m_axi_MAXI_ARREADY;
  wire [3:0]m_axi_MAXI_ARREGION;
  wire [2:0]m_axi_MAXI_ARSIZE;
  wire m_axi_MAXI_ARVALID;
  wire [31:0]m_axi_MAXI_AWADDR;
  wire [1:0]m_axi_MAXI_AWBURST;
  wire [3:0]m_axi_MAXI_AWCACHE;
  wire [7:0]m_axi_MAXI_AWLEN;
  wire [1:0]m_axi_MAXI_AWLOCK;
  wire [2:0]m_axi_MAXI_AWPROT;
  wire [3:0]m_axi_MAXI_AWQOS;
  wire m_axi_MAXI_AWREADY;
  wire [3:0]m_axi_MAXI_AWREGION;
  wire [2:0]m_axi_MAXI_AWSIZE;
  wire m_axi_MAXI_AWVALID;
  wire m_axi_MAXI_BREADY;
  wire [1:0]m_axi_MAXI_BRESP;
  wire m_axi_MAXI_BVALID;
  wire [31:0]m_axi_MAXI_RDATA;
  wire m_axi_MAXI_RLAST;
  wire m_axi_MAXI_RREADY;
  wire [1:0]m_axi_MAXI_RRESP;
  wire m_axi_MAXI_RVALID;
  wire [31:0]m_axi_MAXI_WDATA;
  wire m_axi_MAXI_WLAST;
  wire m_axi_MAXI_WREADY;
  wire [3:0]m_axi_MAXI_WSTRB;
  wire m_axi_MAXI_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [4:0]s_axi_AXILiteS_r_ARADDR;
  wire s_axi_AXILiteS_r_ARREADY;
  wire s_axi_AXILiteS_r_ARVALID;
  wire [4:0]s_axi_AXILiteS_r_AWADDR;
  wire s_axi_AXILiteS_r_AWREADY;
  wire s_axi_AXILiteS_r_AWVALID;
  wire s_axi_AXILiteS_r_BREADY;
  wire [1:0]s_axi_AXILiteS_r_BRESP;
  wire s_axi_AXILiteS_r_BVALID;
  wire [31:0]s_axi_AXILiteS_r_RDATA;
  wire s_axi_AXILiteS_r_RREADY;
  wire [1:0]s_axi_AXILiteS_r_RRESP;
  wire s_axi_AXILiteS_r_RVALID;
  wire [31:0]s_axi_AXILiteS_r_WDATA;
  wire s_axi_AXILiteS_r_WREADY;
  wire [3:0]s_axi_AXILiteS_r_WSTRB;
  wire s_axi_AXILiteS_r_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TDEST;
  wire [0:0]stream_in_TID;
  wire [2:0]stream_in_TKEEP;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [2:0]stream_in_TSTRB;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_process_TDATA;
  wire [0:0]stream_process_TDEST;
  wire [0:0]stream_process_TID;
  wire [2:0]stream_process_TKEEP;
  wire [0:0]stream_process_TLAST;
  wire stream_process_TREADY;
  wire [2:0]stream_process_TSTRB;
  wire [0:0]stream_process_TUSER;
  wire stream_process_TVALID;
  wire [0:0]NLW_U0_m_axi_MAXI_ARID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_MAXI_ARUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_MAXI_AWID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_MAXI_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_MAXI_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_MAXI_WUSER_UNCONNECTED;

  (* C_M_AXI_MAXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MAXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_MAXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_MAXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_MAXI_CACHE_VALUE = "3" *) 
  (* C_M_AXI_MAXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MAXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_MAXI_PROT_VALUE = "0" *) 
  (* C_M_AXI_MAXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_MAXI_USER_VALUE = "0" *) 
  (* C_M_AXI_MAXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_R_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_R_DATA_WIDTH = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_subsamble U0
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axi_MAXI_ARADDR(m_axi_MAXI_ARADDR),
        .m_axi_MAXI_ARBURST(m_axi_MAXI_ARBURST),
        .m_axi_MAXI_ARCACHE(m_axi_MAXI_ARCACHE),
        .m_axi_MAXI_ARID(NLW_U0_m_axi_MAXI_ARID_UNCONNECTED[0]),
        .m_axi_MAXI_ARLEN(m_axi_MAXI_ARLEN),
        .m_axi_MAXI_ARLOCK(m_axi_MAXI_ARLOCK),
        .m_axi_MAXI_ARPROT(m_axi_MAXI_ARPROT),
        .m_axi_MAXI_ARQOS(m_axi_MAXI_ARQOS),
        .m_axi_MAXI_ARREADY(m_axi_MAXI_ARREADY),
        .m_axi_MAXI_ARREGION(m_axi_MAXI_ARREGION),
        .m_axi_MAXI_ARSIZE(m_axi_MAXI_ARSIZE),
        .m_axi_MAXI_ARUSER(NLW_U0_m_axi_MAXI_ARUSER_UNCONNECTED[0]),
        .m_axi_MAXI_ARVALID(m_axi_MAXI_ARVALID),
        .m_axi_MAXI_AWADDR(m_axi_MAXI_AWADDR),
        .m_axi_MAXI_AWBURST(m_axi_MAXI_AWBURST),
        .m_axi_MAXI_AWCACHE(m_axi_MAXI_AWCACHE),
        .m_axi_MAXI_AWID(NLW_U0_m_axi_MAXI_AWID_UNCONNECTED[0]),
        .m_axi_MAXI_AWLEN(m_axi_MAXI_AWLEN),
        .m_axi_MAXI_AWLOCK(m_axi_MAXI_AWLOCK),
        .m_axi_MAXI_AWPROT(m_axi_MAXI_AWPROT),
        .m_axi_MAXI_AWQOS(m_axi_MAXI_AWQOS),
        .m_axi_MAXI_AWREADY(m_axi_MAXI_AWREADY),
        .m_axi_MAXI_AWREGION(m_axi_MAXI_AWREGION),
        .m_axi_MAXI_AWSIZE(m_axi_MAXI_AWSIZE),
        .m_axi_MAXI_AWUSER(NLW_U0_m_axi_MAXI_AWUSER_UNCONNECTED[0]),
        .m_axi_MAXI_AWVALID(m_axi_MAXI_AWVALID),
        .m_axi_MAXI_BID(1'b0),
        .m_axi_MAXI_BREADY(m_axi_MAXI_BREADY),
        .m_axi_MAXI_BRESP(m_axi_MAXI_BRESP),
        .m_axi_MAXI_BUSER(1'b0),
        .m_axi_MAXI_BVALID(m_axi_MAXI_BVALID),
        .m_axi_MAXI_RDATA(m_axi_MAXI_RDATA),
        .m_axi_MAXI_RID(1'b0),
        .m_axi_MAXI_RLAST(m_axi_MAXI_RLAST),
        .m_axi_MAXI_RREADY(m_axi_MAXI_RREADY),
        .m_axi_MAXI_RRESP(m_axi_MAXI_RRESP),
        .m_axi_MAXI_RUSER(1'b0),
        .m_axi_MAXI_RVALID(m_axi_MAXI_RVALID),
        .m_axi_MAXI_WDATA(m_axi_MAXI_WDATA),
        .m_axi_MAXI_WID(NLW_U0_m_axi_MAXI_WID_UNCONNECTED[0]),
        .m_axi_MAXI_WLAST(m_axi_MAXI_WLAST),
        .m_axi_MAXI_WREADY(m_axi_MAXI_WREADY),
        .m_axi_MAXI_WSTRB(m_axi_MAXI_WSTRB),
        .m_axi_MAXI_WUSER(NLW_U0_m_axi_MAXI_WUSER_UNCONNECTED[0]),
        .m_axi_MAXI_WVALID(m_axi_MAXI_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .s_axi_AXILiteS_r_ARADDR(s_axi_AXILiteS_r_ARADDR),
        .s_axi_AXILiteS_r_ARREADY(s_axi_AXILiteS_r_ARREADY),
        .s_axi_AXILiteS_r_ARVALID(s_axi_AXILiteS_r_ARVALID),
        .s_axi_AXILiteS_r_AWADDR(s_axi_AXILiteS_r_AWADDR),
        .s_axi_AXILiteS_r_AWREADY(s_axi_AXILiteS_r_AWREADY),
        .s_axi_AXILiteS_r_AWVALID(s_axi_AXILiteS_r_AWVALID),
        .s_axi_AXILiteS_r_BREADY(s_axi_AXILiteS_r_BREADY),
        .s_axi_AXILiteS_r_BRESP(s_axi_AXILiteS_r_BRESP),
        .s_axi_AXILiteS_r_BVALID(s_axi_AXILiteS_r_BVALID),
        .s_axi_AXILiteS_r_RDATA(s_axi_AXILiteS_r_RDATA),
        .s_axi_AXILiteS_r_RREADY(s_axi_AXILiteS_r_RREADY),
        .s_axi_AXILiteS_r_RRESP(s_axi_AXILiteS_r_RRESP),
        .s_axi_AXILiteS_r_RVALID(s_axi_AXILiteS_r_RVALID),
        .s_axi_AXILiteS_r_WDATA(s_axi_AXILiteS_r_WDATA),
        .s_axi_AXILiteS_r_WREADY(s_axi_AXILiteS_r_WREADY),
        .s_axi_AXILiteS_r_WSTRB(s_axi_AXILiteS_r_WSTRB),
        .s_axi_AXILiteS_r_WVALID(s_axi_AXILiteS_r_WVALID),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(stream_in_TDEST),
        .stream_in_TID(stream_in_TID),
        .stream_in_TKEEP(stream_in_TKEEP),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB(stream_in_TSTRB),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_process_TDATA(stream_process_TDATA),
        .stream_process_TDEST(stream_process_TDEST),
        .stream_process_TID(stream_process_TID),
        .stream_process_TKEEP(stream_process_TKEEP),
        .stream_process_TLAST(stream_process_TLAST),
        .stream_process_TREADY(stream_process_TREADY),
        .stream_process_TSTRB(stream_process_TSTRB),
        .stream_process_TUSER(stream_process_TUSER),
        .stream_process_TVALID(stream_process_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
