digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1009210" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_WRITE))"];
"1009214" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1009218" [label="(Call,gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0))"];
"1009223" [label="(Call,gen_add_A0_im(s, 2))"];
"1009229" [label="(Call,CODE64(s))"];
"1009226" [label="(Call,gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1009239" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1009243" [label="(Call,tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base)))"];
"1009251" [label="(Call,tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, gdt.limit)))"];
"1009228" [label="(Call,CODE64(s) + MO_32)"];
"1009235" [label="(Call,dflag == MO_16)"];
"1009220" [label="(Identifier,MO_16)"];
"1009214" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1008502" [label="(Block,)"];
"1009228" [label="(Call,CODE64(s) + MO_32)"];
"1009244" [label="(Identifier,cpu_T0)"];
"1009234" [label="(ControlStructure,if (dflag == MO_16))"];
"1009239" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1009245" [label="(Identifier,cpu_env)"];
"1009212" [label="(Identifier,pc_start)"];
"1009242" [label="(Literal,0xffffff)"];
"1009241" [label="(Identifier,cpu_T0)"];
"1009254" [label="(Call,offsetof(CPUX86State, gdt.limit))"];
"1009218" [label="(Call,gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0))"];
"1009219" [label="(Identifier,s)"];
"1009225" [label="(Literal,2)"];
"1009222" [label="(Identifier,cpu_A0)"];
"1009217" [label="(Identifier,modrm)"];
"1009240" [label="(Identifier,cpu_T0)"];
"1009227" [label="(Identifier,s)"];
"1009224" [label="(Identifier,s)"];
"1009231" [label="(Identifier,MO_32)"];
"1009246" [label="(Call,offsetof(CPUX86State, gdt.base))"];
"1009235" [label="(Call,dflag == MO_16)"];
"1009226" [label="(Call,gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1009229" [label="(Call,CODE64(s))"];
"1009230" [label="(Identifier,s)"];
"1009259" [label="(ControlStructure,break;)"];
"1009251" [label="(Call,tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, gdt.limit)))"];
"1009238" [label="(Block,)"];
"1009216" [label="(Identifier,s)"];
"1009236" [label="(Identifier,dflag)"];
"1009210" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_WRITE))"];
"1009243" [label="(Call,tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base)))"];
"1009221" [label="(Identifier,cpu_T1)"];
"1009232" [label="(Identifier,cpu_T0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1009215" [label="(Identifier,env)"];
"1009213" [label="(Identifier,SVM_EXIT_GDTR_WRITE)"];
"1009237" [label="(Identifier,MO_16)"];
"1009211" [label="(Identifier,s)"];
"1009223" [label="(Call,gen_add_A0_im(s, 2))"];
"1009233" [label="(Identifier,cpu_A0)"];
"1009252" [label="(Identifier,cpu_T1)"];
"1009253" [label="(Identifier,cpu_env)"];
"1009210" -> "1008502"  [label="AST: "];
"1009210" -> "1009213"  [label="CFG: "];
"1009211" -> "1009210"  [label="AST: "];
"1009212" -> "1009210"  [label="AST: "];
"1009213" -> "1009210"  [label="AST: "];
"1009215" -> "1009210"  [label="CFG: "];
"1009210" -> "1011840"  [label="DDG: SVM_EXIT_GDTR_WRITE"];
"1009210" -> "1011840"  [label="DDG: gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_WRITE)"];
"1009210" -> "1011840"  [label="DDG: pc_start"];
"1009210" -> "1009214"  [label="DDG: s"];
"1009214" -> "1008502"  [label="AST: "];
"1009214" -> "1009217"  [label="CFG: "];
"1009215" -> "1009214"  [label="AST: "];
"1009216" -> "1009214"  [label="AST: "];
"1009217" -> "1009214"  [label="AST: "];
"1009219" -> "1009214"  [label="CFG: "];
"1009214" -> "1011840"  [label="DDG: modrm"];
"1009214" -> "1011840"  [label="DDG: gen_lea_modrm(env, s, modrm)"];
"1009214" -> "1011840"  [label="DDG: env"];
"1009214" -> "1009218"  [label="DDG: s"];
"1009218" -> "1008502"  [label="AST: "];
"1009218" -> "1009222"  [label="CFG: "];
"1009219" -> "1009218"  [label="AST: "];
"1009220" -> "1009218"  [label="AST: "];
"1009221" -> "1009218"  [label="AST: "];
"1009222" -> "1009218"  [label="AST: "];
"1009224" -> "1009218"  [label="CFG: "];
"1009218" -> "1011840"  [label="DDG: gen_op_ld_v(s, MO_16, cpu_T1, cpu_A0)"];
"1009218" -> "1009223"  [label="DDG: s"];
"1009218" -> "1009226"  [label="DDG: cpu_A0"];
"1009218" -> "1009235"  [label="DDG: MO_16"];
"1009218" -> "1009251"  [label="DDG: cpu_T1"];
"1009223" -> "1008502"  [label="AST: "];
"1009223" -> "1009225"  [label="CFG: "];
"1009224" -> "1009223"  [label="AST: "];
"1009225" -> "1009223"  [label="AST: "];
"1009227" -> "1009223"  [label="CFG: "];
"1009223" -> "1011840"  [label="DDG: gen_add_A0_im(s, 2)"];
"1009223" -> "1009229"  [label="DDG: s"];
"1009229" -> "1009228"  [label="AST: "];
"1009229" -> "1009230"  [label="CFG: "];
"1009230" -> "1009229"  [label="AST: "];
"1009231" -> "1009229"  [label="CFG: "];
"1009229" -> "1009226"  [label="DDG: s"];
"1009229" -> "1009228"  [label="DDG: s"];
"1009226" -> "1008502"  [label="AST: "];
"1009226" -> "1009233"  [label="CFG: "];
"1009227" -> "1009226"  [label="AST: "];
"1009228" -> "1009226"  [label="AST: "];
"1009232" -> "1009226"  [label="AST: "];
"1009233" -> "1009226"  [label="AST: "];
"1009236" -> "1009226"  [label="CFG: "];
"1009226" -> "1011840"  [label="DDG: gen_op_ld_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0)"];
"1009226" -> "1011840"  [label="DDG: cpu_A0"];
"1009226" -> "1011840"  [label="DDG: CODE64(s) + MO_32"];
"1009226" -> "1011840"  [label="DDG: s"];
"1009226" -> "1009239"  [label="DDG: cpu_T0"];
"1009226" -> "1009243"  [label="DDG: cpu_T0"];
"1009239" -> "1009238"  [label="AST: "];
"1009239" -> "1009242"  [label="CFG: "];
"1009240" -> "1009239"  [label="AST: "];
"1009241" -> "1009239"  [label="AST: "];
"1009242" -> "1009239"  [label="AST: "];
"1009244" -> "1009239"  [label="CFG: "];
"1009239" -> "1011840"  [label="DDG: tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff)"];
"1009239" -> "1009243"  [label="DDG: cpu_T0"];
"1009243" -> "1008502"  [label="AST: "];
"1009243" -> "1009246"  [label="CFG: "];
"1009244" -> "1009243"  [label="AST: "];
"1009245" -> "1009243"  [label="AST: "];
"1009246" -> "1009243"  [label="AST: "];
"1009252" -> "1009243"  [label="CFG: "];
"1009243" -> "1011840"  [label="DDG: tcg_gen_st_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base))"];
"1009243" -> "1011840"  [label="DDG: offsetof(CPUX86State, gdt.base)"];
"1009243" -> "1011840"  [label="DDG: cpu_T0"];
"1009246" -> "1009243"  [label="DDG: CPUX86State"];
"1009246" -> "1009243"  [label="DDG: gdt.base"];
"1009243" -> "1009251"  [label="DDG: cpu_env"];
"1009251" -> "1008502"  [label="AST: "];
"1009251" -> "1009254"  [label="CFG: "];
"1009252" -> "1009251"  [label="AST: "];
"1009253" -> "1009251"  [label="AST: "];
"1009254" -> "1009251"  [label="AST: "];
"1009259" -> "1009251"  [label="CFG: "];
"1009251" -> "1011840"  [label="DDG: tcg_gen_st32_tl(cpu_T1, cpu_env, offsetof(CPUX86State, gdt.limit))"];
"1009251" -> "1011840"  [label="DDG: cpu_env"];
"1009251" -> "1011840"  [label="DDG: cpu_T1"];
"1009251" -> "1011840"  [label="DDG: offsetof(CPUX86State, gdt.limit)"];
"1009254" -> "1009251"  [label="DDG: CPUX86State"];
"1009254" -> "1009251"  [label="DDG: gdt.limit"];
"1009228" -> "1009231"  [label="CFG: "];
"1009231" -> "1009228"  [label="AST: "];
"1009232" -> "1009228"  [label="CFG: "];
"1009228" -> "1011840"  [label="DDG: CODE64(s)"];
"1009228" -> "1011840"  [label="DDG: MO_32"];
"1009235" -> "1009234"  [label="AST: "];
"1009235" -> "1009237"  [label="CFG: "];
"1009236" -> "1009235"  [label="AST: "];
"1009237" -> "1009235"  [label="AST: "];
"1009240" -> "1009235"  [label="CFG: "];
"1009244" -> "1009235"  [label="CFG: "];
"1009235" -> "1011840"  [label="DDG: dflag"];
"1009235" -> "1011840"  [label="DDG: dflag == MO_16"];
"1009235" -> "1011840"  [label="DDG: MO_16"];
}
