
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                vadd
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          403b4c9c-525d-438e-a294-377bf4a514af
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (ap_int<512> const * table_HBM0, ap_int<512> const * table_HBM1, ap_int<512> const * table_HBM2, ap_int<512> const * table_HBM3, ap_int<512> const * table_HBM4, ap_int<512> const * table_HBM5, ap_int<512> const * table_HBM6, ap_int<512> const * table_HBM7, ap_int<512> const * table_HBM8, ap_int<512> const * table_HBM9, ap_int<512> const * table_HBM10, ap_int<512> const * table_HBM11, ap_int<512> const * table_HBM12, ap_int<512> const * table_HBM13, ap_int<512> const * table_HBM14, ap_int<512> const * table_HBM15, ap_int<512> const * table_HBM16, ap_int<512> const * table_HBM17, ap_int<512> const * table_HBM18, ap_int<512> const * table_HBM19, ap_int<512> const * table_HBM20, ap_int<512> const * table_HBM21, ap_int<512> const * table_HBM22, ap_int<512> const * table_HBM23, ap_int<512> const * table_HBM24, ap_int<512> const * table_HBM25, ap_int<512> const * table_HBM26, ap_int<512> const * table_HBM27, ap_int<512> const * table_HBM28, ap_int<512> const * table_HBM29, ap_int<512> const * table_HBM30, ap_int<512> const * table_HBM31, ap_int<512> const * table_DDR0, ap_int<512> const * table_DDR1, float* out_PLRAM)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM18
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM19
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM20
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM21
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM22
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM23
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM24
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM25
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM26
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM27
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM28
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM29
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM30
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM31
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM32
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM33
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM34
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: --

   Argument:          table_HBM0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          table_HBM1
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          table_HBM2
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            <not applicable>

   Argument:          table_HBM3
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            <not applicable>

   Argument:          table_HBM4
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            <not applicable>

   Argument:          table_HBM5
   Register Offset:   0x4C
   Port:              M_AXI_GMEM5
   Memory:            <not applicable>

   Argument:          table_HBM6
   Register Offset:   0x58
   Port:              M_AXI_GMEM6
   Memory:            <not applicable>

   Argument:          table_HBM7
   Register Offset:   0x64
   Port:              M_AXI_GMEM7
   Memory:            <not applicable>

   Argument:          table_HBM8
   Register Offset:   0x70
   Port:              M_AXI_GMEM8
   Memory:            <not applicable>

   Argument:          table_HBM9
   Register Offset:   0x7C
   Port:              M_AXI_GMEM9
   Memory:            <not applicable>

   Argument:          table_HBM10
   Register Offset:   0x88
   Port:              M_AXI_GMEM10
   Memory:            <not applicable>

   Argument:          table_HBM11
   Register Offset:   0x94
   Port:              M_AXI_GMEM11
   Memory:            <not applicable>

   Argument:          table_HBM12
   Register Offset:   0xA0
   Port:              M_AXI_GMEM12
   Memory:            <not applicable>

   Argument:          table_HBM13
   Register Offset:   0xAC
   Port:              M_AXI_GMEM13
   Memory:            <not applicable>

   Argument:          table_HBM14
   Register Offset:   0xB8
   Port:              M_AXI_GMEM14
   Memory:            <not applicable>

   Argument:          table_HBM15
   Register Offset:   0xC4
   Port:              M_AXI_GMEM15
   Memory:            <not applicable>

   Argument:          table_HBM16
   Register Offset:   0xD0
   Port:              M_AXI_GMEM16
   Memory:            <not applicable>

   Argument:          table_HBM17
   Register Offset:   0xDC
   Port:              M_AXI_GMEM17
   Memory:            <not applicable>

   Argument:          table_HBM18
   Register Offset:   0xE8
   Port:              M_AXI_GMEM18
   Memory:            <not applicable>

   Argument:          table_HBM19
   Register Offset:   0xF4
   Port:              M_AXI_GMEM19
   Memory:            <not applicable>

   Argument:          table_HBM20
   Register Offset:   0x100
   Port:              M_AXI_GMEM20
   Memory:            <not applicable>

   Argument:          table_HBM21
   Register Offset:   0x10C
   Port:              M_AXI_GMEM21
   Memory:            <not applicable>

   Argument:          table_HBM22
   Register Offset:   0x118
   Port:              M_AXI_GMEM22
   Memory:            <not applicable>

   Argument:          table_HBM23
   Register Offset:   0x124
   Port:              M_AXI_GMEM23
   Memory:            <not applicable>

   Argument:          table_HBM24
   Register Offset:   0x130
   Port:              M_AXI_GMEM24
   Memory:            <not applicable>

   Argument:          table_HBM25
   Register Offset:   0x13C
   Port:              M_AXI_GMEM25
   Memory:            <not applicable>

   Argument:          table_HBM26
   Register Offset:   0x148
   Port:              M_AXI_GMEM26
   Memory:            <not applicable>

   Argument:          table_HBM27
   Register Offset:   0x154
   Port:              M_AXI_GMEM27
   Memory:            <not applicable>

   Argument:          table_HBM28
   Register Offset:   0x160
   Port:              M_AXI_GMEM28
   Memory:            <not applicable>

   Argument:          table_HBM29
   Register Offset:   0x16C
   Port:              M_AXI_GMEM29
   Memory:            <not applicable>

   Argument:          table_HBM30
   Register Offset:   0x178
   Port:              M_AXI_GMEM30
   Memory:            <not applicable>

   Argument:          table_HBM31
   Register Offset:   0x184
   Port:              M_AXI_GMEM31
   Memory:            <not applicable>

   Argument:          table_DDR0
   Register Offset:   0x190
   Port:              M_AXI_GMEM32
   Memory:            <not applicable>

   Argument:          table_DDR1
   Register Offset:   0x19C
   Port:              M_AXI_GMEM33
   Memory:            <not applicable>

   Argument:          out_PLRAM
   Register Offset:   0x1A8
   Port:              M_AXI_GMEM34
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -t sw_emu --config design.cfg --save-temps --report estimate --temp_dir ./_x.sw_emu/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.sw_emu.xclbin xclbin/vadd.sw_emu.xo 
   Options:       -t sw_emu
                  --config design.cfg
                  --save-temps
                  --report estimate
                  --temp_dir ./_x.sw_emu/vadd
                  -l
                  --profile_kernel data:all:all:all:all
                  -oxclbin/vadd.sw_emu.xclbin xclbin/vadd.sw_emu.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
