# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 6.4e-05 4096 100 2170 269056 72.6973 55.6294 2692.41 1697.91 4518.76 4518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 6.4e-05 512 490 310 249856 16.0524 6.70694 49.2057 209.12 281.308 281.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000128 2048 215 720 114176 24.2234 14.3622 382.692 419.509 840.922 841.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 0.000512 4096 70 250 38144 6.62042 33.9684 209.67 250.3 250.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000256 1024 170 1180 60416 5.86982 3.40848 87.0242 104.687 201.122 201.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 6.4e-05 1024 230 1820 289280 21.3213 13.5017 633.878 419.46 1088.29 1088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1660 0.000512 1024 330 3370 34944 1.66912 102.652 77.8956 182.26 182.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 6.4e-05 4096 100 2170 268992 72.9301 55.7193 3044.32 1675.2 4848.3 4848.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 6.4e-05 512 490 310 248832 15.9334 6.66618 56.5136 207.797 287.129 287.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000128 2048 215 720 114048 24.2544 14.3688 263.82 418.999 721.583 721.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 0.000512 4096 70 250 38160 6.61395 39.9872 209.648 256.295 256.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000256 1024 170 1180 60480 5.8737 3.4136 101.606 104.537 215.566 215.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 6.4e-05 1024 230 1820 289152 21.3721 13.5352 741.495 418.897 1195.43 1195.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1660 0.000512 1024 330 3370 34920 1.66493 123.924 76.6138 202.248 202.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 6.4e-05 4096 100 2170 269120 72.7067 55.6831 3175.53 1675.7 4979.74 4979.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 6.4e-05 512 490 310 250880 16.1047 6.71805 59.3935 209.632 292.075 292.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000128 2048 215 720 114560 24.1359 14.4014 244.415 419.145 702.233 702.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 0.000512 4096 70 250 38080 6.59901 41.4685 209.238 257.352 257.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000256 1024 170 1180 60160 5.83546 3.38746 105.393 104.102 218.851 218.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 6.4e-05 1024 230 1820 289280 21.3154 13.5141 774.524 419.031 1228.52 1228.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1660 0.000512 1024 330 3370 34960 1.66912 129.621 75.9829 207.317 207.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 330 0.001024 512 117 1720 0 0.36272 0.004096 13.0506 13.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 3.2e-05 4096 240 2260 476160 311.157 139.605 6553.12 4177.74 11182 11168.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.001024 2048 370 600 17760 1.36928 23.2469 52.4066 77.0656 77.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 6.4e-05 4096 100 2170 268800 72.5926 55.6332 2962.97 1676.65 4767.95 4768.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 6.4e-05 512 490 310 245760 15.9029 6.61738 54.0763 206.405 283.225 283.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000128 2048 215 720 113664 24.1562 14.3442 226.816 418.899 684.344 684.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 0.000512 4096 70 250 38112 6.61299 38.7246 209.681 255.063 255.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000256 1024 170 1180 59904 5.85261 3.4041 97.6226 104.394 211.399 211.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 6.4e-05 1024 230 1820 288768 21.2705 13.4865 719.636 418.768 1173.29 1173.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1660 0.000512 1024 330 3370 34944 1.66864 120.646 75.8962 198.254 198.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 6.4e-05 4096 100 2170 269200 73.0532 55.7636 2993.33 1676.2 4798.46 4798.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 6.4e-05 512 490 310 243200 16.1341 6.62925 54.2456 206.215 283.45 283.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000128 2048 215 720 114400 24.2299 14.3772 231.155 418.76 688.658 688.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 0.000512 4096 70 250 38100 6.61094 39.4239 209.444 255.52 255.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000256 1024 170 1180 60000 5.89222 3.41325 99.2562 104.344 213.034 213.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 6.4e-05 1024 230 1820 288800 21.39 13.5887 727.616 419.317 1182.05 1182.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1660 0.000512 1024 330 3370 34900 1.66662 121.747 75.3335 198.792 198.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 330 0.001024 512 117 1720 0 0.362176 0.004672 14.1251 14.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 3.2e-05 4096 240 2260 475200 312.391 139.84 6165.84 4178.33 10796.8 10782.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.001024 2048 370 600 17700 1.36547 21.9344 52.2955 75.6378 75.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 6.4e-05 4096 100 2170 268800 72.6656 55.6708 3060.8 1675.74 4864.99 4865.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 6.4e-05 512 490 310 243712 16.1631 6.64557 56.2791 206.935 286.244 286.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000128 2048 215 720 113792 24.1702 14.3954 236.327 418.595 693.619 693.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 0.000512 4096 70 250 38080 6.61709 40.533 209.437 256.629 256.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000256 1024 170 1180 60928 5.85901 3.41402 103.746 104.846 217.994 218.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 6.4e-05 1024 230 1820 288512 21.3108 13.7561 746.479 418.443 1200.12 1200.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1660 0.000512 1024 330 3370 34832 1.66486 124.98 75.4504 202.137 202.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 6.4e-05 4096 100 2170 268800 72.9107 55.7267 3081.01 1674.18 4883.94 4884.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 6.4e-05 512 490 310 245760 15.9485 6.62998 56.8031 206.309 285.909 286.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000128 2048 215 720 113280 24.164 14.4924 235.089 417.533 691.413 691.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 0.000512 4096 70 250 38040 6.60582 40.3918 209.23 256.273 256.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000256 1024 170 1180 60480 5.87827 3.416 103.058 104.588 217.068 217.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 6.4e-05 1024 230 1820 288960 21.3538 13.5322 750.139 418.652 1203.81 1203.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1660 0.000512 1024 330 3370 34920 1.67072 125.939 75.4135 203.069 203.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 330 0.001024 512 117 1720 0 0.361184 0.0056 14.1066 14.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 3.2e-05 4096 240 2260 476160 311.062 139.561 6354.64 4155.55 10961.2 10946.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.001024 2048 370 600 17640 1.36739 22.5365 52.1931 76.1385 76.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 6.4e-05 4096 100 2170 268800 72.6294 55.6067 2987.55 1675.94 4791.84 4791.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 6.4e-05 512 490 310 245760 16.3896 6.7072 55.178 208.977 287.467 287.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000128 2048 215 720 113664 24.1245 14.334 228.981 417.891 685.457 685.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 0.000512 4096 70 250 38016 6.61405 39.4241 209.148 255.229 255.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000256 1024 170 1180 60416 5.86573 3.40787 100.025 104.685 214.11 214.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 6.4e-05 1024 230 1820 288768 21.3153 13.5511 726.592 419.092 1180.68 1180.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1660 0.000512 1024 330 3370 34816 1.66432 121.342 76.6203 199.669 199.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 6.4e-05 4096 100 2170 268032 72.6281 55.6106 2997.14 1673.55 4799.05 4799.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 6.4e-05 512 490 310 245760 15.9193 6.61878 55.4809 206.271 284.51 284.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000128 2048 215 720 112128 24.1398 14.4196 227.272 416.701 682.662 682.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 0.000512 4096 70 250 38016 6.62099 39.5425 209.488 255.697 255.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000256 1024 170 1180 58368 5.85232 3.36282 97.0213 103.4 209.764 209.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 6.4e-05 1024 230 1820 288768 21.3021 13.4948 730.523 418.499 1183.95 1184.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1660 0.000512 1024 330 3370 34752 1.66502 122.734 75.5097 199.953 200.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 6.4e-05 4096 100 2170 268800 72.8986 55.7258 3194.5 1676.22 4999.46 4999.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 6.4e-05 512 490 310 243200 16.1326 6.63302 58.8235 206.474 288.287 288.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000128 2048 215 720 113600 24.0825 14.3462 246.863 417.286 702.71 702.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 0.000512 4096 70 250 38000 6.61085 42.5656 209.65 258.869 258.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000256 1024 170 1180 59200 5.82118 3.37715 106.237 103.504 219.069 219.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 6.4e-05 1024 230 1820 288000 21.394 13.5293 784.948 419.16 1239.16 1239.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1660 0.000512 1024 330 3370 34800 1.66707 131.555 76.5092 209.775 209.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 6.4e-05 4096 100 2170 267264 72.6129 55.5701 3727.43 1672.66 5528.38 5528.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 6.4e-05 512 490 310 245760 16.3859 6.70899 70.2449 209.244 302.802 302.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000128 2048 215 720 112640 24.2337 14.3303 285.426 431.906 756.026 756.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 0.000512 4096 70 250 37888 6.61094 49.4531 209.326 265.432 265.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000256 1024 170 1180 59392 5.91802 3.40787 123.168 104.943 237.566 237.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 6.4e-05 1024 230 1820 286720 21.3053 13.4924 907.102 418.245 1360.28 1360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1660 0.000512 1024 330 3370 34560 1.6511 152.033 76.1618 229.889 229.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 790 6.4e-05 4096 100 2175 269184 72.8887 55.6093 4997.79 1677.71 6804.12 6804.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1560 6.4e-05 512 490 315 251904 15.9188 6.7113 54.4109 209.117 286.362 286.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 840 0.000128 2048 215 720 113920 24.2292 14.4073 385.527 419.553 843.847 843.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 0.000512 4096 70 255 38176 6.6223 33.9846 209.785 250.433 250.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.000256 1024 170 1185 60928 5.86438 3.42013 86.9757 104.999 201.385 201.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 6.4e-05 1024 230 1830 289536 21.2702 13.4969 634.834 419.446 1089.18 1089.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1660 0.000512 1024 330 3375 35008 1.68765 106.434 76.8552 185.02 185.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 790 6.4e-05 4096 100 2175 268960 72.9701 55.7298 2763.05 1675.49 4567.35 4567.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 6.4e-05 512 490 315 250880 16.1336 6.72771 48.3917 209.609 281.071 281.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000128 2048 215 720 113920 24.3539 14.4568 404.666 419.033 862.643 862.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 0.000512 4096 70 255 38160 6.61648 34.7383 209.543 250.942 250.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000256 1024 170 1185 60800 5.90435 3.42547 87.9689 104.908 202.338 202.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 6.4e-05 1024 230 1830 289600 21.3789 13.527 642.53 418.987 1096.55 1096.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1660 0.000512 1024 330 3375 35000 1.67258 107.285 76.4114 185.412 185.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 15 330 0.001024 512 117 1725 0 0.360736 0.00544 13.0266 13.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 950 3.2e-05 4096 240 2265 475520 312.647 139.851 5474.91 4181.47 10109.3 10096.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.001024 2048 370 600 17800 1.37011 18.9202 52.4083 72.7412 72.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 790 6.4e-05 4096 100 2175 268992 72.7368 55.6841 2748.02 1676.29 4552.85 4552.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 6.4e-05 512 490 315 248832 16.0189 6.68838 47.9973 208.277 279.193 279.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000128 2048 215 720 113664 24.264 14.4004 377.725 418.43 834.951 835.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 0.000512 4096 70 255 38160 6.62323 34.3243 209.615 250.604 250.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000256 1024 170 1185 60672 5.87955 3.412 87.5661 104.766 201.754 201.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 6.4e-05 1024 230 1830 289536 21.2953 13.6251 638.251 418.936 1092.24 1092.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1660 0.000512 1024 330 3375 34992 1.66707 106.13 77.316 185.158 185.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 15 330 0.001024 512 117 1725 0 0.361504 0.00464 13.3351 13.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 3.2e-05 4096 240 2265 474624 312.576 139.743 5412.96 4202.42 10068.2 10054.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.001024 2048 370 600 17808 1.37216 18.8294 52.4575 72.7012 72.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 6.4e-05 4096 100 2175 268800 72.8745 55.7217 2685.39 1676.64 4490.74 4490.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 6.4e-05 512 490 315 250880 16.0958 6.72736 50.3884 209.539 282.974 283.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000128 2048 215 720 113344 24.3892 14.3749 390.076 418.739 847.719 847.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 0.000512 4096 70 255 38136 6.61914 35.4835 209.666 251.812 251.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000256 1024 170 1185 60928 5.87402 3.41952 90.148 104.845 204.425 204.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 6.4e-05 1024 230 1830 289408 21.3772 13.5561 653.997 419.264 1108.33 1108.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1660 0.000512 1024 330 3375 34944 1.66912 109.413 64.5546 175.68 175.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 6.4e-05 4096 100 2175 269056 72.6555 55.6297 2757.27 1677.17 4562.83 4562.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 6.4e-05 512 490 315 249856 16.0464 6.71078 51.1004 209.137 283.205 283.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000128 2048 215 720 113664 24.1912 14.367 211.753 419.498 669.936 670.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 0.000512 4096 70 255 38144 6.62512 36.0318 209.952 252.651 252.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000256 1024 170 1185 60416 5.86685 3.40771 90.1555 104.694 204.248 204.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 6.4e-05 1024 230 1830 289280 21.305 13.4943 654.618 419.419 1108.97 1109.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1660 0.000512 1024 330 3375 34944 1.66906 105.576 77.2252 184.514 184.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 6.4e-05 4096 100 2175 268704 72.8685 55.7339 3088.56 1676.37 4893.66 4893.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 6.4e-05 512 490 315 248832 15.9163 6.66214 58.3271 207.398 288.527 288.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000128 2048 215 720 113472 24.2558 14.3606 237.367 419.418 695.535 695.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 0.000512 4096 70 255 38088 6.62346 41.7483 209.502 257.919 257.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000256 1024 170 1185 60480 5.86397 3.41053 104.109 104.612 218.125 218.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 6.4e-05 1024 230 1830 289152 21.3559 13.5236 757.192 419.198 1211.41 1211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1660 0.000512 1024 330 3375 34920 1.66707 126.876 75.9423 204.533 204.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 6.4e-05 4096 100 2175 268800 72.643 55.7113 3014.1 1675.65 4818.22 4818.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 6.4e-05 512 490 315 250880 16.1052 6.72614 57.4039 209.72 290.17 290.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000128 2048 215 720 113920 24.1756 14.3708 232.623 419.124 690.422 690.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 0.000512 4096 70 255 38080 6.61462 40.6911 209.314 256.662 256.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000256 1024 170 1185 60160 5.8352 3.3881 101.155 104.101 214.609 214.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 6.4e-05 1024 230 1830 289280 21.2943 13.5148 739.797 419.011 1193.75 1193.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1660 0.000512 1024 330 3375 34960 1.66858 123.935 76.0791 201.725 201.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 330 0.001024 512 117 1725 0 0.362496 0.00608 13.0508 13.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 3.2e-05 4096 240 2265 474880 312.556 139.842 6201.32 4167.83 10822 10808.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.001024 2048 370 600 17760 1.37046 22.4204 52.4083 76.2454 76.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 6.4e-05 4096 100 2175 268800 72.5028 55.6117 3215.12 1675.33 5018.68 5018.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 6.4e-05 512 490 315 245760 15.8939 6.61773 60.462 206.907 290.097 290.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000128 2048 215 720 113664 24.1306 14.3371 248.514 418.558 705.667 705.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 0.000512 4096 70 255 38112 6.62179 43.6429 209.613 259.92 259.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000256 1024 170 1185 59904 5.8472 3.40541 107.702 104.32 221.405 221.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 6.4e-05 1024 230 1830 288768 21.2504 13.7093 788.739 418.423 1242.26 1242.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1660 0.000512 1024 330 3375 34944 1.6696 131.797 75.6452 209.157 209.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 6.4e-05 4096 100 2175 268800 72.9928 55.7451 3187 1676.14 4991.99 4992.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 6.4e-05 512 490 315 243200 16.1206 6.63962 59.1206 206.2 288.307 288.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000128 2048 215 720 113600 24.3404 14.3833 246.179 418.744 703.783 703.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 0.000512 4096 70 255 38100 6.62502 43.3067 209.53 259.505 259.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000256 1024 170 1185 60000 5.88403 3.41402 106.684 104.339 220.453 220.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 6.4e-05 1024 230 1830 288800 21.3853 13.5663 781.915 418.608 1235.61 1235.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1660 0.000512 1024 330 3375 34900 1.66941 130.801 75.6798 208.196 208.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 330 0.001024 512 117 1725 0 0.3616 0.005664 13.0648 13.5138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 3.2e-05 4096 240 2265 473600 313.485 140.193 6538.66 4168.61 11161.4 11148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.001024 2048 370 600 17700 1.36909 23.7303 52.2957 77.4381 77.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 6.4e-05 4096 100 2175 268800 72.64 55.6574 3217.88 1675.5 5021.79 5021.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 6.4e-05 512 490 315 243712 16.1556 6.64394 59.9147 207.001 289.927 290.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000128 2048 215 720 112896 24.2512 14.462 246.948 418.483 704.276 704.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 0.000512 4096 70 255 38080 6.61466 43.4493 209.461 259.569 259.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000256 1024 170 1185 60928 5.85786 3.4103 109.382 104.83 223.606 223.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 6.4e-05 1024 230 1830 288512 21.2906 13.5135 787.165 418.509 1240.61 1240.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1660 0.000512 1024 330 3375 34832 1.66218 131.376 76.5621 209.644 209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 6.4e-05 4096 100 2175 268320 72.8618 55.724 3167.5 1674.38 4970.58 4970.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 6.4e-05 512 490 315 245760 15.963 7.64883 59.0341 206.224 289.088 289.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000128 2048 215 720 113280 24.1361 14.3772 243.304 417.53 699.476 699.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 0.000512 4096 70 255 38040 6.6055 42.8061 209.322 258.776 258.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000256 1024 170 1185 60480 5.87958 3.41606 106.739 104.585 220.748 220.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 6.4e-05 1024 230 1830 288960 21.3356 13.5229 774.559 418.652 1228.2 1228.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1660 0.000512 1024 330 3375 34920 1.67098 129.313 76.8632 207.888 207.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 330 0.001024 512 117 1725 0 0.358432 0.00416 13.0817 13.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 3.2e-05 4096 240 2265 474240 313.043 139.834 6527.41 4182.5 11163.2 11150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.001024 2048 370 600 17640 1.36234 23.3703 52.1915 76.9686 77.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 6.4e-05 4096 100 2175 268800 72.6158 55.6134 3043.61 1676.17 4848.13 4848.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 6.4e-05 512 490 315 245760 16.3791 6.70845 56.6764 209.005 288.991 289.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000128 2048 215 720 112640 24.2039 14.3703 231.599 418.04 688.341 688.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 0.000512 4096 70 255 38016 6.60864 41.2446 209.262 257.157 257.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000256 1024 170 1185 60416 5.86531 3.40637 102.074 104.695 216.174 216.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 6.4e-05 1024 230 1830 288768 21.3188 13.5001 741.1 419.21 1195.26 1195.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1660 0.000512 1024 330 3375 34816 1.66502 123.31 76.6875 201.704 201.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 6.4e-05 4096 100 2175 268032 72.6139 55.6035 3513.28 1674.94 5316.58 5316.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 6.4e-05 512 490 315 245760 15.9102 6.61258 66.5574 206.446 295.745 295.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000128 2048 215 720 112128 24.1505 14.3425 268.824 417.21 724.659 724.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 0.000512 4096 70 255 38016 6.62848 47.7676 210.44 264.88 264.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000256 1024 170 1185 58368 5.84672 3.36922 115.063 103.483 227.889 227.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 6.4e-05 1024 230 1830 288768 21.2756 13.4963 864.129 418.843 1317.87 1317.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1660 0.000512 1024 330 3375 34752 1.66656 144.253 76.6607 222.623 222.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 6.4e-05 4096 100 2175 268000 72.8041 55.7126 3529.73 1675.69 5334.06 5334.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 6.4e-05 512 490 315 243200 16.1224 6.62906 66.2161 206.416 295.602 295.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000128 2048 215 720 112000 24.278 14.3729 269.569 417.258 725.606 725.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 0.000512 4096 70 255 38000 6.62717 47.9301 209.682 264.283 264.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000256 1024 170 1185 59200 5.81926 3.3833 117.751 103.471 230.553 230.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 6.4e-05 1024 230 1830 288000 21.3754 13.5215 865.744 419.032 1319.8 1319.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1660 0.000512 1024 330 3375 34800 1.66714 145.498 76.6321 223.841 223.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 6.4e-05 4096 100 2175 267264 72.5437 55.5981 3230.43 1672.35 5031.04 5031.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 6.4e-05 512 490 315 245760 16.4079 6.71462 60.871 209.32 293.524 293.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000128 2048 215 720 112640 24.2297 14.3278 247.673 418.538 704.898 705.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 0.000512 4096 70 255 37888 6.61094 44.1173 209.392 260.162 260.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000256 1024 170 1185 59392 5.92032 3.41197 107.067 104.94 221.469 221.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 6.4e-05 1024 230 1830 286720 21.3062 13.4854 784.457 418.199 1237.58 1237.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1660 0.000512 1024 330 3375 34560 1.64541 131.059 75.341 208.089 208.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 790 6.4e-05 4096 100 2180 268800 72.5953 55.6082 2609.53 1676.15 4414 4414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1560 6.4e-05 512 490 320 247808 16.2045 6.71187 51.3589 208.978 283.463 283.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 840 0.000128 2048 215 720 113408 24.2591 14.3849 374.877 419.011 832.663 832.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 0.000512 4096 70 260 38144 6.62234 32.7188 209.5 248.881 248.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.000256 1024 170 1180 60928 5.86326 3.42016 82.2411 104.898 196.551 196.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 6.4e-05 1024 230 1820 289536 21.2718 13.5004 599.206 418.976 1053.09 1053.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1660 0.000512 1024 330 3380 34976 1.69133 99.5615 77.0314 178.33 178.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 790 6.4e-05 4096 100 2180 268640 72.9272 55.7261 2900.07 1675.5 4704.34 4704.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 6.4e-05 512 490 320 248320 16.3404 6.73235 52.5042 209.688 285.477 285.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000128 2048 215 720 113600 24.3676 14.3872 412.957 419.737 871.586 871.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 0.000512 4096 70 260 38160 6.61699 37.678 209.63 253.971 254.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000256 1024 170 1180 60800 5.89776 3.4345 93.0352 104.908 207.41 207.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 6.4e-05 1024 230 1820 289280 21.3889 14.1262 675.381 419.097 1130.13 1130.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1660 0.000512 1024 330 3380 34960 1.67117 113.421 75.924 191.06 191.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 20 330 0.001024 512 117 1720 0 0.362272 0.004928 13.0243 13.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 3.2e-05 4096 240 2260 476160 311.688 139.696 5727.8 4160.53 10340.2 10327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.001024 2048 370 600 17800 1.37056 20.0943 52.4104 73.9198 73.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 6.4e-05 4096 100 2180 268608 72.6834 55.6682 2583.82 1675.89 4388.18 4388.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 6.4e-05 512 490 320 245760 16.2598 6.6879 48.0674 208.234 279.471 279.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000128 2048 215 720 113280 24.3148 14.3931 351.338 418.371 808.554 808.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 0.000512 4096 70 260 38112 6.61898 34.7479 209.41 250.822 250.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000256 1024 170 1180 60672 5.87584 3.41344 86.3204 105.405 201.153 201.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 6.4e-05 1024 230 1820 289152 21.2858 13.5162 628.139 418.822 1081.9 1082.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1660 0.000512 1024 330 3380 34944 1.66899 105.286 76.9304 183.928 183.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 20 330 0.001024 512 117 1720 0 0.359168 0.004448 13.2532 13.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 3.2e-05 4096 240 2260 476160 310.794 139.452 5319.01 4175.92 9945.61 9932.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.001024 2048 370 600 17808 1.37056 18.7958 52.4482 72.6596 72.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 6.4e-05 4096 100 2180 268576 72.9029 55.7297 2642.42 1675.4 4446.58 4446.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 6.4e-05 512 490 320 247296 16.3716 6.7296 49.8862 209.345 282.548 282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000128 2048 215 720 113344 24.3716 14.3676 375.915 418.386 833.178 833.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 0.000512 4096 70 260 38136 6.62595 35.7937 209.584 252.048 252.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000256 1024 170 1180 60928 5.8695 3.42182 88.2783 104.763 202.468 202.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 6.4e-05 1024 230 1820 289408 21.3656 13.5245 638.153 419.839 1093.02 1093.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1660 0.000512 1024 330 3380 34944 1.6687 107.108 75.9201 184.742 184.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 6.4e-05 4096 100 2180 268544 72.6342 55.6236 2678.08 1675.62 4482.08 4482.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 6.4e-05 512 490 320 245760 16.3866 6.70822 49.8087 209.028 282.151 282.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000128 2048 215 720 113152 24.2454 14.3939 205.11 419.098 662.976 663.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 0.000512 4096 70 260 38080 6.61709 35.5491 209.32 251.53 251.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000256 1024 170 1180 60416 5.85853 3.40579 86.732 104.594 200.724 200.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 6.4e-05 1024 230 1820 289280 21.3065 13.4984 631.818 419.017 1085.78 1085.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1660 0.000512 1024 330 3380 34944 1.66707 102.343 77.5845 181.64 181.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 6.4e-05 4096 100 2180 268416 72.8173 55.7177 3246.75 1676.37 5051.77 5051.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 6.4e-05 512 490 320 244224 16.2253 6.66566 61.4732 207.498 292.081 292.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000128 2048 215 720 113472 24.2515 14.3619 250.762 419.363 708.868 708.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 0.000512 4096 70 260 38088 6.62291 44.9938 209.59 261.251 261.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000256 1024 170 1180 60480 5.86832 3.4136 109.411 104.621 223.446 223.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 6.4e-05 1024 230 1820 289152 21.3449 13.529 795.073 419.19 1249.27 1249.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1660 0.000512 1024 330 3380 34920 1.66912 133.161 75.4318 210.305 210.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 6.4e-05 4096 100 2180 268416 72.6077 55.6523 2251.21 1674.94 4054.53 4054.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 6.4e-05 512 490 320 239616 16.0476 6.57786 42.173 204.217 269.233 269.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000128 2048 215 720 112896 24.2139 14.348 405.801 417.497 862 862.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 0.000512 4096 70 260 38016 6.61661 31.359 209.358 247.38 247.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000256 1024 170 1180 59904 5.81904 3.3888 75.6065 103.829 188.78 188.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 6.4e-05 1024 230 1820 289152 21.2756 13.5075 551.947 418.837 1005.7 1005.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1660 0.000512 1024 330 3380 34848 1.66669 92.4672 75.1433 169.322 169.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 6.4e-05 4096 100 2180 268480 72.6546 55.6952 3138.41 1676.82 4943.7 4943.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 6.4e-05 512 490 320 245760 16.5121 6.72154 59.3596 209.773 292.593 292.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000128 2048 215 720 113280 24.239 14.3503 239.747 419.601 698.065 698.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 0.000512 4096 70 260 38080 6.62131 43.3313 209.552 259.548 259.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000256 1024 170 1180 60160 5.83011 3.38947 104.551 104.172 218.071 218.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 6.4e-05 1024 230 1820 289280 21.2962 13.5112 764.262 419.312 1218.52 1218.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1660 0.000512 1024 330 3380 34880 1.66717 127.728 76.5165 205.957 206.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 20 330 0.001024 512 117 1720 0 0.361856 0.004256 13.9881 14.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 3.2e-05 4096 240 2260 476160 310.898 139.568 6465.13 4181.77 11097.8 11083.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.001024 2048 370 600 17760 1.36896 23.2035 52.4417 77.0589 77.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 6.4e-05 4096 100 2180 268160 72.4444 55.6032 2189.26 1677.71 3995.12 3995.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 6.4e-05 512 490 320 235520 16.6545 6.61648 40.2654 206.448 270.196 270.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000128 2048 215 720 111360 24.1666 14.3119 165.514 416.318 620.443 620.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 0.000512 4096 70 260 37920 6.5969 30.4252 209.789 246.856 246.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000256 1024 170 1180 58880 5.80688 3.36774 72.0832 103.453 184.837 184.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 6.4e-05 1024 230 1820 289280 21.2424 13.4947 535.735 419.533 990.133 990.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1660 0.000512 1024 330 3380 34720 1.65552 89.2232 75.0642 165.988 166.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 6.4e-05 4096 100 2180 268416 72.554 55.618 2955.55 1676.89 4760.73 4760.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 6.4e-05 512 490 320 239616 16.3364 6.61894 54.2482 206.411 283.829 283.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000128 2048 215 720 112896 24.215 14.5499 224.354 418.903 682.156 682.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 0.000512 4096 70 260 38016 6.60659 40.2689 209.359 256.276 256.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000256 1024 170 1180 59904 5.85101 3.40173 97.3789 104.4 211.161 211.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 6.4e-05 1024 230 1820 288768 21.2413 13.7134 716.327 418.774 1170.19 1170.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1660 0.000512 1024 330 3380 34848 1.66854 120.308 76.009 198.029 198.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 6.4e-05 4096 100 2180 268032 72.6048 55.6257 2096.6 1673.56 3898.5 3898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 6.4e-05 512 490 320 233472 16.8391 6.61862 38.1534 206.335 268.162 268.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000128 2048 215 720 112128 24.1271 14.422 160.24 416.702 615.617 615.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 0.000512 4096 70 260 37824 6.57824 29.0702 208.639 244.331 244.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000256 1024 170 1180 58368 5.84614 3.36762 68.5141 103.394 181.248 181.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 6.4e-05 1024 230 1820 288768 21.261 13.4962 513.67 418.493 967.05 967.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1660 0.000512 1024 330 3380 34752 1.66576 85.5918 75.0196 162.318 162.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 6.4e-05 4096 100 2180 268400 72.9948 55.7425 3069.62 1677.84 4876.31 4876.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 6.4e-05 512 490 320 243200 16.1201 6.63962 57.7628 206.475 287.21 287.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000128 2048 215 720 112800 24.3875 14.5225 235.207 419.16 693.408 693.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 0.000512 4096 70 260 38100 6.62688 42.3424 209.829 258.841 258.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000256 1024 170 1180 60000 5.88992 3.41402 102.374 104.442 216.248 216.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 6.4e-05 1024 230 1820 288800 21.3871 13.5366 747.835 419.021 1201.91 1202.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1660 0.000512 1024 330 3380 34900 1.67082 125.524 76.4988 203.737 203.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 330 0.001024 512 117 1720 0 0.36176 0.005632 13.0749 13.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 3.2e-05 4096 240 2260 475200 312.137 139.844 6304.65 4164.31 10921.4 10908.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.001024 2048 370 600 17700 1.36662 22.9538 52.3478 76.7148 76.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 6.4e-05 4096 100 2180 268000 72.807 55.7327 2154.05 1674.97 3957.68 3957.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 6.4e-05 512 490 320 243200 16.1317 6.62733 40.9362 206.304 270.215 270.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000128 2048 215 720 112000 24.2911 14.4295 164.591 416.94 620.385 620.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 0.000512 4096 70 260 38000 6.61914 30.2019 209.655 246.521 246.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000256 1024 170 1180 59200 5.83536 3.37715 71.5237 103.419 184.285 184.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 6.4e-05 1024 230 1820 288000 21.3807 13.5537 525.62 418.815 979.506 979.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1660 0.000512 1024 330 3380 34800 1.66643 88.2815 76.1516 166.145 166.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 6.4e-05 4096 100 2180 268352 72.5993 55.6672 3900.37 1676.97 5705.73 5705.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 6.4e-05 512 490 320 243712 16.1705 6.64442 73.7076 207.08 303.82 303.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000128 2048 215 720 112896 24.2564 14.5382 299.073 418.99 756.991 757.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 0.000512 4096 70 260 38080 6.62867 53.9234 209.756 270.349 270.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000256 1024 170 1180 60928 5.85949 3.41238 132.33 104.921 246.651 246.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 6.4e-05 1024 230 1820 288512 21.29 13.5128 947.995 418.732 1401.66 1401.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1660 0.000512 1024 330 3380 34832 1.66573 159.097 76.385 237.192 237.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 6.4e-05 4096 100 2180 267904 72.4815 55.6054 2553.64 1673.29 4355.14 4355.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 6.4e-05 512 490 320 229376 16.4302 6.56678 45.8604 202.118 271.196 271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000128 2048 215 720 112896 24.2144 14.4589 195.017 418.72 652.541 652.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 0.000512 4096 70 260 37856 6.5959 34.902 208.929 250.47 250.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000256 1024 170 1180 59136 5.8409 3.3751 83.8503 103.751 196.95 197.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 6.4e-05 1024 230 1820 288512 21.254 13.4987 619.201 418.417 1072.51 1072.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1660 0.000512 1024 330 3380 34720 1.66739 103.453 74.8915 180.056 180.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 6.4e-05 4096 100 2180 268320 72.8225 55.7221 3750.22 1675.59 5554.48 5554.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 6.4e-05 512 490 320 238080 16.523 6.62896 69.3686 206.398 299.138 299.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000128 2048 215 720 112320 24.2491 14.365 284.039 417.989 740.777 740.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 0.000512 4096 70 260 38040 6.61216 51.1367 209.588 267.379 267.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000256 1024 170 1180 60480 5.87642 3.4136 125.262 104.674 239.358 239.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 6.4e-05 1024 230 1820 288960 21.3418 13.527 909.814 419.151 1363.97 1364.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1660 0.000512 1024 330 3380 34800 1.66307 152.611 75.3353 229.653 229.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 330 0.001024 512 117 1720 0 0.360448 0.00464 13.087 13.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 3.2e-05 4096 240 2260 474240 312.95 139.869 7673.73 4168.08 12295.1 12281.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.001024 2048 370 600 17640 1.36416 27.7036 52.2358 81.3468 81.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 6.4e-05 4096 100 2180 267840 72.5514 55.6745 2534.33 1675.08 4337.75 4337.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 6.4e-05 512 490 320 230400 17.0964 6.62582 45.4169 206.337 275.693 275.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000128 2048 215 720 111360 24.2968 14.3469 192.249 417.915 648.941 649.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 0.000512 4096 70 260 37920 6.6199 35.2657 209.442 251.37 251.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000256 1024 170 1180 59520 5.8049 3.37475 84.2788 103.725 197.312 197.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 6.4e-05 1024 230 1820 288000 21.2482 13.502 614.493 417.591 1066.97 1067.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1660 0.000512 1024 330 3380 34560 1.6504 102.528 75.6345 179.855 179.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 6.4e-05 4096 100 2180 268288 72.5418 55.611 3649.6 1676.21 5454.08 5454.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 6.4e-05 512 490 320 245760 16.3735 6.70486 69.4788 209.013 301.789 301.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000128 2048 215 720 112640 24.2035 14.3259 277.773 418.89 735.331 735.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 0.000512 4096 70 260 38016 6.61558 50.219 209.36 266.239 266.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000256 1024 170 1180 60416 5.86733 3.40995 121.641 104.705 235.75 235.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 6.4e-05 1024 230 1820 288768 21.2961 13.5026 881.278 419.304 1335.52 1335.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1660 0.000512 1024 330 3380 34816 1.66314 148.488 75.2649 225.461 225.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 6.4e-05 4096 100 2180 267264 72.5441 55.5622 2443.21 1671.38 4242.81 4242.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 6.4e-05 512 490 320 245760 16.3927 7.53757 46.6832 209.095 279.927 280.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000128 2048 215 720 112640 24.23 14.3321 187.609 418.295 644.596 644.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 0.000512 4096 70 260 37888 6.61504 34.0562 209.356 250.071 250.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000256 1024 170 1180 59392 5.91853 3.41254 80.7389 105.05 195.251 195.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 6.4e-05 1024 230 1820 286720 21.2973 13.491 588.149 417.949 1041.02 1041.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1660 0.000512 1024 330 3380 34560 1.65088 98.5522 75.7228 175.97 176.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 6.4e-05 4096 100 2180 268032 72.6464 55.6117 3195.39 1675.3 4999.07 4999.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 6.4e-05 512 490 320 233472 16.8288 6.62893 57.1243 206.471 287.279 287.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000128 2048 215 720 112128 24.1451 14.3168 241.02 417.085 696.699 696.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 0.000512 4096 70 260 37824 6.5729 43.2981 208.838 258.755 258.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000256 1024 170 1180 58368 5.85686 3.37203 102.46 103.491 215.307 215.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 6.4e-05 1024 230 1820 288768 21.2699 13.4996 768.932 418.886 1222.72 1222.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1660 0.000512 1024 330 3380 34752 1.66502 128.737 76.5359 206.983 207.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 6.4e-05 4096 100 2180 267264 72.5121 55.6014 2215.58 1676.15 4019.96 4020.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 6.4e-05 512 490 320 221184 16.3873 6.53558 38.6121 198.355 260.105 260.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000128 2048 215 720 110592 24.0202 14.2704 167.33 413.486 619.232 619.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 0.000512 4096 70 260 37632 6.57206 30.5662 208.838 246.019 246.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000256 1024 170 1180 58368 5.87062 3.37101 72.8052 103.75 185.921 186.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 6.4e-05 1024 230 1820 285696 21.2743 13.4595 536.974 417.731 989.57 989.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1660 0.000512 1024 330 3380 34560 1.66813 90.2501 75.7799 167.739 167.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 6.4e-05 4096 100 2180 268000 72.7931 55.7322 3274.76 1676.03 5079.42 5079.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 6.4e-05 512 490 320 243200 16.1224 6.6335 62.1916 206.457 291.622 291.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000128 2048 215 720 112000 24.2874 14.4281 249.508 417.332 705.688 705.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 0.000512 4096 70 260 38000 6.62384 45.8372 209.799 262.302 262.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000256 1024 170 1180 59200 5.82531 3.38086 108.775 103.504 221.616 221.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 6.4e-05 1024 230 1820 288000 21.4015 13.5271 800.584 419.114 1254.76 1254.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1660 0.000512 1024 330 3380 34800 1.66922 135.143 75.4422 212.299 212.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 6.4e-05 4096 100 2180 267200 72.5361 55.6983 2317.9 1675.62 4121.87 4121.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 6.4e-05 512 490 320 230400 17.11 6.62944 42.0715 206.577 272.61 272.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000128 2048 215 720 108800 24.2136 14.2908 172.975 413.126 624.736 624.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 0.000512 4096 70 260 37600 6.57603 31.8239 208.544 246.988 247.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000256 1024 170 1180 57600 5.90896 3.38026 76.1942 103.67 189.278 189.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 6.4e-05 1024 230 1820 284800 21.3513 13.4843 571.77 416.872 1023.61 1023.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1660 0.000512 1024 330 3380 34400 1.65072 95.7317 75.5383 172.963 173.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 790 6.4e-05 4096 100 2184 268544 72.5752 55.6141 2589.11 1677.52 4394.93 4395.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1560 6.4e-05 512 490 312 251904 15.9048 6.70925 51.0507 209.09 282.967 283.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 840 0.000128 2048 215 720 113408 24.266 14.3417 364.219 419.363 822.316 822.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 0.000512 4096 70 264 38144 6.62323 33.1734 209.748 249.588 249.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000256 1024 170 1200 60928 5.86464 3.42003 81.819 105.165 196.394 196.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 6.4e-05 1024 230 1824 289280 21.2644 13.4925 593.729 419.32 1047.94 1048.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1660 0.000512 1024 330 3384 34976 1.68557 99.0147 76.2138 176.957 177.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 790 6.4e-05 4096 100 2184 268320 72.8624 55.7277 2689.49 1675.75 4493.95 4494.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 6.4e-05 512 490 312 253440 15.9333 6.72915 48.7294 209.754 281.361 281.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000128 2048 215 720 113280 24.4487 14.3811 364.721 419.038 822.717 822.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 0.000512 4096 70 264 38120 6.61651 35.4652 209.487 251.61 251.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000256 1024 170 1200 60800 5.89414 3.42797 87.21 104.908 201.569 201.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 6.4e-05 1024 230 1824 289280 21.3824 13.6583 630.286 418.995 1084.46 1084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1660 0.000512 1024 330 3384 34960 1.66678 105.057 77.3215 184.088 184.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 6.4e-05 4096 100 2184 268416 72.6712 55.6687 2547.2 1677.1 4352.75 4352.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 6.4e-05 512 490 312 251904 15.8084 6.69203 47.9614 208.384 279.067 279.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000128 2048 215 720 113280 24.2747 14.3642 361.551 418.676 819.005 819.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 0.000512 4096 70 264 38112 6.61462 35.1805 209.636 251.476 251.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000256 1024 170 1200 60672 5.87312 3.41402 85.8664 105.692 200.983 201.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 6.4e-05 1024 230 1824 289152 21.2999 13.5074 621.184 419.205 1075.33 1075.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1660 0.000512 1024 330 3384 34944 1.66858 103.834 76.542 182.087 182.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 790 6.4e-05 4096 100 2184 268032 72.4835 55.6076 1802.55 1676.21 3606.97 3607.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 6.4e-05 512 490 312 245760 15.9011 6.62096 30.7377 206.347 259.821 259.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000128 2048 215 720 112896 24.2664 14.4084 365.736 418.776 823.315 823.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 0.000512 4096 70 264 38016 6.6159 22.9132 209.363 238.935 238.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000256 1024 170 1200 59904 5.84442 3.39779 54.9791 104.367 168.717 168.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 6.4e-05 1024 230 1824 288768 21.2649 13.4943 401.503 419.253 855.645 855.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1660 0.000512 1024 330 3384 34848 1.6617 66.7627 76.6708 145.138 145.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 6.4e-05 4096 100 2184 268352 72.8213 55.7159 2964.56 1676.81 4770.02 4770.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 6.4e-05 512 490 312 250880 16.0807 6.72755 55.9822 209.467 288.478 288.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000128 2048 215 720 112896 24.3142 14.435 228.17 418.79 685.842 685.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 0.000512 4096 70 264 38080 6.60966 40.9646 209.556 257.176 257.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000256 1024 170 1200 60928 5.86909 3.42163 99.5961 104.859 213.873 213.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 6.4e-05 1024 230 1824 288960 21.3674 13.5182 714.309 420.018 1169.34 1169.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1660 0.000512 1024 330 3384 34944 1.67526 120.163 65.2512 187.134 187.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 790 6.4e-05 4096 100 2184 268352 72.6022 55.6625 2070.11 1675.41 3873.9 3874.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 6.4e-05 512 490 312 243712 16.1679 6.64576 34.6971 206.878 264.596 264.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000128 2048 215 720 112896 24.2646 14.3563 413.758 418.491 871.002 871.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 0.000512 4096 70 264 37968 6.59866 25.8646 209.025 241.529 241.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000256 1024 170 1200 60928 5.86032 3.4136 63.5217 104.817 177.741 177.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 6.4e-05 1024 230 1824 288512 21.3035 13.5056 454.46 418.328 907.726 907.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1660 0.000512 1024 330 3384 34832 1.66832 75.7534 75.2425 152.706 152.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 6.4e-05 4096 100 2184 268288 72.5991 55.6228 2879.93 1677.2 4685.47 4685.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 6.4e-05 512 490 312 249856 16.0484 6.70403 54.0662 209.209 286.243 286.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000128 2048 215 720 113152 24.249 14.3483 220.941 419.611 679.281 679.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 0.000512 4096 70 264 38080 6.61843 39.3242 209.594 255.581 255.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000256 1024 170 1200 60416 5.8569 3.40845 94.0533 104.695 208.142 208.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 6.4e-05 1024 230 1824 289280 21.2939 13.4982 681.775 419.407 1136.11 1136.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1660 0.000512 1024 330 3384 34944 1.66944 109.783 75.8729 187.369 187.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 6.4e-05 4096 100 2184 268288 72.5376 55.6077 1916.93 1676.2 3721.38 3721.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 6.4e-05 512 490 312 245760 16.3896 6.70662 35.5306 209.014 267.858 268.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000128 2048 215 720 112640 24.2531 14.3374 383.045 417.956 839.726 839.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 0.000512 4096 70 264 38016 6.61677 26.196 209.426 242.282 242.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000256 1024 170 1200 60416 5.86973 3.40992 62.4725 104.7 176.589 176.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 6.4e-05 1024 230 1824 288768 21.2976 13.5005 447.01 419.156 901.095 901.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1660 0.000512 1024 330 3384 34816 1.66298 70.6232 76.3117 148.64 148.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 6.4e-05 4096 100 2184 268128 72.8252 55.7117 3126.54 1675.19 4930.38 4930.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 6.4e-05 512 490 312 248832 15.9247 6.66205 58.7116 207.25 288.769 288.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000128 2048 215 720 113472 24.2525 14.3626 240.684 419.008 698.438 698.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 0.000512 4096 70 264 38088 6.61658 43.7043 209.513 259.878 259.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000256 1024 170 1200 60480 5.86848 3.41606 105.793 104.544 219.749 219.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 6.4e-05 1024 230 1824 289152 21.3508 13.5272 764.003 418.903 1217.91 1218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1660 0.000512 1024 330 3384 34920 1.6633 127.5 75.517 204.723 204.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 6.4e-05 4096 100 2184 267840 72.5002 55.6707 2176.42 1675.6 3980.3 3980.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 6.4e-05 512 490 312 239616 16.0441 6.57882 39.7535 204.211 266.81 266.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000128 2048 215 720 112896 24.169 14.3792 167.326 417.67 623.676 623.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 0.000512 4096 70 264 38016 6.61523 30.6264 209.515 246.802 246.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000256 1024 170 1200 59904 5.81984 3.38979 73.5306 103.863 186.731 186.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 6.4e-05 1024 230 1824 289152 21.2719 13.5101 534.274 419.008 988.201 988.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1660 0.000512 1024 330 3384 34848 1.6687 89.1413 75.1452 165.998 166.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 6.4e-05 4096 100 2184 268160 72.6031 55.6912 2974.18 1676.8 4779.39 4779.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 6.4e-05 512 490 312 250880 16.1173 6.72102 56.2068 209.766 289.035 289.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000128 2048 215 720 113280 24.2432 14.3642 227.491 419.42 685.654 685.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 0.000512 4096 70 264 38080 6.61533 41.363 209.622 257.644 257.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000256 1024 170 1200 60160 5.83754 3.38739 99.9311 104.173 213.462 213.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 6.4e-05 1024 230 1824 289280 21.2961 13.5146 725.172 419.304 1179.42 1179.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1660 0.000512 1024 330 3384 34880 1.66838 121.045 75.3386 198.093 198.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 6.4e-05 4096 100 2184 268160 72.4036 55.6114 2116.87 1677.52 3922.54 3922.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 6.4e-05 512 490 312 245760 15.888 6.6193 39.6866 206.426 268.833 268.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000128 2048 215 720 111360 24.1507 14.4118 160.226 416.281 615.198 615.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 0.000512 4096 70 264 37920 6.60275 29.7593 209.779 246.185 246.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000256 1024 170 1200 58880 5.81184 3.37082 70.1658 103.442 182.917 183.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 6.4e-05 1024 230 1824 289280 21.2521 13.5029 519.027 419.488 973.406 973.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1660 0.000512 1024 330 3384 34720 1.65888 85.9832 76.1176 163.802 163.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 6.4e-05 4096 100 2184 268032 72.4631 55.6139 3782.68 1676.68 5594.19 5594.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 6.4e-05 512 490 312 245760 15.8851 6.61539 70.7656 206.41 299.899 300.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000128 2048 215 720 112896 24.2095 14.422 290.538 418.984 748.282 748.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 0.000512 4096 70 264 38016 6.6049 53.035 209.42 269.101 269.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000256 1024 170 1200 59904 5.84621 3.40381 127.602 104.395 241.374 241.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 6.4e-05 1024 230 1824 288768 21.235 13.5059 927.56 418.77 1381.2 1381.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1660 0.000512 1024 330 3384 34848 1.66355 154.505 75.4647 231.676 231.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 6.4e-05 4096 100 2184 267264 72.5464 55.6076 2438.2 1675.14 4241.6 4241.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 6.4e-05 512 490 312 245760 15.8931 6.61914 46.1411 206.479 275.347 275.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000128 2048 215 720 112128 24.1275 14.3401 184.217 417.091 639.903 640.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 0.000512 4096 70 264 37824 6.59184 33.2238 208.907 248.763 248.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000256 1024 170 1200 58368 5.85408 3.36896 79.5268 103.494 192.372 192.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 6.4e-05 1024 230 1824 288768 21.2654 13.4984 593.452 418.892 1047.24 1047.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1660 0.000512 1024 330 3384 34752 1.66893 98.6258 76.0914 176.429 176.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 6.4e-05 4096 100 2184 268400 72.9963 55.757 3745.01 1677.48 5551.36 5551.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 6.4e-05 512 490 312 243200 16.1243 6.63674 69.3209 206.373 298.67 298.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000128 2048 215 720 112800 24.3874 14.3752 285.49 419.072 743.459 743.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 0.000512 4096 70 264 38000 6.60829 51.7816 209.319 267.751 267.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000256 1024 170 1200 60000 5.89171 3.4137 125.425 104.422 239.284 239.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 6.4e-05 1024 230 1824 288800 21.3828 13.5364 910.848 420.604 1366.5 1366.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1660 0.000512 1024 330 3384 34900 1.6695 152.664 75.6636 230.041 230.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 6.4e-05 4096 100 2184 268000 72.8003 55.7173 2530.65 1676.18 4335.46 4335.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 6.4e-05 512 490 312 243200 16.1263 6.63133 46.8987 206.476 276.356 276.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000128 2048 215 720 112000 24.2808 14.4547 192.848 417.277 648.989 649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 0.000512 4096 70 264 37800 6.58275 35.3484 208.82 250.795 250.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000256 1024 170 1200 59200 5.8256 3.37571 84.2591 103.502 197.094 197.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 6.4e-05 1024 230 1824 288000 21.3639 13.6319 614.756 419.709 1069.59 1069.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1660 0.000512 1024 330 3384 34800 1.67062 102.758 76.212 180.684 180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 6.4e-05 4096 100 2184 268352 72.6103 55.6767 3669.16 1676.93 5474.5 5474.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 6.4e-05 512 490 312 243712 16.1724 6.64166 67.8632 207.083 297.977 298.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000128 2048 215 720 112896 24.2424 14.353 280.458 418.99 738.176 738.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 0.000512 4096 70 264 37968 6.60362 51.0976 209.228 266.973 267.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000256 1024 170 1200 60928 5.85824 3.41606 124.298 104.921 238.618 238.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 6.4e-05 1024 230 1824 288512 21.3084 14.8999 889.62 418.733 1344.7 1344.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1660 0.000512 1024 330 3384 34832 1.66624 148.954 76.5121 227.177 227.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 6.4e-05 4096 100 2184 267904 72.5081 55.6091 2415.14 1675.12 4218.5 4218.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 6.4e-05 512 490 312 229376 16.4371 6.56595 42.4257 202.348 267.989 268.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000128 2048 215 720 112896 24.2075 14.3562 186.264 419.196 644.149 644.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 0.000512 4096 70 264 37856 6.60282 34.0542 209.226 249.928 249.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000256 1024 170 1200 59136 5.84058 3.38349 80.5439 103.868 193.764 193.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 6.4e-05 1024 230 1824 288512 21.2474 13.7531 589.899 418.886 1043.91 1044.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1660 0.000512 1024 330 3384 34720 1.66707 98.1954 75.0263 174.932 174.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 6.4e-05 4096 100 2184 267840 72.7969 55.7259 3539.36 1674.17 5342.17 5342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 6.4e-05 512 490 312 245760 15.9575 6.67754 66.6884 206.223 295.763 295.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000128 2048 215 720 112320 24.2803 14.3639 270.533 417.582 726.889 727.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 0.000512 4096 70 264 38040 6.61037 49.4707 209.487 265.611 265.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000256 1024 170 1200 60480 5.88467 3.41606 120.449 104.583 234.458 234.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 6.4e-05 1024 230 1824 288960 21.3391 13.527 871.198 420.082 1326.28 1326.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1660 0.000512 1024 330 3384 34800 1.66413 144.828 76.4395 222.974 223.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 6.4e-05 4096 100 2184 267840 72.5673 55.6682 2282.55 1674.61 4085.51 4085.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 6.4e-05 512 490 312 245760 15.9273 6.62528 43.3301 206.277 272.374 272.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000128 2048 215 720 111360 24.308 14.351 174.105 417.803 630.698 630.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 0.000512 4096 70 264 37920 6.61514 32.1476 209.456 248.263 248.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000256 1024 170 1200 59520 5.804 3.3751 76.7894 103.445 189.542 189.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 6.4e-05 1024 230 1824 288000 21.246 13.5619 559.168 417.467 1011.57 1011.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1660 0.000512 1024 330 3384 34560 1.64758 92.9382 75.6975 170.326 170.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 6.4e-05 4096 100 2184 268288 72.5666 55.6495 3392.06 1677.34 5197.74 5197.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 6.4e-05 512 490 312 245760 16.3721 6.70755 63.6334 209.148 296.081 296.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000128 2048 215 720 112640 24.1971 14.4399 259.576 418.253 716.595 716.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 0.000512 4096 70 264 38016 6.61504 47.7232 209.574 263.955 264.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000256 1024 170 1200 60416 5.85885 3.40992 115.066 104.772 229.235 229.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 6.4e-05 1024 230 1824 288768 21.3101 13.4988 830.485 419.445 1284.87 1284.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1660 0.000512 1024 330 3384 34816 1.66282 138.312 76.6876 216.709 216.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 6.4e-05 4096 100 2184 267264 72.5419 55.5665 2281.33 1670.77 4080.32 4080.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 6.4e-05 512 490 312 245760 16.3933 6.71309 43.2225 209.495 276.041 276.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000128 2048 215 720 112640 24.2302 14.3528 174.642 418.156 631.511 631.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 0.000512 4096 70 264 37888 6.62106 31.4138 209.349 247.429 247.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000256 1024 170 1200 59392 5.91946 3.41248 76.2799 104.831 190.572 190.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 6.4e-05 1024 230 1824 286720 21.2887 13.4881 553.809 417.804 1006.52 1006.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1660 0.000512 1024 330 3384 34560 1.6489 92.3984 74.7274 168.818 168.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 790 6.4e-05 4096 100 2175 268928 72.5493 55.5981 2889.04 1675.75 4693.06 4693.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1560 6.4e-05 512 490 325 249856 16.0456 6.7072 60.3106 208.87 292.144 292.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 840 0.000128 2048 215 725 114176 24.195 14.3657 409.641 421.133 869.475 869.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 0.000512 4096 70 250 38176 6.61299 35.5543 209.446 251.656 251.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000256 1024 170 1200 60672 5.87066 3.41709 93.6855 104.883 207.985 208.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 6.4e-05 1024 230 1825 289280 21.2706 13.5632 673.079 418.943 1126.99 1127.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1660 0.000512 1024 330 3375 35008 1.68768 112.359 76.0107 190.101 190.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 790 6.4e-05 4096 100 2175 268800 72.9427 55.7597 2568.82 1677.06 4374.69 4374.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 6.4e-05 512 490 325 250880 16.1308 6.73498 47.9846 209.8 280.86 281.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000128 2048 215 725 113920 24.3708 14.3644 353.13 419.427 811.421 811.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 0.000512 4096 70 250 38160 6.61987 32.2703 209.651 248.585 248.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000256 1024 170 1200 60480 5.90608 3.42749 83.7275 105.006 198.193 198.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 6.4e-05 1024 230 1825 289280 21.388 13.526 604.817 419.454 1059.32 1059.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1660 0.000512 1024 330 3375 35000 1.6729 100.838 75.8656 178.419 178.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 790 6.4e-05 4096 100 2175 268800 72.6802 55.681 1737.69 1677.08 3543.25 3543.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1560 6.4e-05 512 490 325 250880 16.0946 6.72563 39.036 209.809 271.878 272.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 840 0.000128 2048 215 725 113920 24.2832 14.3508 355.671 419.489 813.93 814.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 0.000512 4096 70 250 38080 6.61485 21.0412 209.41 237.108 237.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000256 1024 170 1200 59520 5.8641 3.39056 53.7615 104.19 167.329 167.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 6.4e-05 1024 230 1825 289280 21.3067 13.5119 392.546 420.278 847.776 847.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1660 0.000512 1024 330 3375 34960 1.69126 65.3571 75.9678 143.058 143.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 6.4e-05 4096 100 2175 268800 72.6863 55.6812 2631.71 1677.47 4437.67 4437.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 6.4e-05 512 490 325 248832 16.0305 6.68733 51.8477 208.447 283.233 283.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000128 2048 215 725 113664 24.2429 14.4384 361.912 418.769 819.502 819.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 0.000512 4096 70 250 38160 6.62253 34.3324 209.691 250.69 250.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000256 1024 170 1200 60288 5.87741 3.41418 89.2423 104.847 203.511 203.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 6.4e-05 1024 230 1825 289152 21.2998 13.5122 645.25 420.714 1100.91 1101.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1660 0.000512 1024 330 3375 34992 1.6727 107.749 75.8848 185.35 185.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 790 6.4e-05 4096 100 2175 268416 72.5213 55.6069 1853.39 1676.7 3658.33 3658.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 6.4e-05 512 490 325 245760 15.9029 6.62371 32.9519 206.412 262.103 262.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000128 2048 215 725 113664 24.2173 14.3303 367.411 419.64 825.73 825.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 0.000512 4096 70 250 38112 6.62237 22.4543 209.692 238.815 238.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000256 1024 170 1200 59904 5.83789 3.40109 57.341 104.397 171.107 171.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 6.4e-05 1024 230 1825 288768 21.2543 13.6467 416.05 418.768 869.856 869.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1660 0.000512 1024 330 3375 34944 1.6672 69.1709 76.5234 147.406 147.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 6.4e-05 4096 100 2175 268800 72.8421 55.7221 2832.88 1675.28 4636.84 4636.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 6.4e-05 512 490 325 250880 16.0791 6.73181 56.0063 209.349 288.389 288.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000128 2048 215 725 113792 24.2362 14.3703 219.458 418.405 676.602 676.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 0.000512 4096 70 250 38136 6.61504 37.5562 209.411 253.625 253.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000256 1024 170 1200 60480 5.88573 3.41859 95.791 104.761 209.985 210.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 6.4e-05 1024 230 1825 288960 21.3642 13.5228 686.472 418.935 1140.43 1140.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1660 0.000512 1024 330 3375 34944 1.66922 114.754 75.3087 191.777 191.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 790 6.4e-05 4096 100 2175 268800 72.6315 55.681 1986.97 1675.55 3790.95 3791.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 6.4e-05 512 490 325 243712 16.1597 6.63962 34.8765 206.914 264.805 264.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000128 2048 215 725 113792 24.1754 14.3609 398.112 418.542 855.319 855.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 0.000512 4096 70 250 38080 6.62106 23.6532 209.413 239.732 239.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000256 1024 170 1200 60032 5.88954 3.41018 60.6404 104.835 174.907 175.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 6.4e-05 1024 230 1825 288512 21.285 13.5106 437.137 418.388 890.453 890.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1660 0.000512 1024 330 3375 34832 1.66093 72.747 75.157 149.607 149.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 6.4e-05 4096 100 2175 268800 72.6575 55.6275 2938.95 1675.61 4742.97 4743.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 6.4e-05 512 490 325 249856 16.0582 6.70618 57.8653 208.933 289.776 289.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000128 2048 215 725 114176 24.134 14.3401 228.784 419.101 686.489 686.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 0.000512 4096 70 250 38144 6.62115 38.6335 209.494 254.794 254.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000256 1024 170 1200 60416 5.86144 3.41197 99.6317 104.592 213.627 213.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 6.4e-05 1024 230 1825 289280 21.2836 13.497 711.451 419.011 1165.38 1165.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1660 0.000512 1024 330 3375 34944 1.66733 114.837 75.8129 192.362 192.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 6.4e-05 4096 100 2175 268800 72.5707 55.6216 1959.8 1677.18 3765.28 3765.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 6.4e-05 512 490 325 245760 16.3802 6.7072 38.1068 209.127 270.536 270.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000128 2048 215 725 113664 24.1751 14.4215 374.493 418.209 831.439 831.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 0.000512 4096 70 250 38016 6.61709 25.4689 209.303 241.431 241.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000256 1024 170 1200 60416 5.86144 3.40582 65.0774 104.761 179.234 179.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 6.4e-05 1024 230 1825 288768 21.3068 13.4993 461.91 420.2 917.053 917.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1660 0.000512 1024 330 3375 34816 1.66336 72.7263 75.2385 149.671 149.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 6.4e-05 4096 100 2175 268704 72.8492 55.7205 3111.14 1676.55 4916.39 4916.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 6.4e-05 512 490 325 244224 16.2322 6.66227 59.9463 207.421 290.482 290.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000128 2048 215 725 114048 24.1868 14.403 240.999 420.11 699.831 699.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 0.000512 4096 70 250 38160 6.6175 41.2596 209.825 257.747 257.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000256 1024 170 1200 59904 5.89178 3.41414 105.192 104.623 219.254 219.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 6.4e-05 1024 230 1825 289152 21.3615 13.5263 764.669 419.242 1218.93 1219.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1660 0.000512 1024 330 3375 34920 1.67309 127.041 75.5487 204.307 204.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 6.4e-05 4096 100 2175 268416 72.5842 55.6794 2213.43 1675.59 4017.4 4017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 6.4e-05 512 490 325 239616 16.0515 6.58058 42.3959 204.21 269.463 269.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000128 2048 215 725 112896 24.1496 14.3623 171.557 417.658 627.857 627.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 0.000512 4096 70 250 38016 6.6089 29.7273 209.262 245.642 245.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000256 1024 170 1200 58752 5.87178 3.39149 74.4022 103.861 187.656 187.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 6.4e-05 1024 230 1825 289152 21.2804 13.5084 547.549 418.995 1001.47 1001.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1660 0.000512 1024 330 3375 34848 1.66826 91.0115 76.2214 168.944 169.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 6.4e-05 4096 100 2175 268800 72.6436 55.6913 3018.99 1675.95 4823.38 4823.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 6.4e-05 512 490 325 250880 16.0989 6.72202 59.708 209.753 292.503 292.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000128 2048 215 725 113920 24.1782 14.3684 234.086 419.2 691.965 692.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 0.000512 4096 70 250 38080 6.6087 40.2719 209.267 256.191 256.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000256 1024 170 1200 59520 5.85488 3.39114 101.545 104.12 215.038 215.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 6.4e-05 1024 230 1825 289280 21.3096 13.5136 743.371 419.083 1197.41 1197.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1660 0.000512 1024 330 3375 34960 1.66986 123.985 75.723 201.421 201.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 6.4e-05 4096 100 2175 268800 72.4623 55.6055 2116.65 1676.13 3920.97 3921.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 6.4e-05 512 490 325 245760 15.8996 6.61885 41.5775 206.251 270.567 270.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000128 2048 215 725 112640 24.0292 14.3032 163.156 415.932 617.551 617.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 0.000512 4096 70 250 37920 6.58525 28.1233 208.808 243.561 243.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000256 1024 170 1200 58880 5.8159 3.37018 71.1702 103.353 183.835 183.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 6.4e-05 1024 230 1825 289280 21.2689 13.502 521.252 419.138 975.295 975.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1660 0.000512 1024 330 3375 34880 1.6712 86.6463 75.2968 163.659 163.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 6.4e-05 4096 100 2175 268416 72.4851 55.6012 3666.89 1675.12 5470.21 5470.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 6.4e-05 512 490 325 245760 15.8894 6.61766 72.1188 207.297 302.134 302.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000128 2048 215 725 113664 24.1376 14.3453 283.934 431.921 754.472 754.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 0.000512 4096 70 250 38112 6.61635 48.6306 209.495 264.784 264.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000256 1024 170 1200 59904 5.84499 3.4017 124.374 104.297 238.047 238.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 6.4e-05 1024 230 1825 288768 21.248 13.4985 900.367 418.371 1353.62 1353.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1660 0.000512 1024 330 3375 34944 1.66707 150.696 76.5786 228.984 229.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 6.4e-05 4096 100 2175 268032 72.5884 55.6184 2464.64 1673.18 4266.14 4266.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 6.4e-05 512 490 325 245760 15.9203 6.61734 48.3279 206.231 277.323 277.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000128 2048 215 725 112128 24.1452 14.3606 188.521 416.596 643.753 643.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 0.000512 4096 70 250 38016 6.62195 32.9359 209.447 249.049 249.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000256 1024 170 1200 58368 5.85149 3.37357 81.6577 103.376 194.39 194.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 6.4e-05 1024 230 1825 288768 21.2664 13.4989 603.563 418.397 1056.86 1056.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1660 0.000512 1024 330 3375 34752 1.66538 99.9669 73.9549 175.631 175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 6.4e-05 4096 100 2175 268800 72.9772 55.7507 3686.77 1677.82 5493.43 5493.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 6.4e-05 512 490 325 243200 16.1162 6.63552 71.5716 206.415 300.963 301.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000128 2048 215 725 113600 24.3174 14.3709 283.955 419.253 742.031 742.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 0.000512 4096 70 250 38100 6.61651 48.7573 209.645 265.066 265.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000256 1024 170 1200 60000 5.88109 3.41786 124.594 104.443 238.468 238.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 6.4e-05 1024 230 1825 288800 21.3816 13.5312 897.985 419.026 1352.06 1352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1660 0.000512 1024 330 3375 34900 1.66986 150.356 75.555 227.623 227.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 6.4e-05 4096 100 2175 268000 72.7658 55.7061 2475.25 1676.21 4280.04 4280.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 6.4e-05 512 490 325 243200 16.1254 6.63267 47.9461 206.474 277.392 277.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000128 2048 215 725 112000 24.2762 14.3524 189.54 417.28 645.578 645.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 0.000512 4096 70 250 38000 6.61504 33.4111 209.654 249.721 249.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000256 1024 170 1200 59200 5.82656 3.38275 83.2385 103.507 196.082 196.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 6.4e-05 1024 230 1825 288000 21.37 13.5222 599.324 419.16 1053.51 1053.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1660 0.000512 1024 330 3375 34800 1.6679 100.139 75.135 176.985 177.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 6.4e-05 4096 100 2175 268800 72.5975 55.6884 3556.27 1675.77 5360.44 5360.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 6.4e-05 512 490 325 243712 16.1719 6.64499 69.3019 206.936 299.271 299.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000128 2048 215 725 113792 24.1324 14.3647 276.148 419.674 734.451 734.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 0.000512 4096 70 250 38080 6.61507 47.4919 209.445 263.595 263.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000256 1024 170 1200 60032 5.89258 3.41606 120.8 104.843 235.076 235.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 6.4e-05 1024 230 1825 288512 21.3017 13.5158 877.228 418.454 1330.63 1330.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1660 0.000512 1024 330 3375 34832 1.66118 145.345 76.4553 223.505 223.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 6.4e-05 4096 100 2175 267904 72.4884 55.6073 2327.38 1675.12 4130.71 4130.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 6.4e-05 512 490 325 229376 16.4246 6.56589 42.9729 202.345 268.528 268.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000128 2048 215 725 112896 24.2083 14.334 180.987 419.201 638.862 638.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 0.000512 4096 70 250 37856 6.59344 30.8572 208.98 246.473 246.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000256 1024 170 1200 59136 5.83792 3.38144 78.8475 103.87 192.065 192.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 6.4e-05 1024 230 1825 288512 21.2539 13.4963 573.77 419.081 1027.74 1027.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1660 0.000512 1024 330 3375 34720 1.66502 95.3385 76.1086 173.156 173.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 6.4e-05 4096 100 2175 268320 72.8458 55.7179 3437.54 1674.64 5240.86 5240.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 6.4e-05 512 490 325 245760 15.9678 6.63386 67.9683 206.321 297.109 297.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000128 2048 215 725 113280 24.1429 14.494 266.482 417.721 722.972 723.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 0.000512 4096 70 250 38040 6.61104 45.6812 209.273 261.61 261.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000256 1024 170 1200 59520 5.91782 3.41843 116.402 105.873 231.739 231.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 6.4e-05 1024 230 1825 288960 21.3467 13.5305 849.07 418.718 1302.8 1302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1660 0.000512 1024 330 3375 34920 1.67117 141.617 75.5692 218.901 218.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 6.4e-05 4096 100 2175 267840 72.5955 55.679 2278.44 1675.97 4082.8 4082.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 6.4e-05 512 490 325 245760 15.9212 6.62925 45.3295 206.446 274.546 274.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000128 2048 215 725 113280 24.1623 14.4548 176.744 418.144 633.641 633.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 0.000512 4096 70 250 37920 6.61238 30.5932 209.379 246.627 246.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000256 1024 170 1200 57600 5.8944 3.37539 75.0483 103.529 187.976 188.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 6.4e-05 1024 230 1825 288000 21.2672 13.5004 560.612 417.808 1013.32 1013.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1660 0.000512 1024 330 3375 34800 1.66899 93.5386 75.0302 170.282 170.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 6.4e-05 4096 100 2175 268800 72.5963 55.6117 3306.81 1677.13 5112.26 5112.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 6.4e-05 512 490 325 245760 16.3769 6.70829 64.9015 209.128 297.329 297.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000128 2048 215 725 113664 24.1084 14.3792 256.111 418.292 713.02 713.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 0.000512 4096 70 250 38016 6.61421 43.6532 209.293 259.604 259.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000256 1024 170 1200 60416 5.86822 3.40992 113.121 104.754 227.279 227.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 6.4e-05 1024 230 1825 288768 21.3073 13.4968 808.687 419.385 1263.01 1263.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1660 0.000512 1024 330 3375 34816 1.66502 134.829 75.5508 212.088 212.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 6.4e-05 4096 100 2175 267264 72.5357 55.5679 2336.93 1670.85 4136 4136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 6.4e-05 512 490 325 245760 16.394 6.71334 45.9626 209.341 278.63 278.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000128 2048 215 725 112640 24.2231 14.4148 178.948 418.171 635.888 636.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 0.000512 4096 70 250 37888 6.61715 30.5275 209.116 246.306 246.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000256 1024 170 1200 59392 5.92314 3.40851 78.2403 104.835 192.541 192.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 6.4e-05 1024 230 1825 286720 21.3031 13.4881 564.815 417.817 1017.56 1017.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1660 0.000512 1024 330 3375 34560 1.65091 94.0503 74.7665 170.512 170.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 790 6.4e-05 4096 100 2176 268160 72.5488 55.6032 2530.84 1677.53 4336.64 4336.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 6.4e-05 512 490 320 245760 16.3866 6.70797 51.0994 209.093 283.498 283.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 840 0.000128 2048 215 736 113664 24.2681 14.3507 349.207 419.376 807.335 807.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 0.000512 4096 70 256 38176 6.6273 32.1793 209.774 248.625 248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000256 1024 170 1184 60416 5.88038 3.4167 80.8985 106.533 196.861 196.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 6.4e-05 1024 230 1824 289280 21.2676 13.4994 589.073 419.33 1043.3 1043.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1660 0.000512 1024 330 3392 34976 1.68566 98.4877 76.1424 176.357 176.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 790 6.4e-05 4096 100 2176 268032 72.8903 55.6093 4492.25 1677.17 6298.03 6298.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1560 6.4e-05 512 490 320 245760 16.3826 6.70509 37.5134 209.137 269.953 270.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 840 0.000128 2048 215 736 113664 24.3047 14.3922 348.425 419.619 806.872 806.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 0.000512 4096 70 256 38144 6.62602 21.1556 209.797 237.622 237.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.000256 1024 170 1184 59904 5.88912 3.40426 52.1472 104.693 166.263 166.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 6.4e-05 1024 230 1824 289280 21.2987 13.4978 381.088 419.398 835.413 835.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1660 0.000512 1024 330 3392 34944 1.66586 63.449 75.7415 140.901 140.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 790 6.4e-05 4096 100 2176 268000 72.8564 55.7468 2573.09 1676.89 4378.7 4378.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 6.4e-05 512 490 320 248320 16.3221 6.73072 47.8648 209.784 280.914 281.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000128 2048 215 736 113600 24.3752 14.3683 361.817 419.375 820.066 820.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 0.000512 4096 70 256 38160 6.62682 33.1511 209.733 249.556 249.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000256 1024 170 1184 60480 5.8992 3.42358 82.9053 104.993 197.351 197.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 6.4e-05 1024 230 1824 289280 21.3552 13.5268 602.517 419.324 1056.86 1056.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1660 0.000512 1024 330 3392 34960 1.66912 101.034 63.7622 166.509 166.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 790 6.4e-05 4096 100 2176 267840 72.6131 55.6871 1735.78 1676.77 3540.96 3541.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 6.4e-05 512 490 320 245760 16.4968 6.72042 30.9349 209.771 264.139 264.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 0.000128 2048 215 736 113280 24.345 14.3585 355.663 419.417 813.918 814.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 0.000512 4096 70 256 38080 6.61299 21.4985 209.475 237.63 237.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000256 1024 170 1184 59520 5.86176 3.3927 53.0674 104.173 166.623 166.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 6.4e-05 1024 230 1824 289280 21.3126 13.5414 389.379 419.303 843.669 843.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1660 0.000512 1024 330 3392 34880 1.66842 64.9137 76.7614 143.39 143.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 6.4e-05 4096 100 2176 268032 72.6383 55.6725 2670.68 1677.09 4476.2 4476.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 6.4e-05 512 490 320 245760 16.2586 6.69002 51.9806 213.041 288.188 288.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000128 2048 215 736 113280 24.2637 14.3783 384.869 418.686 842.337 842.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 0.000512 4096 70 256 38160 6.62083 36.036 209.756 252.456 252.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000256 1024 170 1184 60288 5.87578 3.41203 89.4647 104.827 203.712 203.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 6.4e-05 1024 230 1824 289152 21.2882 13.5361 649.332 419.135 1103.42 1103.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1660 0.000512 1024 330 3392 34944 1.67117 108.503 76.0256 186.243 186.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 790 6.4e-05 4096 100 2176 267648 72.489 55.6237 1882.04 1674.79 3685.06 3685.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 6.4e-05 512 490 320 239616 16.3357 6.61709 33.0397 206.178 262.385 262.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000128 2048 215 736 112896 24.2759 14.3641 369.235 418.421 826.441 826.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 0.000512 4096 70 256 38112 6.62122 23.3777 209.562 239.604 239.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000256 1024 170 1184 59904 5.84688 3.40307 58.1075 104.279 171.759 171.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 6.4e-05 1024 230 1824 288768 21.2327 13.4901 420.192 418.29 873.338 873.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1660 0.000512 1024 330 3392 34848 1.6657 70.5837 76.4676 148.761 148.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 6.4e-05 4096 100 2176 267904 72.8236 55.7172 2629.26 1675.25 4433.16 4433.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 6.4e-05 512 490 320 247296 16.3673 6.7263 51.3766 209.358 284.048 284.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000128 2048 215 736 113344 24.2874 14.3694 208.28 418.389 665.459 665.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 0.000512 4096 70 256 38136 6.62509 35.7676 209.512 251.948 252.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000256 1024 170 1184 60032 5.91366 3.41808 88.6441 104.756 202.864 202.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 6.4e-05 1024 230 1824 288960 21.3671 13.7325 643.102 418.92 1097.26 1097.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1660 0.000512 1024 330 3392 34944 1.67114 108.251 76.7305 186.696 186.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 6.4e-05 4096 100 2176 267904 72.5773 55.668 1700.52 1677.09 3505.96 3506.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 6.4e-05 512 490 320 243712 16.1828 6.64218 32.7928 207.107 262.939 263.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000128 2048 215 736 112896 24.31 14.4115 350.561 418.939 808.355 808.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 0.000512 4096 70 256 38080 6.61552 22.9091 209.711 239.277 239.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000256 1024 170 1184 60032 5.8865 3.41197 56.936 104.935 171.301 171.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 6.4e-05 1024 230 1824 288512 21.3038 13.6294 410.693 418.79 864.543 864.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1660 0.000512 1024 330 3392 34832 1.66902 68.9232 75.471 146.105 146.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 790 6.4e-05 4096 100 2176 267456 72.8617 55.7425 1565.9 1675.02 3369.64 3369.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 6.4e-05 512 490 320 247296 16.37 6.72611 27.9613 209.548 260.819 260.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000128 2048 215 736 112896 24.4153 14.3647 371.744 419.087 829.744 829.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 0.000512 4096 70 256 37968 6.6089 19.0642 209.409 235.125 235.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000256 1024 170 1184 59136 5.96307 3.42835 46.3634 105.008 160.892 161.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 6.4e-05 1024 230 1824 287616 21.4004 13.5318 337.885 418.861 791.81 791.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1660 0.000512 1024 330 3392 34776 1.66502 56.832 76.5253 135.066 135.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 6.4e-05 4096 100 2176 268032 72.5792 55.6087 2693.11 1675.33 4496.76 4496.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 6.4e-05 512 490 320 245760 16.3949 6.70925 51.9258 208.907 284.158 284.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000128 2048 215 736 113664 24.19 14.3747 212.178 419.105 669.983 670.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 0.000512 4096 70 256 38144 6.62733 35.9717 209.564 252.207 252.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000256 1024 170 1184 59904 5.88019 3.40381 88.2632 104.577 202.257 202.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 6.4e-05 1024 230 1824 289280 21.2817 13.5045 641.391 419.558 1095.87 1095.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1660 0.000512 1024 330 3392 34944 1.66899 104.618 75.8227 182.153 182.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 6.4e-05 4096 100 2176 267776 72.517 55.6159 1831.18 1677.56 3636.98 3637.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 6.4e-05 512 490 320 245760 16.3781 6.7113 35.4948 209.186 267.989 268.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000128 2048 215 736 112640 24.1941 14.4425 143.65 418.296 600.711 600.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 0.000512 4096 70 256 38016 6.61069 24.104 209.456 240.213 240.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000256 1024 170 1184 59392 5.91478 3.41178 58.6298 104.784 172.866 172.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 6.4e-05 1024 230 1824 288768 21.3038 13.5004 422.96 419.495 877.392 877.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1660 0.000512 1024 330 3392 34816 1.66746 66.6848 76.3782 144.776 144.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 6.4e-05 4096 100 2176 267264 72.5653 55.6134 1510.91 1675.12 3314.32 3314.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 6.4e-05 512 490 320 233472 16.8214 6.6185 28.1127 206.472 258.245 258.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000128 2048 215 736 112128 24.2393 14.3251 320.533 417.089 776.325 776.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 0.000512 4096 70 256 38016 6.61914 20.5113 209.803 236.978 237.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000256 1024 170 1184 58368 5.85322 3.37226 48.2052 103.5 161.066 161.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 6.4e-05 1024 230 1824 288768 21.2504 13.4932 352.938 418.887 806.706 806.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1660 0.000512 1024 330 3392 34752 1.66515 55.9099 75.1483 132.767 132.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 6.4e-05 4096 100 2176 267840 72.7881 55.7199 3775.45 1676.73 5580.82 5580.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 6.4e-05 512 490 320 244224 16.2254 6.65978 73.062 207.419 303.587 303.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000128 2048 215 736 113472 24.248 14.3626 298.691 419.436 756.871 756.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 0.000512 4096 70 256 38088 6.61299 51.6665 209.532 267.857 267.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000256 1024 170 1184 59904 5.88957 3.41363 127.816 105.774 243.026 243.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 6.4e-05 1024 230 1824 289152 21.3371 13.5209 928.734 419.244 1382.97 1383.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1660 0.000512 1024 330 3392 34920 1.66854 155.937 75.5735 233.223 233.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 6.4e-05 4096 100 2176 267840 72.551 55.6629 2410.37 1676.96 4215.66 4215.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 6.4e-05 512 490 320 239616 16.0385 6.57699 46.7625 204.382 273.976 274.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000128 2048 215 736 112896 24.1638 14.3652 187.057 418.394 644.112 644.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 0.000512 4096 70 256 38016 6.61264 32.6991 209.537 248.893 248.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000256 1024 170 1184 58752 5.87814 3.38646 79.2857 103.949 192.628 192.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 6.4e-05 1024 230 1824 289152 21.2807 13.5647 587.58 419.354 1041.91 1042.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1660 0.000512 1024 330 3392 34848 1.67117 98.488 75.1943 175.395 175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 6.4e-05 4096 100 2176 266976 72.75 55.7281 1965.02 1675.38 3769 3769.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 6.4e-05 512 490 320 235008 16.4292 6.58602 37.8552 204.381 265.463 265.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000128 2048 215 736 112320 24.3084 14.3635 487.865 418.084 944.758 944.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 0.000512 4096 70 256 37800 6.56858 26.7045 208.716 242.033 242.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000256 1024 170 1184 58752 5.96784 3.41597 65.9996 104.792 180.308 180.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 6.4e-05 1024 230 1824 286848 21.3553 13.5236 484.486 417.793 937.291 937.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1660 0.000512 1024 330 3392 34776 1.66576 81.6558 74.9538 158.319 158.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 6.4e-05 4096 100 2176 267840 72.5791 55.6773 3548.61 1677.08 5354.07 5354.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 6.4e-05 512 490 320 245760 16.5056 6.72419 69.5054 209.805 302.757 302.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000128 2048 215 736 113280 24.2519 14.378 277.697 419.486 735.944 736.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 0.000512 4096 70 256 38080 6.60733 48.1731 209.517 264.34 264.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000256 1024 170 1184 59520 5.85994 3.39075 118.324 104.3 232.003 232.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 6.4e-05 1024 230 1824 289280 21.2935 13.5086 865.849 419.381 1320.17 1320.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1660 0.000512 1024 330 3392 34880 1.6615 145.32 75.561 222.589 222.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 6.4e-05 4096 100 2176 267520 72.4354 55.6011 2393.46 1676.17 4197.78 4197.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 6.4e-05 512 490 320 235520 16.642 6.6191 44.5396 206.257 274.275 274.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000128 2048 215 736 111360 24.1551 14.3213 185.142 415.931 639.68 639.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 0.000512 4096 70 256 37920 6.60141 32.8681 208.911 248.425 248.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000256 1024 170 1184 58880 5.81984 3.36944 79.0885 103.357 191.761 191.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 6.4e-05 1024 230 1824 289280 21.2396 13.5008 578.425 419.267 1032.56 1032.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1660 0.000512 1024 330 3392 34720 1.66304 96.6922 75.0304 173.43 173.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 6.4e-05 4096 100 2176 266880 72.5287 55.6948 2006.07 1676.24 3810.64 3810.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 6.4e-05 512 490 320 230400 17.0949 6.62528 36.9154 206.476 267.328 267.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000128 2048 215 736 111360 24.3145 14.3506 154.114 418.198 611.106 611.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 0.000512 4096 70 256 37920 6.61562 27.0111 210.064 243.734 243.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000256 1024 170 1184 57600 5.90582 3.3745 64.8048 103.545 177.758 177.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 6.4e-05 1024 230 1824 288000 21.256 13.5004 484.355 417.873 937.111 937.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1660 0.000512 1024 330 3392 34560 1.64733 80.7137 74.6949 157.099 157.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 6.4e-05 4096 100 2176 267648 72.4497 55.6094 3339.35 1676.7 5144.22 5144.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 6.4e-05 512 490 320 239616 16.3495 6.64374 64.2156 206.409 293.834 293.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000128 2048 215 736 112896 24.1936 14.3682 262.781 419.475 720.946 721.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 0.000512 4096 70 256 38112 6.62528 45.4369 209.797 261.903 261.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000256 1024 170 1184 59904 5.84563 3.40538 112.884 104.397 226.664 226.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 6.4e-05 1024 230 1824 288768 21.2448 13.4899 823.177 418.764 1276.81 1276.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1660 0.000512 1024 330 3392 34848 1.66502 137.722 74.4178 213.851 213.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 6.4e-05 4096 100 2176 267264 72.5377 55.6283 2166.9 1675.15 3970.33 3970.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 6.4e-05 512 490 320 233472 16.8374 6.61914 41.0003 206.47 271.146 271.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000128 2048 215 736 112128 24.1397 14.4197 169.706 417.098 625.491 625.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 0.000512 4096 70 256 38016 6.62528 29.9438 209.793 246.405 246.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000256 1024 170 1184 58368 5.84688 3.37242 71.9629 103.497 184.807 184.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 6.4e-05 1024 230 1824 288768 21.2733 13.5332 533.752 418.893 987.581 987.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1660 0.000512 1024 330 3392 34752 1.66502 89.3256 75.051 166.084 166.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 6.4e-05 4096 100 2176 267264 72.4357 55.6298 1885.26 1677.5 3690.95 3691.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 6.4e-05 512 490 320 221184 16.3723 6.53942 33.7842 198.268 255.177 255.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000128 2048 215 736 110592 24.1372 14.2956 146.256 415.229 600.05 600.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 0.000512 4096 70 256 37728 6.57818 26.2765 208.968 241.865 241.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000256 1024 170 1184 57600 5.81808 3.33824 62.1228 102.578 173.988 174.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 6.4e-05 1024 230 1824 288000 21.2195 13.4933 462.713 417.946 915.505 915.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1660 0.000512 1024 330 3392 34560 1.65949 77.2521 75.8971 154.854 154.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 6.4e-05 4096 100 2176 268000 72.9771 55.7548 3302.26 1677.8 5108.91 5109.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 6.4e-05 512 490 320 243200 16.1268 6.63949 63.99 206.391 293.363 293.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000128 2048 215 736 112800 24.388 14.3872 258.317 419.215 716.439 716.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 0.000512 4096 70 256 38100 6.62509 44.6348 209.729 261.033 261.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000256 1024 170 1184 60000 5.88442 3.41539 111.44 104.426 225.299 225.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 6.4e-05 1024 230 1824 288800 21.3932 13.5373 806.581 418.981 1260.63 1260.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1660 0.000512 1024 330 3392 34900 1.66758 135.61 75.5425 212.863 212.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 6.4e-05 4096 100 2176 267200 72.7475 55.7198 2302.53 1675.86 4106.96 4107.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 6.4e-05 512 490 320 243200 16.125 6.63142 44.8391 206.425 274.239 274.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000128 2048 215 736 112000 24.2875 14.3565 178.408 417.214 634.394 634.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 0.000512 4096 70 256 38000 6.62666 31.3093 209.711 247.691 247.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000256 1024 170 1184 59200 5.83133 3.37878 76.4223 103.482 189.244 189.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 6.4e-05 1024 230 1824 288000 21.3792 13.5264 557.495 419.064 1011.6 1011.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1660 0.000512 1024 330 3392 34800 1.67027 93.7392 75.1398 170.593 170.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 6.4e-05 4096 100 2176 267600 72.9204 55.767 1911.33 1676.74 3716.87 3716.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 6.4e-05 512 490 320 230400 17.1508 6.6393 35.6867 206.538 266.233 266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000128 2048 215 736 110400 24.155 14.3165 147.723 413.252 599.575 599.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 0.000512 4096 70 256 37800 6.60826 25.8253 209.213 241.691 241.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000256 1024 170 1184 57600 5.92762 3.38717 62.4984 103.638 175.581 175.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 6.4e-05 1024 230 1824 288000 21.4104 13.5342 465.913 419.284 920.27 920.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1660 0.000512 1024 330 3392 34500 1.6449 77.6723 74.896 154.258 154.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 6.4e-05 4096 100 2176 267904 72.6156 55.6746 3228.08 1675.5 5032 5032.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 6.4e-05 512 490 320 243712 16.1674 6.64304 62.4285 206.911 292.366 292.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000128 2048 215 736 112896 24.2406 14.3554 250.17 418.642 707.532 707.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 0.000512 4096 70 256 38080 6.61939 43.6469 209.51 259.821 259.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000256 1024 170 1184 60032 5.89731 3.41674 107.565 104.84 221.845 221.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 6.4e-05 1024 230 1824 288512 21.2932 13.5116 782.985 418.381 1236.3 1236.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1660 0.000512 1024 330 3392 34832 1.66704 131.966 76.483 210.159 210.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 6.4e-05 4096 100 2176 267008 72.4337 55.6101 2239.54 1673.98 4041.68 4041.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 6.4e-05 512 490 320 229376 16.4461 6.56794 41.0927 202.208 266.526 266.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000128 2048 215 736 112896 24.2146 14.6409 176.081 419.048 634.109 634.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 0.000512 4096 70 256 37856 6.59965 30.0685 208.938 245.65 245.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000256 1024 170 1184 59136 5.83366 3.38173 74.5007 103.798 187.647 187.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 6.4e-05 1024 230 1824 288512 21.26 13.5 546.231 418.599 999.717 999.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1660 0.000512 1024 330 3392 34720 1.66707 91.2618 76.0672 169.039 169.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 6.4e-05 4096 100 2176 267456 72.5365 55.6768 1841.96 1674.35 3644.63 3644.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 6.4e-05 512 490 320 236544 15.9479 6.56678 35.3388 202.256 260.327 260.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000128 2048 215 736 112896 24.2722 14.5068 145.561 419.144 603.614 603.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 0.000512 4096 70 256 37632 6.55613 25.9975 208.313 240.911 240.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000256 1024 170 1184 56448 5.79379 3.30749 59.3385 101.532 170.098 170.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 6.4e-05 1024 230 1824 287616 21.3098 14.7681 449.952 418.69 904.849 904.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1660 0.000512 1024 330 3392 34608 1.66381 75.2906 74.9974 151.995 152.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 6.4e-05 4096 100 2176 267360 72.7839 55.7176 3181.37 1674.18 4984.17 4984.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 6.4e-05 512 490 320 238080 16.515 6.63757 59.3749 207.398 290.14 290.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000128 2048 215 736 112320 24.2711 14.3647 244.598 417.529 700.897 701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 0.000512 4096 70 256 38040 6.61136 42.7304 209.336 258.722 258.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000256 1024 170 1184 59520 5.91958 3.41952 103.954 104.594 218.018 218.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 6.4e-05 1024 230 1824 288960 21.3402 13.57 760.412 418.651 1214.11 1214.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1660 0.000512 1024 330 3392 34800 1.66173 128.049 74.4451 204.2 204.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 6.4e-05 4096 100 2176 266880 72.5197 55.681 2240.74 1676.24 4045.3 4045.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 6.4e-05 512 490 320 230400 17.0924 6.62099 41.6278 206.481 272.038 272.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000128 2048 215 736 111360 24.3088 14.3503 175.327 418.206 632.318 632.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 0.000512 4096 70 256 37920 6.6153 30.9596 209.514 247.13 247.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000256 1024 170 1184 57600 5.89981 3.37446 73.3302 103.546 186.272 186.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 6.4e-05 1024 230 1824 288000 21.2338 13.5004 548.767 417.872 1001.5 1001.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1660 0.000512 1024 330 3392 34560 1.65149 91.7012 74.6993 168.095 168.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 6.4e-05 4096 100 2176 266400 72.7693 55.6749 1865.82 1670.28 3664.67 3664.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 6.4e-05 512 490 320 230400 16.2581 6.56851 34.8122 201.231 259.087 259.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000128 2048 215 736 112320 24.3531 14.4302 146.522 418.159 603.594 603.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 0.000512 4096 70 256 37800 6.61494 26.0547 209.329 242.043 242.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000256 1024 170 1184 57600 6.04173 3.4263 61.0099 104.904 175.51 175.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 6.4e-05 1024 230 1824 288000 21.3197 13.5113 455.18 417.673 907.813 907.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1660 0.000512 1024 330 3392 34560 1.66432 75.9563 74.8911 152.557 152.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 6.4e-05 4096 100 2176 267776 72.5328 55.6061 3166.06 1677.33 4971.65 4971.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 6.4e-05 512 490 320 245760 16.3848 6.70947 62.0547 209.127 294.493 294.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000128 2048 215 736 112640 24.2115 14.3663 247.98 418.204 704.886 704.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 0.000512 4096 70 256 38016 6.60374 42.7699 209.409 258.828 258.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000256 1024 170 1184 59392 5.91014 3.40592 105.874 105.666 220.985 221.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 6.4e-05 1024 230 1824 288768 21.3081 13.4965 774.741 419.396 1229.08 1229.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1660 0.000512 1024 330 3392 34816 1.66467 130.357 75.6781 207.744 207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 6.4e-05 4096 100 2176 266240 72.4837 55.5663 2125.4 1672.25 3925.81 3925.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 6.4e-05 512 490 320 245760 16.3947 6.7113 42.3226 209.726 275.374 275.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000128 2048 215 736 112640 24.2298 14.338 168.326 418.518 625.542 625.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 0.000512 4096 70 256 37888 6.60781 29.6567 209.387 245.695 245.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000256 1024 170 1184 59392 5.92848 3.41827 72.2072 104.923 186.607 186.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 6.4e-05 1024 230 1824 286720 21.311 13.4893 521.027 418.165 974.12 974.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1660 0.000512 1024 330 3392 34560 1.65155 87.296 75.8403 164.835 164.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 6.4e-05 4096 100 2176 267264 72.5067 55.6025 1959.37 1674.62 3762.21 3762.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 6.4e-05 512 490 320 221184 16.3965 6.5425 34.8087 198.572 256.531 256.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000128 2048 215 736 110592 24.0213 14.3034 150.512 413.102 602.07 602.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 0.000512 4096 70 256 37632 6.57229 26.767 208.57 241.951 242.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000256 1024 170 1184 58368 5.86925 3.37178 64.1653 103.655 177.191 177.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 6.4e-05 1024 230 1824 285696 21.285 13.4618 465.91 416.692 917.48 917.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1660 0.000512 1024 330 3392 34560 1.66707 78.4266 75.8254 155.961 156.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 790 6.4e-05 4096 100 2200 267904 72.4849 55.6075 2597.57 1677.7 4403.48 4403.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 6.4e-05 512 490 320 247808 16.1908 6.71142 52.3415 209.109 284.564 284.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 840 0.000128 2048 215 720 111104 24.5203 14.3522 347.006 419.408 805.425 805.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 0.000512 4096 70 280 38080 6.61702 35.8914 209.705 252.257 252.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000256 1024 170 1200 60672 5.87181 3.41859 83.8555 104.994 198.269 198.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 6.4e-05 1024 230 1840 289024 21.275 13.5864 603.975 419.368 1058.34 1058.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1660 0.000512 1024 330 3400 34976 1.688 100.865 75.9369 178.534 178.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 790 6.4e-05 4096 100 2200 267776 72.5627 55.6162 1764.69 1675.62 3568.6 3568.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1560 6.4e-05 512 490 320 245760 16.378 6.70515 37.6268 208.932 269.852 270.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 840 0.000128 2048 215 720 111104 24.5574 14.3636 345.07 419.105 803.233 803.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 0.000512 4096 70 280 38016 6.61354 23.3832 209.332 239.371 239.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.000256 1024 170 1200 60416 5.86154 3.4073 54.0395 104.602 168.04 168.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 6.4e-05 1024 230 1840 288768 21.2961 13.4943 387.93 419.003 841.857 841.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1660 0.000512 1024 330 3400 34944 1.69155 64.7209 76.8055 143.262 143.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 790 6.4e-05 4096 100 2200 267680 72.7886 55.7142 2941.8 1675.3 4745.71 4745.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 6.4e-05 512 490 320 248320 16.3342 6.732 53.8877 209.585 286.748 286.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000128 2048 215 720 111040 24.6127 14.4483 378.695 418.991 836.876 836.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 0.000512 4096 70 280 38080 6.62886 41.3375 209.532 257.542 257.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000256 1024 170 1200 60480 5.89424 3.4257 95.4209 104.896 209.762 209.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 6.4e-05 1024 230 1840 288960 21.3669 13.5331 678.658 418.928 1132.62 1132.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1660 0.000512 1024 330 3400 34960 1.66582 115.112 76.2778 193.099 193.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 790 6.4e-05 4096 100 2200 267520 72.5371 55.6666 1947.78 1677.62 3753.73 3753.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 6.4e-05 512 490 320 245760 16.4988 6.71795 34.4758 209.838 267.745 267.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000128 2048 215 720 110720 24.5813 14.3567 382.837 419.543 841.459 841.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 0.000512 4096 70 280 38000 6.61114 26.2922 209.539 242.484 242.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000256 1024 170 1200 59520 5.86272 3.39354 60.3372 104.208 173.928 174.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 6.4e-05 1024 230 1840 288640 21.3148 13.5164 438.304 419.433 892.702 892.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1660 0.000512 1024 330 3400 34880 1.66704 72.9868 75.7734 150.471 150.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 790 6.4e-05 4096 100 2200 267360 72.7639 55.7277 1642.89 1674.39 3445.9 3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 6.4e-05 512 490 320 238080 16.528 6.63286 35.8309 206.258 265.461 265.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 840 0.000128 2048 215 720 110400 24.5425 14.3557 389.584 417.582 846.203 846.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 0.000512 4096 70 280 37920 6.61504 21.7682 209.152 237.579 237.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000256 1024 170 1200 59520 5.91936 3.41395 49.6866 104.598 163.747 163.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 6.4e-05 1024 230 1840 288000 21.3767 13.5701 358.065 418.713 811.857 811.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1660 0.000512 1024 330 3400 34800 1.68134 59.8303 76.4993 138.055 138.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 6.4e-05 4096 100 2200 267840 72.5964 55.677 2589.41 1677.05 4394.85 4394.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 6.4e-05 512 490 320 245760 16.2561 6.68877 49.2408 208.386 280.793 280.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000128 2048 215 720 110976 24.5256 14.3503 334.877 418.662 792.569 792.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 0.000512 4096 70 280 38064 6.61549 37.9984 209.655 254.312 254.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000256 1024 170 1200 60288 5.87978 3.41402 87.654 104.821 201.903 202.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 6.4e-05 1024 230 1840 288768 21.2873 13.5128 633.722 419.119 1087.78 1087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1660 0.000512 1024 330 3400 34944 1.66646 105.572 76.1478 183.431 183.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 790 6.4e-05 4096 100 2200 267648 72.4407 55.608 1833.35 1675.09 3636.61 3636.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 6.4e-05 512 490 320 239616 16.3344 6.61709 31.5362 206.214 260.915 261.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000128 2048 215 720 110592 24.545 14.4561 319.039 418.505 776.677 776.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 0.000512 4096 70 280 38016 6.61728 25.0356 210.482 242.179 242.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000256 1024 170 1200 59904 5.8425 3.40227 57.475 104.293 171.144 171.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 6.4e-05 1024 230 1840 288000 21.2795 13.4939 413.103 418.368 866.375 866.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1660 0.000512 1024 330 3400 34848 1.66374 69.0849 75.6183 146.41 146.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 790 6.4e-05 4096 100 2200 267264 72.5606 55.6689 1543.87 1676.77 3348.98 3349.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 6.4e-05 512 490 320 239616 16.037 6.57408 26.5398 204.355 253.715 253.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000128 2048 215 720 110592 24.4499 14.4229 341.371 417.943 798.317 798.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 0.000512 4096 70 280 37872 6.59869 21.0145 209.178 236.833 236.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000256 1024 170 1200 58752 5.87312 3.38502 46.5982 103.932 159.913 160.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 6.4e-05 1024 230 1840 288000 21.3279 13.5168 341.394 419.291 795.657 795.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1660 0.000512 1024 330 3400 34848 1.66819 57.1474 76.7539 135.612 135.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 6.4e-05 4096 100 2200 267680 72.797 55.7313 3689.62 1675.03 5493.31 5493.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 6.4e-05 512 490 320 247296 16.3646 6.72563 70.3239 209.25 302.886 303.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000128 2048 215 720 110656 24.5548 14.4404 284.287 418.406 741.824 741.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 0.000512 4096 70 280 38024 6.61494 53.5845 209.316 269.558 269.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000256 1024 170 1200 60480 5.88208 3.4193 127.152 104.746 241.329 241.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 6.4e-05 1024 230 1840 288960 21.3402 13.5229 916.136 418.863 1370 1370.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1660 0.000512 1024 330 3400 34944 1.66704 153.14 76.975 231.825 231.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 6.4e-05 4096 100 2200 267456 72.5657 55.6708 2323.6 1675.55 4127.5 4127.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 6.4e-05 512 490 320 243712 16.171 6.64166 44.4022 206.91 274.35 274.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000128 2048 215 720 110208 24.5452 14.4302 469.673 418.555 927.349 927.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 0.000512 4096 70 280 37968 6.6089 33.8862 209.342 249.883 249.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000256 1024 170 1200 60032 5.89347 3.41526 79.2341 104.837 193.511 193.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 6.4e-05 1024 230 1840 288512 21.2952 13.5131 571.092 418.392 1024.43 1024.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1660 0.000512 1024 330 3400 34832 1.66406 95.1507 76.4107 173.27 173.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 6.4e-05 4096 100 2200 266784 72.7789 55.742 1891.68 1673.32 3693.64 3693.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 6.4e-05 512 490 320 247296 16.3828 6.73053 37.5763 209.335 270.246 270.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000128 2048 215 720 110208 24.614 14.3724 481.959 418.668 939.749 939.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 0.000512 4096 70 280 37800 6.59456 28.2229 208.724 243.582 243.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000256 1024 170 1200 60480 5.89738 3.42243 64.8559 104.903 179.21 179.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 6.4e-05 1024 230 1840 287616 21.3895 13.5325 463.905 418.423 917.383 917.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1660 0.000512 1024 330 3400 34776 1.66534 77.3591 75.3521 154.421 154.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 6.4e-05 4096 100 2200 267776 72.5456 55.6121 3438.24 1675.3 5241.81 5241.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 6.4e-05 512 490 320 245760 16.3846 6.71142 65.5952 208.899 297.806 297.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000128 2048 215 720 111104 24.4421 14.3566 264.107 419.079 722.111 722.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 0.000512 4096 70 280 38016 6.6128 50.7375 209.31 266.702 266.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000256 1024 170 1200 60416 5.85725 3.40832 118.041 104.578 232.01 232.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 6.4e-05 1024 230 1840 288768 21.2909 13.4922 842.688 418.938 1296.54 1296.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1660 0.000512 1024 330 3400 34944 1.66912 140.13 76.0888 217.932 217.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 6.4e-05 4096 100 2200 267776 72.5191 55.6095 2216.22 1675.93 4020.4 4020.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 6.4e-05 512 490 320 245760 16.3801 6.70557 42.5985 208.979 274.881 275.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000128 2048 215 720 110592 24.3966 14.3687 168.243 417.905 625.042 625.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 0.000512 4096 70 280 37888 6.60275 31.9304 208.994 247.571 247.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000256 1024 170 1200 60416 5.85949 3.408 74.2636 104.684 188.347 188.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 6.4e-05 1024 230 1840 288768 21.3092 13.5045 529.32 419.094 983.356 983.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1660 0.000512 1024 330 3400 34816 1.66502 85.1375 76.5246 163.371 163.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 6.4e-05 4096 100 2200 267264 72.5564 55.6255 1787.77 1675.13 3591.19 3591.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 6.4e-05 512 490 320 233472 16.8301 6.61709 33.0527 206.47 263.189 263.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000128 2048 215 720 109056 24.4511 14.3319 433.114 417.431 889.463 889.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 0.000512 4096 70 280 37824 6.59482 26.6334 209.19 242.463 242.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000256 1024 170 1200 58368 5.85402 3.36899 58.7039 103.5 171.561 171.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 6.4e-05 1024 230 1840 287232 21.3428 13.5025 428.696 418.897 882.569 882.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1660 0.000512 1024 330 3400 34752 1.66451 70.0573 75.4074 147.171 147.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 6.4e-05 4096 100 2200 267552 72.7672 55.7195 3510.73 1675.23 5314.56 5314.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 6.4e-05 512 490 320 244224 16.2242 6.66086 67.677 207.263 298.047 298.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000128 2048 215 720 111168 24.5002 14.5408 268.572 419.123 726.864 726.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 0.000512 4096 70 280 38016 6.62323 51.8636 209.426 267.954 268.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000256 1024 170 1200 59904 5.88848 3.41197 119.546 104.538 233.512 233.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 6.4e-05 1024 230 1840 288576 21.348 13.5217 868.48 418.923 1322.41 1322.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1660 0.000512 1024 330 3400 34920 1.66691 145.542 76.9495 224.204 224.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 6.4e-05 4096 100 2200 267264 72.5257 55.6702 2284.79 1675.36 4088.46 4088.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 6.4e-05 512 490 320 239616 16.0365 6.57389 43.0693 204.18 270.075 270.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000128 2048 215 720 110592 24.3697 14.4815 174.697 417.608 631.284 631.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 0.000512 4096 70 280 37872 6.60096 34.3962 210.711 251.751 251.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000256 1024 170 1200 58752 5.86957 3.38653 76.3768 103.846 189.607 189.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 6.4e-05 1024 230 1840 288000 21.3198 13.5094 561.14 418.95 1015.05 1015.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1660 0.000512 1024 330 3400 34848 1.67082 93.815 76.586 172.115 172.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 6.4e-05 4096 100 2200 266976 72.7326 55.7322 2016.11 1674.09 3818.78 3818.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 6.4e-05 512 490 320 235008 16.4373 6.58592 37.0535 204.22 264.513 264.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000128 2048 215 720 110592 24.4867 14.4323 155.034 417.776 611.857 611.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 0.000512 4096 70 280 37800 6.59661 30.8122 209.507 246.962 247.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000256 1024 170 1200 58752 5.9743 3.41606 67.5096 104.71 181.74 181.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 6.4e-05 1024 230 1840 286848 21.3581 13.5065 491.719 417.475 944.188 944.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1660 0.000512 1024 330 3400 34776 1.66938 82.6656 76.363 160.743 160.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 6.4e-05 4096 100 2200 267264 72.4394 55.6085 1793.08 1677.33 3598.58 3598.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 6.4e-05 512 490 320 221184 16.3744 6.5335 32.0147 198.242 253.385 253.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000128 2048 215 720 108288 24.4053 14.3995 396.941 415.197 851.078 851.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 0.000512 4096 70 280 37728 6.59347 27.0567 209.143 242.838 242.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000256 1024 170 1200 57600 5.8095 3.33619 59.6888 102.567 171.537 171.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 6.4e-05 1024 230 1840 285696 21.3024 13.4876 437.26 417.894 890.067 890.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1660 0.000512 1024 330 3400 34560 1.66061 73.2512 75.2968 150.249 150.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 6.4e-05 4096 100 2200 267520 72.5431 55.6927 3308.29 1677.42 5114.05 5114.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 6.4e-05 512 490 320 245760 16.4956 6.72374 63.5455 209.806 296.791 296.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000128 2048 215 720 110720 24.5275 14.3538 251.271 419.577 709.857 709.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 0.000512 4096 70 280 38000 6.61606 48.5499 209.506 264.715 264.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000256 1024 170 1200 59520 5.86106 3.39354 111.479 104.188 225.047 225.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 6.4e-05 1024 230 1840 288640 21.3232 13.5142 809.899 419.382 1264.25 1264.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1660 0.000512 1024 330 3400 34880 1.66877 135.401 77.0084 214.122 214.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 6.4e-05 4096 100 2200 267520 72.4325 55.6078 2251.33 1676.29 4055.78 4055.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 6.4e-05 512 490 320 235520 16.6308 6.62086 42.0378 206.261 271.775 271.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000128 2048 215 720 108800 24.4524 14.3109 167.238 415.929 622.056 622.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 0.000512 4096 70 280 37920 6.61101 33.169 209.336 249.162 249.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000256 1024 170 1200 58880 5.8127 3.36896 75.337 103.35 188.001 188.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 6.4e-05 1024 230 1840 288000 21.3117 13.5019 549.331 419.138 1003.42 1003.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1660 0.000512 1024 330 3400 34720 1.66093 91.5349 76.4433 169.68 169.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 6.4e-05 4096 100 2200 266880 72.5217 55.6748 1883.36 1675.09 3686.76 3686.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 6.4e-05 512 490 320 230400 17.0928 6.62714 34.8076 206.338 265.085 265.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000128 2048 215 720 109440 24.5521 14.3655 141.97 417.911 598.926 599.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 0.000512 4096 70 280 37680 6.57018 28.5286 208.511 243.655 243.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000256 1024 170 1200 57600 5.89094 3.37715 62.1542 103.474 175.023 175.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 6.4e-05 1024 230 1840 286080 21.3352 13.5023 459.638 417.589 912.2 912.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1660 0.000512 1024 330 3400 34560 1.65066 76.7565 75.0594 153.508 153.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 6.4e-05 4096 100 2200 266240 72.5562 55.5609 1893.7 1671.68 3693.61 3693.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 6.4e-05 512 490 320 225280 17.4925 6.61862 32.7455 206.548 263.622 263.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000128 2048 215 720 107520 24.2886 14.4165 138.833 413.303 590.969 591.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 0.000512 4096 70 280 37760 6.60902 28.4008 209.531 244.583 244.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000256 1024 170 1200 58880 5.83936 3.37069 61.9549 103.663 174.952 175.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 6.4e-05 1024 230 1840 284160 21.2543 13.4191 443.535 416.307 894.645 894.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1660 0.000512 1024 330 3400 34560 1.66093 74.4981 76.074 152.275 152.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 6.4e-05 4096 100 2200 267648 72.4483 55.6093 3148.47 1676.67 4953.3 4953.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 6.4e-05 512 490 320 239616 16.3579 6.61706 58.3312 206.409 287.922 288.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000128 2048 215 720 110592 24.4396 14.3668 235.869 418.893 693.695 693.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 0.000512 4096 70 280 38016 6.61555 45.445 209.709 261.81 261.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000256 1024 170 1200 59904 5.84326 3.40314 105.024 104.391 218.788 218.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 6.4e-05 1024 230 1840 288000 21.2965 13.4926 753.355 419.052 1207.32 1207.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1660 0.000512 1024 330 3400 34848 1.66413 126.306 76.8819 204.894 204.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 6.4e-05 4096 100 2200 267264 72.5352 55.6306 2215.23 1673.56 4017.07 4017.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 6.4e-05 512 490 320 233472 16.8329 6.61709 40.6398 206.277 270.586 270.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000128 2048 215 720 109056 24.4541 14.4006 166.898 417.054 622.935 623.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 0.000512 4096 70 280 37824 6.59971 33.1289 208.996 248.766 248.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000256 1024 170 1200 58368 5.84848 3.36896 73.4719 103.396 186.214 186.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 6.4e-05 1024 230 1840 287232 21.3433 13.4964 539.45 418.499 992.921 993.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1660 0.000512 1024 330 3400 34752 1.66131 90.0983 75.3615 167.164 167.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 6.4e-05 4096 100 2200 267264 72.4226 55.6091 1829.65 1676.11 3633.92 3634.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 6.4e-05 512 490 320 221184 16.3625 6.53312 32.5012 198.101 253.717 253.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000128 2048 215 720 108288 24.3965 14.3032 137.566 414.897 591.292 591.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 0.000512 4096 70 280 37728 6.60685 27.4036 209.557 243.612 243.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000256 1024 170 1200 57600 5.8097 3.34067 60.5233 102.498 172.301 172.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 6.4e-05 1024 230 1840 285696 21.3089 13.7733 445.196 417.593 898.003 898.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1660 0.000512 1024 330 3400 34560 1.66064 74.4142 76.2059 152.324 152.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 6.4e-05 4096 100 2200 267264 72.5061 55.598 1715.98 1674.8 3518.99 3519.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 6.4e-05 512 490 320 221184 16.397 6.53779 30.4764 198.191 251.821 251.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000128 2048 215 720 107520 24.3196 14.2933 129.735 413.138 581.616 581.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 0.000512 4096 70 280 37632 6.59866 27.0434 209.029 242.714 242.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000256 1024 170 1200 58368 5.87376 3.37306 58.0641 103.668 171.108 171.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 6.4e-05 1024 230 1840 285696 21.2824 13.479 417.821 416.744 869.454 869.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1660 0.000512 1024 330 3400 34560 1.66374 69.9883 76.2245 147.919 147.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 6.4e-05 4096 100 2200 267600 72.86 55.7527 3232.49 1676.21 5037.43 5037.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 6.4e-05 512 490 320 243200 16.1324 6.6361 61.8946 206.21 291.093 291.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000128 2048 215 720 110400 24.6515 14.4008 244.94 418.861 702.989 703.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 0.000512 4096 70 280 38000 6.61712 47.8104 209.445 263.918 263.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000256 1024 170 1200 60000 5.8873 3.41402 109.556 104.348 223.336 223.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 6.4e-05 1024 230 1840 288000 21.4118 15.0487 792.073 419.728 1248.4 1248.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1660 0.000512 1024 330 3400 34900 1.67066 133.145 76.9477 211.809 211.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 6.4e-05 4096 100 2200 267200 72.7287 55.7158 2192.43 1676.2 3997.19 3997.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 6.4e-05 512 490 320 243200 16.1248 6.62938 42.0093 206.474 271.456 271.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000128 2048 215 720 108800 24.597 14.3512 164.135 417.291 620.5 620.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 0.000512 4096 70 280 37800 6.6007 32.9338 209.107 248.684 248.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000256 1024 170 1200 59200 5.82659 3.37706 74.2824 103.499 187.121 187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 6.4e-05 1024 230 1840 288000 21.3731 13.5221 538.738 419.151 992.914 993.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1660 0.000512 1024 330 3400 34800 1.66912 90.0052 75.5136 167.23 167.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 6.4e-05 4096 100 2200 266400 72.9222 55.7583 1953.14 1674.98 3756.92 3757.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 6.4e-05 512 490 320 230400 17.1557 6.63894 35.26 206.325 265.596 265.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000128 2048 215 720 108000 24.3783 14.3032 142.578 412.824 594.212 594.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 0.000512 4096 70 280 37800 6.61533 28.3812 209.423 244.463 244.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000256 1024 170 1200 57600 5.92742 3.38586 62.6964 103.527 175.665 175.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 6.4e-05 1024 230 1840 288000 21.4161 13.5311 465.909 418.851 919.836 919.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1660 0.000512 1024 330 3400 34500 1.65683 77.335 75.7666 154.801 154.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 6.4e-05 4096 100 2200 267200 72.5318 55.6842 1747.94 1677.07 3553.34 3553.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 6.4e-05 512 490 320 230400 17.1109 6.63389 32.4627 206.588 263.014 263.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000128 2048 215 720 105600 24.4876 14.3433 129.275 413.474 581.708 581.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 0.000512 4096 70 280 37600 6.6089 26.4622 209.088 242.202 242.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000256 1024 170 1200 57600 5.9176 3.37904 58.0283 103.756 171.209 171.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 6.4e-05 1024 230 1840 284800 21.3572 13.484 424.63 417.229 876.826 876.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1660 0.000512 1024 330 3400 34400 1.65478 71.0164 75.0145 147.727 147.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 790 6.4e-05 4096 100 2208 267392 72.47 55.6032 2832.12 1676.36 4636.68 4636.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 6.4e-05 512 490 336 235520 17.0996 6.7111 54.6468 220.246 298.92 299.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 840 0.000128 2048 215 720 111360 24.43 14.42 376.814 419.074 834.876 834.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 0.000512 4096 70 288 38048 6.62006 40.0691 209.505 256.239 256.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000256 1024 170 1200 60416 5.87229 3.41974 90.5197 104.912 204.861 204.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 6.4e-05 1024 230 1824 288768 21.2631 13.5008 653.901 419.023 1107.83 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1660 0.000512 1024 330 3408 34944 1.68918 108.204 75.7783 185.715 185.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 790 6.4e-05 4096 100 2208 267264 72.5284 55.6097 1914.78 1677.2 3720.23 3720.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1560 6.4e-05 512 490 336 233472 17.2812 6.70723 41.6158 209.115 274.928 275.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 840 0.000128 2048 215 720 111104 24.5151 14.3371 373.562 419.453 831.996 832.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 0.000512 4096 70 288 38016 6.61622 26.1832 209.655 242.495 242.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000256 1024 170 1200 59904 5.87875 3.40378 58.2695 104.686 172.37 172.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 6.4e-05 1024 230 1824 288768 21.2817 13.4965 420.886 419.366 875.158 875.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1660 0.000512 1024 330 3408 34880 1.68192 70.3614 76.2909 148.379 148.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 790 6.4e-05 4096 100 2208 266880 72.5642 55.6054 5401.59 1676.51 7206.39 7206.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1560 6.4e-05 512 490 336 227328 17.3085 6.62118 80.357 206.382 310.882 311.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 840 0.000128 2048 215 720 110592 24.5064 14.3626 373.775 419.016 831.791 831.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 0.000512 4096 70 288 37920 6.61354 21.534 209.32 237.51 237.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.000256 1024 170 1200 59904 5.84438 3.40275 48.2768 104.384 162.037 162.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 6.4e-05 1024 230 1824 288000 21.2821 13.4943 347.452 418.706 801.066 801.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1660 0.000512 1024 330 3408 34848 1.66637 58.2472 76.5405 136.498 136.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 790 6.4e-05 4096 100 2208 267200 72.8003 55.7361 2687.72 1675.76 4492.13 4492.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 6.4e-05 512 490 336 238080 17.1126 6.73229 50.2636 209.776 284.096 284.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000128 2048 215 720 111360 24.622 14.4057 340.587 419.175 798.929 799.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 0.000512 4096 70 288 38040 6.62499 38.7239 209.508 254.899 254.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000256 1024 170 1200 60480 5.90496 3.42547 87.9588 104.921 202.34 202.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 6.4e-05 1024 230 1824 288640 21.3993 13.5251 631.737 419.775 1086.57 1086.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1660 0.000512 1024 330 3408 34960 1.66794 105.341 75.5545 182.609 182.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 790 6.4e-05 4096 100 2208 267200 72.5446 55.7036 1839.49 1675.68 3643.54 3643.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 6.4e-05 512 490 336 235520 17.283 6.72083 33.151 209.635 267.003 267.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000128 2048 215 720 111360 24.537 14.3951 345.762 419.135 803.962 804.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 0.000512 4096 70 288 38000 6.61763 25.6623 209.482 241.805 241.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000256 1024 170 1200 59520 5.86419 3.39149 56.8306 104.105 170.323 170.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 6.4e-05 1024 230 1824 288640 21.3228 13.5161 413.979 419.597 868.543 868.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1660 0.000512 1024 330 3408 34880 1.66563 69.2708 76.5944 147.572 147.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 790 6.4e-05 4096 100 2208 266880 72.7849 55.7367 1539.45 1675.58 3343.67 3343.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 6.4e-05 512 490 336 230400 17.1111 6.63974 29.2235 206.402 259.596 259.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 0.000128 2048 215 720 110400 24.5693 14.3688 339.247 417.876 796.191 796.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 0.000512 4096 70 288 37920 6.60941 21.1377 209.626 237.419 237.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000256 1024 170 1200 59520 5.93267 3.41402 47.1232 104.673 161.273 161.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 6.4e-05 1024 230 1824 288000 21.3689 13.5424 341.657 418.996 795.693 795.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1660 0.000512 1024 330 3408 34800 1.66237 57.0872 76.5071 135.319 135.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 6.4e-05 4096 100 2208 267264 72.5364 55.6667 3580.28 1677.45 5386.04 5386.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 6.4e-05 512 490 336 233472 17.1809 6.68928 68.1646 208.431 300.681 300.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000128 2048 215 720 110976 24.4297 14.3896 472.285 418.82 930.059 930.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 0.000512 4096 70 288 38016 6.61709 53.973 209.589 270.223 270.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000256 1024 170 1200 60288 5.8736 3.41366 123.879 104.843 238.142 238.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 6.4e-05 1024 230 1824 288384 21.3136 13.5123 892.441 419.31 1346.71 1346.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1660 0.000512 1024 330 3408 34944 1.67043 149.613 75.5994 226.925 226.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 6.4e-05 4096 100 2208 266880 72.4227 55.6061 2257.62 1676.16 4061.92 4062.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 6.4e-05 512 490 336 227328 17.2644 6.62083 43.2881 206.344 273.725 273.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000128 2048 215 720 110592 24.4584 14.3668 438.759 418.767 896.487 896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 0.000512 4096 70 288 37920 6.60672 33.921 209.271 249.841 249.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000256 1024 170 1200 59904 5.84989 3.40486 76.7512 104.363 190.498 190.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 6.4e-05 1024 230 1824 288000 21.267 13.8141 555.248 418.631 1009.09 1009.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1660 0.000512 1024 330 3408 34848 1.66346 92.8727 75.0562 169.635 169.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 790 6.4e-05 4096 100 2208 266688 72.55 55.6646 2061.63 1675.18 3865.14 3865.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 6.4e-05 512 490 336 221184 17.4621 6.5775 34.5993 204.221 263.07 263.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000128 2048 215 720 110592 24.3521 14.3647 457.912 417.568 914.327 914.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 0.000512 4096 70 288 37872 6.60682 28.4316 209.178 244.258 244.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000256 1024 170 1200 58752 5.87872 3.38739 61.316 103.841 174.554 174.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 6.4e-05 1024 230 1824 288000 21.3226 13.5123 449.915 419.019 903.899 904.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1660 0.000512 1024 330 3408 34848 1.66973 75.0259 75.1718 151.911 151.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 790 6.4e-05 4096 100 2208 266496 72.5262 55.6094 1801.84 1674.64 3604.73 3604.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 6.4e-05 512 490 336 221184 17.752 6.61709 29.4012 206.46 260.439 260.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000128 2048 215 720 109056 24.4613 14.3238 449.399 416.958 905.278 905.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 0.000512 4096 70 288 37824 6.61277 23.7609 209.271 239.687 239.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000256 1024 170 1200 58368 5.85533 3.37376 51.7778 103.462 164.595 164.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 6.4e-05 1024 230 1824 287232 21.3533 13.4964 380.427 418.77 834.191 834.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1660 0.000512 1024 330 3408 34752 1.66851 63.6154 76.2127 141.539 141.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 6.4e-05 4096 100 2208 267232 72.7276 55.7138 3320.33 1676.62 5125.51 5125.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 6.4e-05 512 490 336 236544 17.1748 6.72998 64.7142 209.445 298.281 298.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000128 2048 215 720 111104 24.4936 14.3974 254.798 418.74 712.56 712.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 0.000512 4096 70 288 38024 6.62118 49.6479 209.655 265.967 266.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000256 1024 170 1200 60032 5.90474 3.42016 113.409 104.845 227.709 227.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 6.4e-05 1024 230 1824 288512 21.3824 13.5205 824.342 420.957 1280.34 1280.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1660 0.000512 1024 330 3408 34944 1.66819 138.203 76.6526 216.569 216.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 6.4e-05 4096 100 2208 267008 72.5655 55.6801 2107.69 1677.1 3913.15 3913.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 6.4e-05 512 490 336 229376 17.2507 6.64371 41.3731 207.104 272.588 272.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000128 2048 215 720 111104 24.4047 14.3483 212.676 419.616 671.182 671.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 0.000512 4096 70 288 37968 6.61907 31.3803 209.674 247.717 247.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000256 1024 170 1200 60032 5.89149 3.41104 71.6902 104.937 186.061 186.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 6.4e-05 1024 230 1824 287616 21.3298 13.5135 517.176 418.78 970.932 971.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1660 0.000512 1024 330 3408 34832 1.66502 86.2756 75.0715 163.054 163.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 6.4e-05 4096 100 2208 266784 72.7801 55.7547 1733.99 1673.64 3536.28 3536.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 6.4e-05 512 490 336 236544 17.17 6.7312 34.8716 209.375 268.362 268.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000128 2048 215 720 110208 24.6332 14.4038 426.777 418.741 884.69 884.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 0.000512 4096 70 288 37800 6.59821 25.7853 208.907 241.332 241.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000256 1024 170 1200 59136 5.95792 3.42454 58.2585 104.924 172.701 172.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 6.4e-05 1024 230 1824 287616 21.4026 13.5578 424.518 418.519 878.128 878.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1660 0.000512 1024 330 3408 34776 1.66288 70.8895 76.0913 148.685 148.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 790 6.4e-05 4096 100 2208 266112 72.4539 55.6118 1781.99 1675.31 3585.48 3585.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 6.4e-05 512 490 336 215040 17.5183 6.56678 29.0593 202.374 255.736 255.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000128 2048 215 720 111104 24.4289 14.3815 419.937 419.226 878.106 878.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 0.000512 4096 70 288 37856 6.61904 23.2859 209.674 239.622 239.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000256 1024 170 1200 59136 5.8425 3.37933 52.5931 103.878 165.82 165.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 6.4e-05 1024 230 1824 286720 21.3269 13.496 381.519 418.929 835.398 835.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1660 0.000512 1024 330 3408 34720 1.66874 63.6391 75.0756 140.43 140.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 6.4e-05 4096 100 2208 267264 72.5524 55.5986 3233.21 1675.87 5037.35 5037.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 6.4e-05 512 490 336 233472 17.2912 6.70547 63.7648 208.97 296.951 297.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000128 2048 215 720 111104 24.4444 14.3377 246.42 420.512 705.847 705.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 0.000512 4096 70 288 38016 6.61869 48.1346 209.507 264.304 264.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000256 1024 170 1200 59904 5.87846 3.40794 108.319 104.619 222.358 222.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 6.4e-05 1024 230 1824 288768 21.2898 13.5763 791.465 419.075 1245.54 1245.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1660 0.000512 1024 330 3408 34880 1.66544 129.503 75.5316 206.747 206.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 6.4e-05 4096 100 2208 267264 72.5506 55.6124 2098.77 1677.52 3904.57 3904.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 6.4e-05 512 490 336 229376 17.613 6.70886 40.1181 209.171 273.83 274.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000128 2048 215 720 110592 24.4037 14.338 160.795 418.3 617.971 618.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 0.000512 4096 70 288 37888 6.6129 31.8525 209.324 247.835 247.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000256 1024 170 1200 59392 5.91402 3.41008 69.8338 104.782 184.076 184.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 6.4e-05 1024 230 1824 288768 21.3004 13.4989 507.427 419.472 961.836 961.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1660 0.000512 1024 330 3408 34816 1.66298 81.0263 75.1856 157.918 157.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 6.4e-05 4096 100 2208 266496 72.515 55.5982 1763.84 1673.32 3565.39 3565.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 6.4e-05 512 490 336 221184 17.7496 6.61504 32.8409 206.248 263.667 263.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000128 2048 215 720 109056 24.4578 14.3794 134.349 416.637 589.952 590.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 0.000512 4096 70 288 37824 6.61542 26.589 209.107 242.354 242.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000256 1024 170 1200 58368 5.84934 3.36896 57.1982 103.381 169.924 170.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 6.4e-05 1024 230 1824 287232 21.327 13.5018 415.991 418.435 869.389 869.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1660 0.000512 1024 330 3408 34752 1.66298 66.3779 75.0158 143.1 143.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 6.4e-05 4096 100 2208 266240 72.4828 55.5785 1554.84 1671.37 3354.38 3354.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 6.4e-05 512 490 336 229376 17.6209 6.7129 29.9613 209.09 263.6 263.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000128 2048 215 720 110592 24.4856 14.5244 384.456 418.294 841.891 842.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 0.000512 4096 70 288 37632 6.56464 22.7271 208.472 237.806 237.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000256 1024 170 1200 59392 5.92515 3.41197 51.6806 104.868 166.018 166.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 6.4e-05 1024 230 1824 286720 21.2951 13.4881 366.213 417.946 819.066 819.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1660 0.000512 1024 330 3408 34560 1.65594 58.3332 74.7867 134.816 134.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 6.4e-05 4096 100 2208 266976 72.7462 55.7038 3189.8 1674.77 4993.14 4993.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 6.4e-05 512 490 336 230400 17.271 6.66464 60.8489 207.201 292.205 292.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000128 2048 215 720 111168 24.5088 14.3626 241.581 418.905 699.487 699.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 0.000512 4096 70 288 38016 6.62704 47.7538 209.496 263.921 263.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000256 1024 170 1200 59904 5.88666 3.4153 106.722 104.51 220.664 220.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 6.4e-05 1024 230 1824 288576 21.3652 13.5413 771.75 418.795 1225.58 1225.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1660 0.000512 1024 330 3408 34920 1.66637 129.501 77.4681 208.681 208.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 6.4e-05 4096 100 2208 266688 72.5844 55.6625 2204.69 1676.93 4009.98 4010.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 6.4e-05 512 490 336 221184 17.4395 6.58102 40.6731 204.374 269.299 269.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000128 2048 215 720 110592 24.3741 14.367 166.804 418.151 623.829 623.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 0.000512 4096 70 288 37872 6.61094 33.7187 209.332 249.707 249.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000256 1024 170 1200 58752 5.87875 3.38899 72.8118 103.943 186.152 186.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 6.4e-05 1024 230 1824 288000 21.3258 13.5138 536.882 419.339 991.189 991.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1660 0.000512 1024 330 3408 34848 1.6689 89.9242 76.2677 167.905 167.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 6.4e-05 4096 100 2208 266112 72.7961 55.7193 1853.34 1674.39 3656.36 3656.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 6.4e-05 512 490 336 221184 17.4867 6.58272 34.6804 204.252 263.225 263.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000128 2048 215 720 110592 24.4829 14.3714 142.533 417.837 599.359 599.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 0.000512 4096 70 288 37800 6.60682 28.8172 209.162 244.629 244.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000256 1024 170 1200 58752 5.97626 3.4199 61.958 104.722 176.206 176.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 6.4e-05 1024 230 1824 286848 21.3686 13.6067 453.652 417.552 906.318 906.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1660 0.000512 1024 330 3408 34776 1.67171 76.2454 73.8891 151.851 151.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 6.4e-05 4096 100 2208 266112 72.5495 55.6053 1856.88 1677.7 3662.84 3662.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 6.4e-05 512 490 336 202752 17.7567 6.53926 31.536 198.263 254.311 254.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000128 2048 215 720 108288 24.3998 14.385 141.303 415.239 595.455 595.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 0.000512 4096 70 288 37728 6.61094 28.9977 209.305 244.956 245.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000256 1024 170 1200 57600 5.80909 3.33872 61.0471 102.58 172.902 173.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 6.4e-05 1024 230 1824 285696 21.3162 13.484 452.283 417.946 905.155 905.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1660 0.000512 1024 330 3408 34560 1.65674 75.7999 74.8652 152.363 152.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 6.4e-05 4096 100 2208 267200 72.5752 55.6835 3163.72 1675.92 4968.02 4968.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 6.4e-05 512 490 336 235520 17.2908 6.72362 61.216 209.659 295.108 295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000128 2048 215 720 111360 24.4343 14.355 238.345 419.204 696.469 696.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 0.000512 4096 70 288 38000 6.61264 47.4337 209.51 263.602 263.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000256 1024 170 1200 59520 5.85302 3.38944 103.99 104.12 217.48 217.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 6.4e-05 1024 230 1824 288640 21.3117 13.5169 756.968 420.172 1212.1 1212.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1660 0.000512 1024 330 3408 34880 1.66758 126.716 76.6012 205.03 205.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 6.4e-05 4096 100 2208 266880 72.4707 55.6092 2240.02 1676.39 4044.6 4044.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 6.4e-05 512 490 336 225280 17.4589 6.61821 41.9617 206.288 272.544 272.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000128 2048 215 720 110080 24.267 14.3027 169.632 415.993 624.327 624.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 0.000512 4096 70 288 37920 6.62118 33.5743 209.51 249.746 249.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000256 1024 170 1200 58880 5.81258 3.36752 74.7566 103.366 187.433 187.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 6.4e-05 1024 230 1824 288000 21.2912 13.4978 545.67 419.199 999.79 999.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1660 0.000512 1024 330 3408 34720 1.66086 90.8402 76.1221 168.668 168.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 6.4e-05 4096 100 2208 266880 72.5188 55.6792 1844.04 1676.42 3648.78 3648.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 6.4e-05 512 490 336 230400 17.0838 6.62675 36.0418 206.501 266.477 266.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000128 2048 215 720 109440 24.5446 14.355 140.342 418.719 598.093 598.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 0.000512 4096 70 288 37680 6.57834 27.7634 208.815 243.2 243.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000256 1024 170 1200 57600 5.90502 3.37722 60.6996 103.563 173.671 173.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 6.4e-05 1024 230 1824 286080 21.3465 13.4972 449.255 417.919 902.148 902.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1660 0.000512 1024 330 3408 34560 1.65888 75.1456 74.7254 151.573 151.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 6.4e-05 4096 100 2208 264960 72.4681 55.5547 1710.93 1671.35 3510.42 3510.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 6.4e-05 512 490 336 225280 17.4939 6.62528 32.6686 206.508 263.509 263.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000128 2048 215 720 107520 24.3042 14.2562 129.714 413.22 581.622 581.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 0.000512 4096 70 288 37760 6.61146 27.1524 209.637 243.443 243.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000256 1024 170 1200 58880 5.83872 3.37405 58.3416 104.117 171.799 171.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 6.4e-05 1024 230 1824 284160 21.2544 13.4246 417.428 416.22 868.459 868.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1660 0.000512 1024 330 3408 34560 1.66032 70.228 74.6347 146.565 146.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 790 6.4e-05 4096 100 2200 268800 72.5037 55.609 2916.91 1677.69 4722.83 4722.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 6.4e-05 512 490 350 233472 17.2538 6.70938 58.3432 209.329 291.848 292.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 840 0.000128 2048 215 750 113664 24.2152 14.4186 396.135 420.176 855.076 855.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 0.000512 4096 70 250 38176 6.60685 36.3971 209.686 252.734 252.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000256 1024 170 1200 59904 5.89453 3.41648 93.8705 104.994 208.312 208.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 6.4e-05 1024 230 1850 289024 21.2587 13.5032 679.107 419.359 1133.36 1133.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1660 0.000512 1024 330 3400 34976 1.6903 114.046 76.5137 192.294 192.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 790 6.4e-05 4096 100 2200 268544 72.5871 55.6125 1959.89 1675.84 3764.04 3764.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1560 6.4e-05 512 490 350 233472 17.269 6.70989 44.0524 208.962 277.206 277.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 840 0.000128 2048 215 750 113664 24.2447 14.3814 394.551 419.15 852.458 852.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 0.000512 4096 70 250 38144 6.61917 23.4721 209.521 239.654 239.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000256 1024 170 1200 59392 5.90669 3.40582 60.2524 104.612 174.302 174.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 6.4e-05 1024 230 1850 288768 21.2895 13.4943 437.185 419.071 891.17 891.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1660 0.000512 1024 330 3400 34944 1.68874 72.6839 76.9228 151.338 151.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 790 6.4e-05 4096 100 2200 268416 72.6036 55.6229 5282.21 1674.97 7085.53 7085.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1560 6.4e-05 512 490 350 227328 17.2483 6.61642 37.7599 206.204 268.04 268.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 840 0.000128 2048 215 750 112896 24.2998 14.3318 394.474 420.363 853.607 853.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 0.000512 4096 70 250 38112 6.61885 19.722 209.484 235.869 235.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.000256 1024 170 1200 59136 5.88512 3.40253 49.6773 104.293 163.385 163.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 6.4e-05 1024 230 1850 288000 21.2861 13.4962 358.615 418.41 811.939 812.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1660 0.000512 1024 330 3400 34848 1.66672 59.6105 75.6547 136.975 137.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 790 6.4e-05 4096 100 2200 268640 72.8588 55.7416 2686.06 1675.51 4490.29 4490.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 6.4e-05 512 490 350 232960 17.4865 6.73507 51.8735 209.747 286.053 286.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000128 2048 215 750 113600 24.3681 14.5326 345.847 419.034 803.913 804.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 0.000512 4096 70 250 38160 6.61709 34.304 209.453 250.415 250.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000256 1024 170 1200 59840 5.93222 3.42723 88.0398 104.907 202.431 202.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 6.4e-05 1024 230 1850 288960 21.3661 13.527 639.889 418.993 1093.9 1094.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1660 0.000512 1024 330 3400 34960 1.67258 106.107 76.0975 183.92 183.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 790 6.4e-05 4096 100 2200 268480 72.6096 55.7078 1806.01 1677.26 3611.7 3611.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 6.4e-05 512 490 350 230400 17.6596 6.72154 33.2986 209.813 267.706 267.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000128 2048 215 750 113280 24.3076 14.3627 350.447 419.487 808.735 808.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 0.000512 4096 70 250 38080 6.60934 22.0442 209.413 238.11 238.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000256 1024 170 1200 58880 6.00118 3.39155 56.2711 104.625 170.63 170.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 6.4e-05 1024 230 1850 288640 21.3162 13.5127 410.953 419.381 865.289 865.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1660 0.000512 1024 330 3400 34880 1.67117 68.2937 77.234 147.239 147.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 790 6.4e-05 4096 100 2200 268320 72.8105 55.7243 1533.64 1674.37 3336.67 3336.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 6.4e-05 512 490 350 222720 17.6814 6.63037 27.4007 206.222 258.15 258.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 0.000128 2048 215 750 112320 24.3736 14.365 345.639 417.527 802.035 802.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 0.000512 4096 70 250 38040 6.60685 18.8473 209.246 234.745 234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000256 1024 170 1200 59520 5.91456 3.41552 47.7989 104.587 161.842 161.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 6.4e-05 1024 230 1850 288000 21.3739 13.5557 343.449 418.65 797.161 797.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1660 0.000512 1024 330 3400 34800 1.66563 57.0798 76.7165 135.505 135.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 790 6.4e-05 4096 100 2200 268160 72.4262 55.6032 1356.23 1677.52 3161.91 3162.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1560 6.4e-05 512 490 350 225280 17.461 6.61904 31.7391 206.427 262.461 262.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 840 0.000128 2048 215 750 111360 24.2466 14.3294 348.389 416.274 803.378 803.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 0.000512 4096 70 250 37920 6.59389 16.3776 208.991 232.004 232.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000256 1024 170 1200 57600 5.87888 3.37101 40.1311 103.443 152.956 153.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 6.4e-05 1024 230 1850 288000 21.3056 13.6278 296.149 419.479 750.696 750.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1660 0.000512 1024 330 3400 34720 1.67936 49.1059 76.0817 126.913 126.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 6.4e-05 4096 100 2200 268608 72.6141 55.6703 3513.32 1676.12 5317.85 5317.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 6.4e-05 512 490 350 230400 17.4064 6.6935 69.3992 208.271 301.986 302.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000128 2048 215 750 113280 24.2481 14.3504 473.463 418.535 930.737 930.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 0.000512 4096 70 250 38160 6.61482 46.6097 209.526 262.795 262.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000256 1024 170 1200 59520 5.91258 3.41418 121.25 104.762 235.476 235.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 6.4e-05 1024 230 1850 288768 21.2754 13.5092 879.813 418.88 1333.61 1333.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1660 0.000512 1024 330 3400 34944 1.66845 146.713 62.4675 210.892 210.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 6.4e-05 4096 100 2200 268416 72.4589 55.6022 2191.12 1676.65 3995.95 3996.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 6.4e-05 512 490 350 227328 17.2666 6.6175 43.8164 206.401 274.315 274.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000128 2048 215 750 112896 24.2187 14.335 455.893 418.901 913.485 913.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 0.000512 4096 70 250 38112 6.6089 29.5417 209.691 245.884 245.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000256 1024 170 1200 59136 5.88448 3.40173 74.9397 104.393 188.749 188.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 6.4e-05 1024 230 1850 288000 21.2763 13.4886 542.492 418.76 996.148 996.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1660 0.000512 1024 330 3400 34848 1.66362 90.0649 75.6415 167.414 167.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 790 6.4e-05 4096 100 2200 268416 72.5781 55.6687 2014.35 1676.75 3819.46 3819.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 6.4e-05 512 490 350 221184 17.454 6.58195 35.1012 204.433 263.814 263.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000128 2048 215 750 112896 24.1746 14.3458 459.233 418.5 916.388 916.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 0.000512 4096 70 250 38016 6.61251 24.0132 209.411 240.08 240.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000256 1024 170 1200 58752 5.88064 3.38586 60.32 103.994 173.711 173.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 6.4e-05 1024 230 1850 288000 21.3284 13.658 443.264 419.291 897.678 897.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1660 0.000512 1024 330 3400 34848 1.67088 73.5023 76.865 152.083 152.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 790 6.4e-05 4096 100 2200 268032 72.5975 55.6053 1760.71 1674.73 3563.76 3563.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 6.4e-05 512 490 350 221184 17.7491 6.61504 30.2339 206.417 261.232 261.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000128 2048 215 750 112128 24.1478 14.3381 473.695 416.995 929.303 929.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 0.000512 4096 70 250 38016 6.61181 20.4401 209.637 236.732 236.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000256 1024 170 1200 58368 5.85485 3.36714 51.7665 103.471 164.588 164.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 6.4e-05 1024 230 1850 287232 21.3343 14.1854 378.059 418.793 832.498 832.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1660 0.000512 1024 330 3400 34752 1.66534 62.8308 76.7796 141.319 141.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 6.4e-05 4096 100 2200 268576 72.801 55.708 3240.38 1675.48 5044.49 5044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 6.4e-05 512 490 350 232960 17.4317 6.73178 64.5044 209.31 298.198 298.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000128 2048 215 750 113344 24.2838 14.3654 258.315 418.519 715.616 715.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 0.000512 4096 70 250 38136 6.61504 42.7401 209.439 258.838 258.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000256 1024 170 1200 59584 5.92979 3.41811 111.521 104.782 225.783 225.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 6.4e-05 1024 230 1850 288960 21.3566 13.7483 812.861 418.976 1267.07 1267.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1660 0.000512 1024 330 3400 34944 1.66886 134.292 75.8187 211.823 211.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 6.4e-05 4096 100 2200 268352 72.5791 55.6809 2061.82 1675.09 3865.28 3865.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 6.4e-05 512 490 350 229376 17.2513 6.64186 42.4091 206.854 273.377 273.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000128 2048 215 750 112896 24.2668 14.3552 207.685 418.43 664.872 664.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 0.000512 4096 70 250 38080 6.62077 26.8636 209.353 242.88 242.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000256 1024 170 1200 59136 5.93706 3.41395 70.2326 104.807 184.528 184.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 6.4e-05 1024 230 1850 288512 21.2844 13.5128 512.77 418.269 965.969 966.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1660 0.000512 1024 330 3400 34832 1.66672 84.7319 76.6301 163.073 163.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 6.4e-05 4096 100 2200 268128 72.8677 55.7276 1693.96 1673.43 3496.11 3496.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 6.4e-05 512 490 350 225792 17.9834 6.73382 33.9817 209.348 268.266 268.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000128 2048 215 750 112896 24.3683 14.4259 427.984 418.687 885.602 885.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 0.000512 4096 70 250 37968 6.6089 22.3477 209.109 238.107 238.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000256 1024 170 1200 59136 5.96342 3.42637 57.5984 104.907 172.032 172.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 6.4e-05 1024 230 1850 287616 21.3962 14.1701 417.359 418.467 871.522 871.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1660 0.000512 1024 330 3400 34776 1.66547 69.2838 75.5937 146.588 146.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 790 6.4e-05 4096 100 2200 267904 72.454 55.6188 1720.71 1673.81 3522.71 3522.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 6.4e-05 512 490 350 215040 17.5158 6.56384 29.4211 202.193 255.9 256.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000128 2048 215 750 112896 24.2261 14.4998 421.173 418.861 878.884 879.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 0.000512 4096 70 250 37856 6.58922 20.5884 208.814 236.034 236.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000256 1024 170 1200 57344 5.92266 3.38294 50.4031 103.782 163.617 163.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 6.4e-05 1024 230 1850 288512 21.2523 13.498 377.137 418.557 830.573 830.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1660 0.000512 1024 330 3400 34720 1.66317 62.1087 76.6824 140.496 140.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 6.4e-05 4096 100 2200 268544 72.6035 55.608 3213.3 1675.8 5017.43 5017.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 6.4e-05 512 490 350 233472 17.2619 6.70477 65.9848 208.931 299.1 299.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000128 2048 215 750 113664 24.1649 14.3512 254.093 419.203 711.941 712.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 0.000512 4096 70 250 38144 6.61539 41.7878 209.49 257.937 257.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000256 1024 170 1200 59392 5.90211 3.40458 108.25 104.611 222.295 222.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 6.4e-05 1024 230 1850 288768 21.2971 13.4938 793.502 419.005 1247.43 1247.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1660 0.000512 1024 330 3400 34944 1.67126 129.523 76.2095 207.446 207.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 6.4e-05 4096 100 2200 268288 72.5651 55.6073 2088.84 1676.13 3893.25 3893.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 6.4e-05 512 490 350 229376 17.5941 9.14842 41.8118 208.98 277.747 277.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000128 2048 215 750 112640 24.2001 14.3278 164.304 417.902 620.863 620.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 0.000512 4096 70 250 38016 6.61395 27.3657 209.153 243.175 243.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000256 1024 170 1200 59392 5.91507 3.40563 70.7017 104.682 184.833 184.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 6.4e-05 1024 230 1850 288768 21.3083 13.4978 510.95 419.815 965.696 965.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1660 0.000512 1024 330 3400 34816 1.66298 82.8791 75.7042 160.289 160.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 6.4e-05 4096 100 2200 268032 72.5568 55.6083 1772.55 1673.12 3573.95 3574.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 6.4e-05 512 490 350 221184 17.7335 6.61504 34.6465 206.223 265.444 265.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000128 2048 215 750 112128 24.1215 14.3618 140.284 416.589 595.488 595.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 0.000512 4096 70 250 38016 6.61958 23.542 209.431 239.636 239.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000256 1024 170 1200 58368 5.85136 3.36931 59.0775 103.368 171.796 171.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 6.4e-05 1024 230 1850 287232 21.3305 13.5042 427 418.393 880.355 880.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1660 0.000512 1024 330 3400 34752 1.66496 68.2824 76.6357 146.625 146.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 6.4e-05 4096 100 2200 267264 72.5194 55.5704 1576.76 1671.38 3376.35 3376.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 6.4e-05 512 490 350 229376 17.6076 6.70752 31.7923 209.095 265.422 265.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000128 2048 215 750 112640 24.2794 14.4826 388.412 418.304 845.614 845.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 0.000512 4096 70 250 37888 6.61094 20.2789 209.181 236.114 236.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000256 1024 170 1200 59392 5.92342 3.41197 52.9581 104.868 167.295 167.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 6.4e-05 1024 230 1850 286720 21.3168 13.4933 374.379 417.963 827.279 827.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1660 0.000512 1024 330 3400 34560 1.65715 59.1928 75.3889 136.283 136.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 6.4e-05 4096 100 2200 268416 72.791 55.7158 3306.85 1676.61 5112.08 5112.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 6.4e-05 512 490 350 230400 17.2636 6.66186 65.67 207.424 297.236 297.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000128 2048 215 750 113472 24.2407 14.3643 259.147 419.44 717.326 717.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 0.000512 4096 70 250 38160 6.62221 43.0544 209.83 259.547 259.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000256 1024 170 1200 59328 5.91539 3.41197 111.455 104.624 225.535 225.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 6.4e-05 1024 230 1850 288576 21.362 13.5285 807.036 419.255 1261.32 1261.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1660 0.000512 1024 330 3400 34920 1.66912 134.359 76.1685 212.243 212.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 6.4e-05 4096 100 2200 268416 72.5788 55.6905 2341.88 1676.9 4147.18 4147.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 6.4e-05 512 490 350 221184 17.4531 6.57818 45.1611 204.382 273.795 273.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000128 2048 215 750 112896 24.1553 14.3541 184.521 418.002 641.162 641.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 0.000512 4096 70 250 38016 6.61094 31.4345 209.431 247.522 247.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000256 1024 170 1200 58752 5.87734 3.38742 78.5336 103.946 191.876 191.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 6.4e-05 1024 230 1850 288000 21.3259 13.55 573.8 419.342 1028.16 1028.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1660 0.000512 1024 330 3400 34848 1.66912 95.5274 76.8719 174.113 174.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 6.4e-05 4096 100 2200 267840 72.7828 55.7313 1925.86 1674.49 3728.98 3729.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 6.4e-05 512 490 350 221184 17.4772 7.05325 37.5115 204.268 266.53 266.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000128 2048 215 750 112320 24.3168 14.4594 150.451 417.858 607.218 607.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 0.000512 4096 70 250 38016 6.61504 25.3239 209.658 241.64 241.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000256 1024 170 1200 58752 5.97293 3.41878 65.089 104.733 179.343 179.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 6.4e-05 1024 230 1850 286848 21.3501 13.5107 473.583 418.125 926.698 926.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1660 0.000512 1024 330 3400 34776 1.66707 78.9079 75.5477 156.167 156.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 6.4e-05 4096 100 2200 268416 72.4504 55.6178 1829.58 1676.08 3633.84 3633.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 6.4e-05 512 490 350 202752 17.7284 6.53722 32.562 198.077 255.125 255.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000128 2048 215 750 110592 24.1489 14.3159 142.052 414.842 595.488 595.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 0.000512 4096 70 250 37728 6.55974 24.689 208.433 239.723 239.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000256 1024 170 1200 57600 5.81946 3.33715 60.6438 102.48 172.41 172.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 6.4e-05 1024 230 1850 285696 21.3314 13.4842 446.823 417.543 899.312 899.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1660 0.000512 1024 330 3400 34560 1.6567 74.24 76.4327 152.374 152.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 6.4e-05 4096 100 2200 266400 72.7265 55.6905 1657.77 1670.27 3456.58 3456.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 6.4e-05 512 490 350 207360 17.9956 6.57213 31.2321 201.233 257.248 257.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000128 2048 215 750 112320 24.4219 14.5123 369.661 418.156 826.889 827.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 0.000512 4096 70 250 37800 6.6064 22.7037 209.235 238.587 238.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000256 1024 170 1200 57600 6.05302 3.43008 56.7182 104.907 171.242 171.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 6.4e-05 1024 230 1850 285120 21.4429 13.5166 409.986 417.683 862.76 862.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1660 0.000512 1024 330 3400 34560 1.66736 68.4155 75.4769 145.604 145.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 6.4e-05 4096 100 2200 268480 72.6157 55.7097 3188.71 1677.08 4994.24 4994.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 6.4e-05 512 490 350 230400 17.6511 6.72358 64.3722 209.806 298.776 298.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000128 2048 215 750 113280 24.2323 14.3852 250.359 419.596 708.704 708.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 0.000512 4096 70 250 38080 6.61094 42.1951 209.41 258.257 258.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000256 1024 170 1200 58880 5.88925 3.39354 107.116 104.198 220.731 220.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 6.4e-05 1024 230 1850 288640 21.3325 13.5311 789.257 419.381 1243.64 1243.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1660 0.000512 1024 330 3400 34880 1.66912 131.262 77.6396 210.614 210.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 6.4e-05 4096 100 2200 268160 72.4277 55.6442 2190.19 1677.3 3995.68 3995.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 6.4e-05 512 490 350 225280 17.4674 6.62067 42.9573 206.398 273.661 273.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000128 2048 215 750 111360 24.1542 14.3363 171.061 416.228 625.91 626.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 0.000512 4096 70 250 37920 6.5887 29.5608 208.958 245.154 245.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000256 1024 170 1200 57600 5.87094 3.37002 72.8289 103.426 185.623 185.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 6.4e-05 1024 230 1850 288000 21.306 13.5045 540.827 419.43 995.2 995.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1660 0.000512 1024 330 3400 34720 1.66342 89.7052 76.7151 168.126 168.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 6.4e-05 4096 100 2200 267840 72.5621 55.6708 1877.36 1675.98 3681.69 3681.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 6.4e-05 512 490 350 215040 18.2496 6.62707 35.1867 206.441 266.718 266.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000128 2048 215 750 111360 24.2912 14.3944 145.333 418.127 602.274 602.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 0.000512 4096 70 250 37920 6.6089 24.9606 209.372 240.984 241.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000256 1024 170 1200 57600 5.89453 3.37546 61.7267 103.531 174.656 174.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 6.4e-05 1024 230 1850 286080 21.3303 13.7277 455.233 417.802 908.223 908.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1660 0.000512 1024 330 3400 34560 1.65328 75.6869 75.3139 152.696 152.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 6.4e-05 4096 100 2200 266240 72.5314 55.5377 1702.71 1671.51 3502.4 3502.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 6.4e-05 512 490 350 225280 17.482 6.62349 34.0163 206.533 264.87 265.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000128 2048 215 750 110080 24.0792 14.2761 133.387 413.263 585.139 585.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 0.000512 4096 70 250 37760 6.59693 23.1342 208.986 238.761 238.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000256 1024 170 1200 56320 5.96166 3.37306 56.0339 103.651 169.148 169.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 6.4e-05 1024 230 1850 284160 21.258 13.5354 418.1 416.266 869.292 869.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1660 0.000512 1024 330 3400 34560 1.66464 69.9153 76.2924 147.915 147.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 6.4e-05 4096 100 2200 267200 72.5546 55.6974 1647.1 1675.71 3451.18 3451.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 6.4e-05 512 490 350 204800 19.0438 6.63494 30.1702 206.393 262.462 262.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000128 2048 215 750 108800 24.2123 14.4159 124.789 413.078 576.627 576.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 0.000512 4096 70 250 37600 6.56576 21.6105 208.357 236.576 236.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000256 1024 170 1200 57600 5.90816 3.38262 55.653 103.662 168.736 168.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 6.4e-05 1024 230 1850 284800 21.3478 13.4776 401.882 416.832 853.667 853.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1660 0.000512 1024 330 3400 34400 1.65478 66.7201 75.2021 143.622 143.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 790 6.4e-05 4096 100 2220 266624 72.5683 55.6082 2714.18 1676.15 4518.62 4518.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 6.4e-05 512 490 360 239616 16.8123 6.71059 53.2711 209.037 286.044 286.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 0.000128 2048 215 720 111104 24.5094 14.3375 336.527 419.093 794.6 794.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 0.000512 4096 70 300 38016 6.62547 40.301 209.523 256.491 256.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000256 1024 170 1200 60672 5.86765 3.41462 87.3581 104.895 201.668 201.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 6.4e-05 1024 230 1860 288768 21.2678 13.4987 636.373 418.976 1090.25 1090.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1660 0.000512 1024 330 3420 34944 1.66707 105.182 78.3504 185.261 185.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 790 6.4e-05 4096 100 2220 266496 72.5975 55.6197 1854.92 1675.86 3659.11 3659.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1560 6.4e-05 512 490 360 237568 16.9904 6.70925 41.493 208.97 274.368 274.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 840 0.000128 2048 215 720 111104 24.5586 14.3401 338.628 419.164 796.821 796.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 0.000512 4096 70 300 37952 6.61725 26.6718 209.382 242.713 242.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000256 1024 170 1200 60416 5.85632 3.41056 57.4684 104.614 171.478 171.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 6.4e-05 1024 230 1860 288768 21.2864 13.4963 415.915 419.071 869.896 870.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1660 0.000512 1024 330 3420 34880 1.68346 68.972 76.0431 146.742 146.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 790 6.4e-05 4096 100 2220 266112 72.5047 55.6032 1551.55 1675.11 3354.88 3354.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1560 6.4e-05 512 490 360 233472 16.8103 6.61709 35.9114 206.217 265.764 265.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 840 0.000128 2048 215 720 110592 24.535 14.3619 338.204 418.5 795.733 795.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 0.000512 4096 70 300 37920 6.61568 22.0594 209.359 238.078 238.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.000256 1024 170 1200 59904 5.84813 3.8535 46.582 104.294 160.702 160.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 6.4e-05 1024 230 1860 288000 21.2711 13.5311 339.438 418.368 792.743 792.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1660 0.000512 1024 330 3420 34848 1.68573 56.3964 75.9379 134.066 134.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 790 6.4e-05 4096 100 2220 266240 73.0005 55.6168 4614.72 1677.5 6420.96 6421.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1560 6.4e-05 512 490 360 237568 17.0823 6.70669 86.6195 209.178 319.798 319.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 840 0.000128 2048 215 720 110592 24.5262 14.3727 336.616 418.464 794.111 794.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 0.000512 4096 70 300 37888 6.61843 18.842 209.545 235.048 235.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.000256 1024 170 1200 60416 5.86835 3.40762 40.9023 104.776 155.092 155.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 6.4e-05 1024 230 1860 288768 21.318 13.498 293.71 419.677 748.329 748.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1660 0.000512 1024 330 3420 34816 1.66557 48.7106 77.1565 127.577 127.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 790 6.4e-05 4096 100 2220 266560 72.8076 55.7073 3696.78 1676.83 5502.24 5502.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 6.4e-05 512 490 360 240640 16.896 6.72973 71.5488 209.755 305.137 305.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 0.000128 2048 215 720 111040 24.5709 14.45 465.062 419.449 923.659 923.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 0.000512 4096 70 300 38000 6.62058 55.3615 209.621 271.652 271.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000256 1024 170 1200 60480 5.89693 3.42451 122.458 104.979 236.888 237.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 6.4e-05 1024 230 1860 288640 21.3786 13.5291 887.102 420.934 1343.07 1343.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1660 0.000512 1024 330 3420 34920 1.66413 147.546 76.4369 225.687 225.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 790 6.4e-05 4096 100 2220 266560 72.6207 55.7116 2423.29 1677.28 4229.02 4229.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 6.4e-05 512 490 360 240640 16.8696 6.724 45.9695 209.949 279.725 279.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 0.000128 2048 215 720 110720 24.529 14.3592 460.683 419.538 919.242 919.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 0.000512 4096 70 300 37920 6.61066 34.5995 210.027 251.281 251.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000256 1024 170 1200 59520 5.86269 3.38739 74.7746 104.255 188.407 188.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 6.4e-05 1024 230 1860 288640 21.3071 13.579 546.521 419.542 1001.08 1001.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1660 0.000512 1024 330 3420 34880 1.66829 90.8491 77.0888 169.651 169.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 790 6.4e-05 4096 100 2220 265920 72.8224 55.7088 2044.32 1674.22 3847.18 3847.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 6.4e-05 512 490 360 230400 17.1194 6.63347 36.3854 206.231 266.58 266.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 0.000128 2048 215 720 110400 24.492 14.3585 452.963 417.547 909.494 909.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 0.000512 4096 70 300 37920 6.62141 28.8708 209.478 245.014 245.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000256 1024 170 1200 59520 5.92077 3.41523 61.1778 104.59 175.231 175.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 6.4e-05 1024 230 1860 288000 21.3685 13.5249 447.172 419.187 901.384 901.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1660 0.000512 1024 330 3420 34800 1.66298 74.2971 75.9636 151.967 152.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 790 6.4e-05 4096 100 2220 266240 72.5117 55.6029 1779.74 1677.7 3585.67 3585.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 6.4e-05 512 490 360 235520 16.6333 6.60938 36.0787 206.454 265.989 266.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 840 0.000128 2048 215 720 108800 24.4593 14.3278 453.194 416.32 908.434 908.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 0.000512 4096 70 300 37760 6.59805 24.3918 209.039 240.071 240.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000256 1024 170 1200 58880 5.81392 3.36992 51.63 104.056 165.003 165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 6.4e-05 1024 230 1860 288000 21.3079 14.1167 379.766 419.534 834.851 834.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1660 0.000512 1024 330 3420 34720 1.68461 62.9719 76.0278 140.729 140.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 6.4e-05 4096 100 2220 266496 72.6487 55.6717 3260.34 1676.12 5064.9 5065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 6.4e-05 512 490 360 239616 16.717 6.68672 65.2657 208.273 297.164 297.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000128 2048 215 720 110976 24.4515 14.3498 402.325 418.495 859.76 859.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 0.000512 4096 70 300 38016 6.62528 51.1059 209.648 267.422 267.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000256 1024 170 1200 60288 5.87626 3.41187 111.758 104.76 225.945 226.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 6.4e-05 1024 230 1860 288768 21.2816 14.2105 816.443 418.932 1271 1271.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1660 0.000512 1024 330 3420 34896 1.66912 135.866 70.0894 207.668 207.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 6.4e-05 4096 100 2220 266112 72.5197 55.5999 2042.54 1675.08 3845.86 3845.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 6.4e-05 512 490 360 233472 16.8116 6.61869 42.2709 206.205 272.124 272.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000128 2048 215 720 110592 24.4776 14.3424 390.623 418.506 848.086 848.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 0.000512 4096 70 300 37920 6.61299 32.7176 209.346 248.72 248.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000256 1024 170 1200 59904 5.84442 3.40374 69.651 104.294 183.325 183.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 6.4e-05 1024 230 1860 288000 21.2584 13.49 509.745 418.355 962.984 963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1660 0.000512 1024 330 3420 34848 1.66899 84.496 75.8386 162.047 162.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 790 6.4e-05 4096 100 2220 266112 72.6577 55.6687 1889.39 1674.93 3692.77 3692.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 6.4e-05 512 490 360 230400 16.7346 6.57405 34.0551 204.133 261.708 261.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000128 2048 215 720 110592 24.3859 14.3473 389.431 417.493 845.79 845.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 0.000512 4096 70 300 37872 6.6207 26.9101 209.299 242.872 242.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000256 1024 170 1200 58752 5.87734 3.38896 56.1853 103.825 169.402 169.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 6.4e-05 1024 230 1860 288000 21.3226 13.8307 417.463 418.845 871.592 871.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1660 0.000512 1024 330 3420 34704 1.66093 69.1837 75.9254 146.812 146.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 790 6.4e-05 4096 100 2220 265728 72.5855 55.6589 1730.18 1675.1 3533.64 3533.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 6.4e-05 512 490 360 233472 16.841 6.61789 31.0833 206.472 261.228 261.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 0.000128 2048 215 720 109056 24.4781 14.3423 404.256 417.079 860.291 860.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 0.000512 4096 70 300 37824 6.61504 24.3387 209.543 240.54 240.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000256 1024 170 1200 58368 5.85635 3.3768 50.6556 104.028 164.045 164.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 6.4e-05 1024 230 1860 287232 21.334 13.5025 373.369 418.888 827.228 827.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1660 0.000512 1024 330 3420 34752 1.66912 62.0685 75.8946 139.676 139.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 790 6.4e-05 4096 100 2220 265920 72.6197 55.6667 1533.58 1674.84 3336.82 3336.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 6.4e-05 512 490 360 230400 17.1013 6.62694 26.7517 206.313 257.006 257.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 0.000128 2048 215 720 109440 24.569 14.3621 401.927 417.853 858.84 858.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 0.000512 4096 70 300 37680 6.59731 20.8577 208.835 236.333 236.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000256 1024 170 1200 57600 5.90499 3.37715 43.2924 103.46 156.165 156.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 6.4e-05 1024 230 1860 286080 21.3354 13.5021 324.056 417.524 776.545 776.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1660 0.000512 1024 330 3420 34560 1.65597 53.7607 75.5482 131.007 131.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 6.4e-05 4096 100 2220 266336 72.8605 55.7124 3123.37 1675.21 4927.28 4927.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 6.4e-05 512 490 360 240128 16.9203 6.7319 64.4001 209.269 297.534 297.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000128 2048 215 720 110656 24.5515 14.3626 234.319 419.037 692.4 692.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 0.000512 4096 70 300 37968 6.62733 48.4041 209.391 264.466 264.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000256 1024 170 1200 60480 5.89101 3.4255 106.246 104.758 220.449 220.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 6.4e-05 1024 230 1860 288512 21.3892 13.522 772.738 418.911 1226.69 1226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1660 0.000512 1024 330 3420 34888 1.66298 128.551 77.3522 207.61 207.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 6.4e-05 4096 100 2220 266112 72.6615 55.6757 1985.44 1675.99 3789.88 3789.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 6.4e-05 512 490 360 236544 16.703 6.64166 40.7103 206.938 271.21 271.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000128 2048 215 720 110208 24.5428 14.3586 150.299 418.599 607.93 608.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 0.000512 4096 70 300 37856 6.60909 30.9088 209.12 246.682 246.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000256 1024 170 1200 60032 5.89482 3.41606 67.2616 104.851 181.551 181.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 6.4e-05 1024 230 1860 287616 21.3262 14.846 488.404 418.448 943.156 943.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1660 0.000512 1024 330 3420 34832 1.67037 81.1998 76.9045 159.82 159.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 6.4e-05 4096 100 2220 265440 72.8865 55.7559 1668.38 1675 3472.13 3472.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 6.4e-05 512 490 360 236544 17.1769 6.72355 34.9745 209.788 268.875 269.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000128 2048 215 720 110208 24.674 14.4015 364.753 419.092 823.066 823.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 0.000512 4096 70 300 37800 6.62077 26.2313 209.288 242.184 242.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000256 1024 170 1200 60480 5.89171 3.4263 57.2066 105.007 171.659 171.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 6.4e-05 1024 230 1860 287616 21.3873 13.5377 410.675 418.858 864.587 864.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1660 0.000512 1024 330 3420 34776 1.67149 68.18 76.9454 146.839 146.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 6.4e-05 4096 100 2220 265216 72.5413 55.596 1467.84 1673.32 3269.42 3269.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 6.4e-05 512 490 360 229376 16.431 6.5625 29.5766 202.145 254.933 255.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000128 2048 215 720 109312 24.6132 14.3298 353.077 419.214 811.373 811.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 0.000512 4096 70 300 37632 6.57603 23.3492 208.446 238.416 238.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000256 1024 170 1200 59136 5.8432 3.38237 48.8038 103.755 161.915 162.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 6.4e-05 1024 230 1860 286720 21.3238 13.652 359.407 418.433 812.949 813.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1660 0.000512 1024 330 3420 34720 1.67117 59.6692 75.8291 137.212 137.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 790 6.4e-05 4096 100 2220 265440 72.7843 55.7102 1502.96 1671.63 3303.21 3303.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 6.4e-05 512 490 360 232960 16.6432 6.59837 27.1552 204.616 255.223 255.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 0.000128 2048 215 720 107520 24.6605 14.3444 349.464 415.391 803.998 804.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 0.000512 4096 70 300 37520 6.55603 19.9068 208.197 234.704 234.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000256 1024 170 1200 58240 5.82259 3.34867 43.3651 102.653 155.32 155.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 6.4e-05 1024 230 1860 286720 21.4109 14.0862 317.885 418.015 771.53 771.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1660 0.000512 1024 330 3420 34440 1.65069 52.5622 75.5073 129.762 129.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 6.4e-05 4096 100 2220 266496 72.6615 55.6101 2975.2 1677.18 4780.76 4780.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 6.4e-05 512 490 360 237568 16.982 6.7072 61.3463 209.129 294.382 294.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000128 2048 215 720 111104 24.4421 14.461 222.659 419.49 681.182 681.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 0.000512 4096 70 300 37952 6.61914 45.8363 209.541 262.04 262.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000256 1024 170 1200 60416 5.85837 3.40906 100.402 104.694 214.493 214.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 6.4e-05 1024 230 1860 288768 21.2966 13.6245 730.98 419.402 1185.44 1185.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1660 0.000512 1024 330 3420 34880 1.66768 118.446 75.3802 195.536 195.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 6.4e-05 4096 100 2220 266240 72.6329 55.6073 2036.45 1675.96 3840.76 3840.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 6.4e-05 512 490 360 237568 16.9889 6.71334 41.4463 208.976 274.339 274.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000128 2048 215 720 110592 24.4149 14.3364 151.854 417.907 608.643 608.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 0.000512 4096 70 300 37888 6.61152 31.2095 209.343 247.208 247.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000256 1024 170 1200 60416 5.86896 3.41213 67.9269 104.785 182.12 182.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 6.4e-05 1024 230 1860 288768 21.2909 14.1107 486.866 419.087 941.49 941.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1660 0.000512 1024 330 3420 34816 1.66752 77.5516 75.9542 155.217 155.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 6.4e-05 4096 100 2220 265728 72.6068 55.6175 1690.18 1673.33 3491.85 3491.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 6.4e-05 512 490 360 233472 16.842 6.61514 34.3668 206.25 264.288 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000128 2048 215 720 109056 24.4473 14.3326 125.979 416.639 581.525 581.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 0.000512 4096 70 300 37824 6.62118 26.4358 209.327 242.425 242.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000256 1024 170 1200 58368 5.8552 3.37101 54.9648 103.381 167.699 167.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 6.4e-05 1024 230 1860 287232 21.3341 13.5117 402.406 418.437 855.859 855.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1660 0.000512 1024 330 3420 34752 1.67024 64.0395 76.8966 142.648 142.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 6.4e-05 4096 100 2220 265216 72.5062 55.5668 1564.78 1671.13 3364.1 3364.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 6.4e-05 512 490 360 229376 17.6109 6.70774 31.2891 209.038 264.864 265.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000128 2048 215 720 110592 24.4855 14.3523 154.634 418.184 611.796 611.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 0.000512 4096 70 300 37632 6.59642 23.8816 208.641 239.162 239.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000256 1024 170 1200 59392 5.92243 3.41264 51.2979 104.84 165.612 165.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 6.4e-05 1024 230 1860 286720 21.2949 13.4901 365.352 417.839 818.11 818.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1660 0.000512 1024 330 3420 34560 1.65971 56.8706 76.6828 135.256 135.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 6.4e-05 4096 100 2220 264960 72.4832 55.5467 1428.14 1670.11 3226.39 3226.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 6.4e-05 512 490 360 225280 17.4913 6.61504 28.4365 206.362 259.119 259.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000128 2048 215 720 107520 24.3875 14.2748 322.161 412.92 773.877 773.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 0.000512 4096 70 300 37440 6.55555 22.3273 207.983 236.91 236.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000256 1024 170 1200 58880 5.84566 3.37302 46.9092 103.576 159.835 159.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 6.4e-05 1024 230 1860 284160 21.2693 13.4226 332.869 415.918 783.612 783.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1660 0.000512 1024 330 3420 34560 1.66099 52.1912 76.511 130.409 130.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 790 6.4e-05 4096 100 2176 268160 72.472 55.6122 2621.85 1677.71 4427.76 4427.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 6.4e-05 512 490 320 235520 17.1217 6.71334 48.7029 209.236 281.987 282.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 0.000128 2048 215 768 111872 24.4204 14.3964 346.225 419.408 804.586 804.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 0.000512 4096 70 256 38176 6.62733 34.1849 209.792 250.647 250.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000256 1024 170 1216 60160 5.88608 3.4183 86.884 104.99 201.308 201.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 6.4e-05 1024 230 1856 289280 21.2534 13.4964 622.129 419.369 1076.38 1076.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1660 0.000512 1024 330 3392 34976 1.66912 103.388 76.653 181.771 181.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 790 6.4e-05 4096 100 2176 268032 72.5708 55.6247 1772.1 1677 3577.41 3577.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1560 6.4e-05 512 490 320 233472 17.2819 6.71219 38.0896 209.121 271.424 271.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 840 0.000128 2048 215 768 111616 24.5486 14.3538 349.472 419.445 807.959 808.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 0.000512 4096 70 256 38144 6.62118 22.565 209.772 239.001 239.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000256 1024 170 1216 59904 5.89405 3.40886 56.2922 104.684 170.41 170.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 6.4e-05 1024 230 1856 289280 21.2682 13.5039 400.706 419.357 854.97 855.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1660 0.000512 1024 330 3392 34944 1.68768 66.4185 77.4103 145.563 145.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 790 6.4e-05 4096 100 2176 267648 72.4527 55.6093 1497.06 1674.93 3300.17 3300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1560 6.4e-05 512 490 320 227328 17.264 6.61795 33.0664 206.544 263.707 263.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 840 0.000128 2048 215 768 111360 24.4276 14.3809 346.799 418.444 804.186 804.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 0.000512 4096 70 256 38112 6.62176 18.5999 209.586 234.849 234.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.000256 1024 170 1216 59136 5.88355 3.39798 46.3466 104.284 160.038 160.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 6.4e-05 1024 230 1856 288768 21.2399 13.491 332.817 418.316 785.996 786.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1660 0.000512 1024 330 3392 34848 1.68726 55.1158 76.8774 133.724 133.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 790 6.4e-05 4096 100 2176 267776 72.7647 55.5995 4482.77 1677.53 6288.78 6288.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1560 6.4e-05 512 490 320 229376 17.7068 6.70931 68.8293 209.177 302.64 302.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 840 0.000128 2048 215 768 110592 24.5396 14.5056 344.642 418.477 802.299 802.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 0.000512 4096 70 256 38016 6.60982 16.236 209.45 232.338 232.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.000256 1024 170 1216 59392 5.90806 3.40829 40.5173 104.78 154.742 154.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 6.4e-05 1024 230 1856 288768 21.3148 13.6693 286.959 419.668 741.739 741.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1660 0.000512 1024 330 3392 34816 1.66707 47.5607 76.3263 125.596 125.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 790 6.4e-05 4096 100 2176 268000 72.7998 55.7146 3497.51 1676.82 5302.97 5303.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 6.4e-05 512 490 320 238080 17.1124 6.72998 63.7382 209.75 297.545 297.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000128 2048 215 768 112000 24.4111 14.3664 475.639 419.438 933.986 934.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 0.000512 4096 70 256 38160 6.63149 46.4189 209.703 262.797 262.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000256 1024 170 1216 60160 5.91437 3.42579 118.465 106.181 234.114 234.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 6.4e-05 1024 230 1856 289280 21.3561 13.6463 843.359 419.26 1297.76 1297.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1660 0.000512 1024 330 3392 34960 1.67059 140.306 76.3449 218.366 218.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 790 6.4e-05 4096 100 2176 267840 72.5852 55.6758 2243.98 1677.3 4049.66 4049.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 6.4e-05 512 490 320 235520 17.2768 6.72198 40.3815 209.937 274.531 274.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000128 2048 215 768 112000 24.3678 14.4119 474.956 419.546 933.419 933.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 0.000512 4096 70 256 38080 6.61526 27.7729 209.539 243.972 244.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000256 1024 170 1216 59520 5.86493 3.38867 72.1416 104.208 185.728 185.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 6.4e-05 1024 230 1856 289280 21.2902 13.5152 516.656 433.065 984.66 984.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1660 0.000512 1024 330 3392 34880 1.66339 85.4996 76.923 164.129 164.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 790 6.4e-05 4096 100 2176 267360 72.7695 55.7281 1915.14 1675.8 3719.55 3719.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 6.4e-05 512 490 320 230400 17.116 6.63142 32.5301 206.428 262.919 263.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000128 2048 215 768 111360 24.3688 14.3677 466.328 417.931 923.122 923.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 0.000512 4096 70 256 38040 6.60899 23.4016 209.537 239.591 239.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000256 1024 170 1216 59520 5.92608 3.41606 59.5159 104.684 173.668 173.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 6.4e-05 1024 230 1856 288960 21.3381 13.5286 424.688 419.06 878.745 878.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1660 0.000512 1024 330 3392 34800 1.66707 70.3979 76.8004 148.908 148.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 790 6.4e-05 4096 100 2176 267520 72.4222 55.603 1680.21 1676.11 3484.46 3484.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 6.4e-05 512 490 320 225280 17.4688 6.61914 30.5682 206.608 261.472 261.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 0.000128 2048 215 768 110080 24.284 14.3236 460.364 415.918 915.02 915.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 0.000512 4096 70 256 37920 6.59456 19.7273 208.903 235.266 235.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000256 1024 170 1216 58880 5.81181 3.36947 51.0129 103.351 163.674 163.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 6.4e-05 1024 230 1856 289280 21.2501 13.4982 366.116 419.14 820.132 820.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1660 0.000512 1024 330 3392 34720 1.66298 60.4198 76.9988 139.143 139.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 790 6.4e-05 4096 100 2176 267200 72.7475 55.722 1564.27 1674.88 3367.74 3367.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1560 6.4e-05 512 490 320 230400 17.13 6.62813 38.6379 206.314 268.926 269.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 840 0.000128 2048 215 768 110400 24.4379 14.379 487.607 417.409 943.973 944.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 0.000512 4096 70 256 38000 6.63142 19.1713 209.592 235.437 235.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000256 1024 170 1216 57600 5.91312 3.38314 45.3894 103.42 158.236 158.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 6.4e-05 1024 230 1856 288000 21.389 13.6806 332.646 418.818 786.664 786.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1660 0.000512 1024 330 3392 34800 1.68848 55.0809 75.8559 132.67 132.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 6.4e-05 4096 100 2176 268032 72.593 55.6853 3105.71 1675.83 4909.94 4910.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 6.4e-05 512 490 320 233472 17.1925 6.69082 57.8288 208.238 290.166 290.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000128 2048 215 768 111744 24.3436 14.4568 411.476 418.463 868.875 868.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 0.000512 4096 70 256 38160 6.62733 42.2138 209.6 258.484 258.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000256 1024 170 1216 59904 5.89981 3.41248 109.709 104.753 223.914 224.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 6.4e-05 1024 230 1856 289152 21.2723 13.5158 784.167 418.978 1238.07 1238.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1660 0.000512 1024 330 3392 34944 1.66912 130.134 72.1838 204.031 204.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 6.4e-05 4096 100 2176 267648 72.4436 55.6236 1933.53 1675.07 3736.78 3736.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 6.4e-05 512 490 320 227328 17.2619 6.61974 37.4772 206.209 267.79 267.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000128 2048 215 768 111360 24.3939 14.3702 402.792 418.495 860.194 860.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 0.000512 4096 70 256 38112 6.62118 26.7768 209.602 243.042 243.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000256 1024 170 1216 59136 5.88701 3.40173 67.8303 104.3 181.554 181.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 6.4e-05 1024 230 1856 288768 21.2468 13.4922 489.799 418.355 943.03 943.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1660 0.000512 1024 330 3392 34848 1.66278 80.684 76.7827 159.175 159.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 790 6.4e-05 4096 100 2176 267840 72.5609 55.687 1784.82 1675.6 3588.78 3588.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 6.4e-05 512 490 320 221184 17.4507 6.57485 29.4283 204.22 257.885 258.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000128 2048 215 768 110592 24.3975 14.355 396.716 417.655 853.252 853.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 0.000512 4096 70 256 38016 6.61315 22.0872 209.366 238.11 238.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000256 1024 170 1216 58752 5.87744 3.38198 55.1615 103.861 168.408 168.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 6.4e-05 1024 230 1856 289152 21.2773 13.5086 400.428 419.005 854.348 854.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1660 0.000512 1024 330 3392 34848 1.66477 66.3856 75.9894 144.083 144.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 790 6.4e-05 4096 100 2176 267264 72.5221 55.6236 1603.18 1673.81 3405.25 3405.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 6.4e-05 512 490 320 221184 17.7636 6.61674 26.238 206.308 257.136 257.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 0.000128 2048 215 768 110592 24.3249 14.3453 394.112 416.757 849.667 849.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 0.000512 4096 70 256 38016 6.6239 19.7622 209.635 236.062 236.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000256 1024 170 1216 58368 5.85821 3.36928 48.8236 103.594 161.772 161.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 6.4e-05 1024 230 1856 288768 21.2727 13.4974 353.463 418.561 806.922 807.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1660 0.000512 1024 330 3392 34752 1.66134 58.6411 75.742 136.089 136.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 790 6.4e-05 4096 100 2176 266880 72.5117 55.6817 1435.61 1674.82 3238.75 3238.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 6.4e-05 512 490 320 230400 17.0937 6.62733 24.188 206.303 254.424 254.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000128 2048 215 768 111360 24.3446 14.3499 416.895 417.854 873.577 873.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 0.000512 4096 70 256 37920 6.60842 17.8575 209.347 233.854 233.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000256 1024 170 1216 57600 5.89501 3.3792 42.5322 103.458 155.393 155.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 6.4e-05 1024 230 1856 288000 21.2532 13.5004 311.746 417.511 764.141 764.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1660 0.000512 1024 330 3392 34560 1.64784 51.3968 75.3834 128.471 128.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 6.4e-05 4096 100 2176 267904 72.7991 55.7343 2922.96 1675.31 4726.92 4727.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 6.4e-05 512 490 320 236544 17.1665 6.72755 56.4897 209.252 289.851 290.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000128 2048 215 768 111552 24.4089 14.3729 236.809 418.352 694.077 694.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 0.000512 4096 70 256 38136 6.61728 40.4849 209.486 256.631 256.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000256 1024 170 1216 60032 5.9048 3.42067 102.217 104.747 216.418 216.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 6.4e-05 1024 230 1856 288960 21.372 13.5207 729.248 418.879 1183.15 1183.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1660 0.000512 1024 330 3392 34944 1.67322 121.254 76.2671 199.238 199.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 6.4e-05 4096 100 2176 267904 72.5742 55.6669 1864.46 1676.91 3669.74 3669.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 6.4e-05 512 490 320 229376 17.2512 6.64237 35.6278 207.083 266.825 266.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000128 2048 215 768 111104 24.4093 14.3654 152.957 418.893 610.754 610.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 0.000512 4096 70 256 38080 6.62528 25.004 209.685 241.357 241.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000256 1024 170 1216 60032 5.89626 3.4153 64.9989 104.919 179.36 179.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 6.4e-05 1024 230 1856 288512 21.2969 13.5108 461.247 418.741 914.929 915.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1660 0.000512 1024 330 3392 34832 1.66531 76.3965 76.8296 154.935 154.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 6.4e-05 4096 100 2176 267456 72.8266 55.7312 1572.4 1674.99 3376.06 3376.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 6.4e-05 512 490 320 236544 17.1704 6.72941 31.241 209.541 264.897 265.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000128 2048 215 768 111552 24.5018 14.3877 375.753 419.071 833.854 833.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 0.000512 4096 70 256 37968 6.6089 22.102 209.406 238.161 238.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000256 1024 170 1216 59136 5.9657 3.42342 54.4509 105.003 168.977 169.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 6.4e-05 1024 230 1856 287616 21.3964 13.701 390.764 418.852 844.842 844.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1660 0.000512 1024 330 3392 34776 1.66493 64.8352 75.7798 142.321 142.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 6.4e-05 4096 100 2176 267008 72.4279 55.6158 1385.7 1673.71 3187.57 3187.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 6.4e-05 512 490 320 215040 17.5288 6.55958 25.0548 202.174 251.531 251.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000128 2048 215 768 111104 24.4435 14.3352 365.462 418.84 823.215 823.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 0.000512 4096 70 256 37856 6.6041 18.4379 208.911 233.997 234.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000256 1024 170 1216 59136 5.8488 3.37715 47.5959 103.777 160.735 160.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 6.4e-05 1024 230 1856 288512 21.2513 13.4954 344.153 418.531 797.556 797.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1660 0.000512 1024 330 3392 34720 1.66467 56.6584 75.7247 134.092 134.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 790 6.4e-05 4096 100 2176 266560 72.7698 55.7156 1417.03 1671.63 3217.26 3217.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 6.4e-05 512 490 320 215040 17.981 6.58931 22.5174 204.619 251.921 252.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000128 2048 215 768 109760 24.4656 14.4655 362.069 415.391 816.521 816.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 0.000512 4096 70 256 37800 6.60557 16.2823 208.919 231.851 231.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000256 1024 170 1216 58240 5.81798 3.35258 42.2959 102.654 154.251 154.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 6.4e-05 1024 230 1856 286720 21.3952 13.5229 303.434 418.012 756.5 756.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1660 0.000512 1024 330 3392 34720 1.66941 50.2822 75.767 127.762 127.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 6.4e-05 4096 100 2176 268032 72.5277 55.6273 2901.98 1677.02 4707.27 4707.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 6.4e-05 512 490 320 233472 17.2806 6.71283 56.2496 209.109 289.58 289.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000128 2048 215 768 111616 24.4081 14.3516 235.377 419.57 693.841 693.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 0.000512 4096 70 256 38144 6.62528 39.5589 209.775 256.005 256.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000256 1024 170 1216 59904 5.88653 3.41216 100.305 104.684 214.421 214.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 6.4e-05 1024 230 1856 289280 21.2746 13.4984 717.277 419.363 1171.55 1171.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1660 0.000512 1024 330 3392 34944 1.6671 116.482 76.3658 194.559 194.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 6.4e-05 4096 100 2176 267776 72.5397 55.6112 1961.68 1675.94 3765.89 3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 6.4e-05 512 490 320 229376 17.6156 6.70925 36.8588 208.979 270.387 270.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000128 2048 215 768 110592 24.4027 14.346 158.518 417.894 615.294 615.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 0.000512 4096 70 256 38016 6.60749 26.5501 209.246 242.449 242.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000256 1024 170 1216 59392 5.9175 3.4071 66.7484 104.857 181.058 181.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 6.4e-05 1024 230 1856 288768 21.3121 13.5586 472.092 419.654 926.754 926.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1660 0.000512 1024 330 3392 34816 1.66598 74.7371 76.9004 153.347 153.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 6.4e-05 4096 100 2176 267264 72.5427 55.6069 1625.98 1674.97 3429.22 3429.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 6.4e-05 512 490 320 221184 17.7641 6.61958 29.8458 207.09 261.535 261.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000128 2048 215 768 110592 24.3033 14.3319 132.399 417.04 588.201 588.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 0.000512 4096 70 256 38016 6.62118 21.9904 209.781 238.433 238.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000256 1024 170 1216 58368 5.85184 3.36883 54.2824 103.48 167.114 167.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 6.4e-05 1024 230 1856 288768 21.2677 13.4998 390.777 418.845 844.517 844.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1660 0.000512 1024 330 3392 34752 1.6655 61.3888 75.7759 138.874 138.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 6.4e-05 4096 100 2176 266240 72.5029 55.562 1493.05 1671.44 3292.67 3292.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 6.4e-05 512 490 320 229376 17.6209 6.71123 28.2999 209.097 261.945 262.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000128 2048 215 768 110592 24.4568 14.332 122.113 418.297 579.327 579.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 0.000512 4096 70 256 37888 6.6057 20.169 209.285 236.104 236.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000256 1024 170 1216 59392 5.92109 3.4121 50.3574 104.868 164.687 164.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 6.4e-05 1024 230 1856 286720 21.3076 15.6783 353.16 418.526 808.801 808.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1660 0.000512 1024 330 3392 34560 1.65277 54.7246 75.4872 131.91 131.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 6.4e-05 4096 100 2176 266240 72.5397 55.5523 1378.97 1670.35 3177.52 3177.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 6.4e-05 512 490 320 225280 17.4807 6.62067 26.0428 206.391 256.754 256.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000128 2048 215 768 107520 24.3837 14.2664 329.478 412.99 781.257 781.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 0.000512 4096 70 256 37760 6.59901 18.1914 208.953 233.784 233.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000256 1024 170 1216 58880 5.8487 3.376 46.9655 103.582 159.905 160.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 6.4e-05 1024 230 1856 286720 21.136 13.4237 326.691 415.981 777.36 777.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1660 0.000512 1024 330 3392 34560 1.6584 50.5592 75.3067 127.568 127.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 6.4e-05 4096 100 2176 267264 72.4938 55.595 1315.87 1676.16 3120.23 3120.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 6.4e-05 512 490 320 196608 18.2596 6.53926 21.6049 198.36 244.981 245.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000128 2048 215 768 107520 24.3967 14.4364 330.053 413.486 782.516 782.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 0.000512 4096 70 256 37632 6.57408 17.511 208.76 232.889 232.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000256 1024 170 1216 58368 5.87952 3.3737 43.5485 103.747 156.684 156.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 6.4e-05 1024 230 1856 285696 21.2709 13.4679 305.079 417.086 757.036 757.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1660 0.000512 1024 330 3392 34560 1.66336 46.4367 74.5024 122.647 122.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 790 6.4e-05 4096 100 2176 268224 72.8635 55.7017 4710.88 1677.22 6516.78 6516.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1560 6.4e-05 512 490 384 216064 18.8396 6.72358 85.8812 209.749 321.415 321.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 840 0.000128 2048 215 768 108160 24.7973 14.355 385.139 419.383 843.809 843.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1800 0.000512 4096 70 256 38192 6.62806 34.3429 209.773 250.787 250.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 0.000256 1024 170 1280 59520 5.93322 3.42016 89.6884 104.951 204.127 204.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1650 6.4e-05 1024 230 1920 287872 21.3662 13.5342 636.054 419.513 1090.61 1090.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1660 0.000512 1024 330 3456 34928 1.6688 104.111 79.0993 184.924 184.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 790 6.4e-05 4096 100 2176 268160 72.434 55.6114 2894.97 1677.78 4700.91 4701.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 6.4e-05 512 490 384 215040 18.6634 6.7072 56.6839 209.09 291.354 291.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 0.000128 2048 215 768 108032 24.725 14.3506 395.804 419.492 854.502 854.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 0.000512 4096 70 256 38176 6.62317 38.6621 209.77 255.099 255.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000256 1024 170 1280 59392 5.91549 3.41859 101.806 104.98 216.25 216.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 6.4e-05 1024 230 1920 287744 21.3123 13.5001 723.035 420.345 1178.33 1178.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1660 0.000512 1024 330 3456 34912 1.67181 118.893 78.8769 199.487 199.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 790 6.4e-05 4096 100 2176 268032 72.5388 55.6175 1950.59 1676.85 3755.71 3755.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 6.4e-05 512 490 384 212992 18.8377 6.70701 39.9266 209.654 275.341 275.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 840 0.000128 2048 215 768 108032 24.7588 14.519 398.255 419.414 857.085 857.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 0.000512 4096 70 256 38144 6.62371 25.1369 209.748 241.553 241.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000256 1024 170 1280 58880 5.92736 3.40842 66.1172 104.675 180.261 180.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 6.4e-05 1024 230 1920 287744 21.3384 13.5037 468.631 419.322 922.931 923.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1660 0.000512 1024 330 3456 34880 1.69027 76.7625 77.4716 155.967 156.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 790 6.4e-05 4096 100 2176 267648 72.4502 55.6007 1646.68 1675.09 3449.93 3450.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 6.4e-05 512 490 384 208896 18.6876 6.61798 38.7709 206.21 270.496 270.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 840 0.000128 2048 215 768 107520 24.7471 14.3892 393.474 418.491 851.238 851.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 0.000512 4096 70 256 38112 6.62032 20.4308 209.592 236.686 236.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000256 1024 170 1280 58368 5.92554 3.40173 53.578 104.291 167.324 167.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 6.4e-05 1024 230 1920 287232 21.3176 13.4922 379.055 418.364 832.356 832.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1660 0.000512 1024 330 3456 34848 1.68509 62.4052 77.3626 141.495 141.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 790 6.4e-05 4096 100 2176 267776 72.5468 55.6273 1497.67 1677.34 3303.3 3303.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1560 6.4e-05 512 490 384 212992 18.8475 6.70918 37.162 209.154 272.087 272.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 840 0.000128 2048 215 768 107520 24.7202 14.3344 393.531 418.241 850.966 851.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 0.000512 4096 70 256 38016 6.61136 18.1572 209.426 234.239 234.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000256 1024 170 1280 58368 5.96707 3.40979 47.938 104.772 162.216 162.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 6.4e-05 1024 230 1920 287744 21.3494 13.5127 338.955 419.444 793.397 793.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1660 0.000512 1024 330 3456 34816 1.68842 55.0881 78.4857 135.308 135.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 790 6.4e-05 4096 100 2176 267520 72.434 55.6079 1395.92 1677.53 3201.61 3201.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1560 6.4e-05 512 490 384 204800 18.9697 6.61933 34.4029 206.42 266.627 266.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 840 0.000128 2048 215 768 106240 24.6852 14.3479 387.108 416.274 842.56 842.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 0.000512 4096 70 256 37920 6.6007 16.235 209.094 231.973 232.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000256 1024 170 1280 57600 5.88346 3.37923 42.8274 103.437 155.657 155.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 6.4e-05 1024 230 1920 286720 21.3596 13.8746 310.62 419.491 765.477 765.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1660 0.000512 1024 330 3456 34720 1.68154 51.0141 78.4023 131.144 131.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 790 6.4e-05 4096 100 2176 267264 72.5488 55.6073 1306.66 1673.52 3108.45 3108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1560 6.4e-05 512 490 384 208896 18.6722 6.61914 32.9639 206.275 264.739 264.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 840 0.000128 2048 215 768 105984 24.7902 14.3811 388.02 416.9 844.232 844.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 0.000512 4096 70 256 38016 6.62694 15.3682 209.598 231.636 231.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.000256 1024 170 1280 56832 5.92237 3.37203 39.455 103.393 152.269 152.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 6.4e-05 1024 230 1920 287232 21.326 13.951 287.218 419.11 741.732 741.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1660 0.000512 1024 330 3456 34752 1.6889 46.7695 77.2645 125.765 125.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 790 6.4e-05 4096 100 2176 267008 72.6408 55.6081 4649.84 1673.87 6452.08 6452.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1560 6.4e-05 512 490 384 200704 18.6309 6.5665 31.0101 202.185 258.607 258.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 840 0.000128 2048 215 768 107520 24.7877 14.3284 393.65 419.113 852.014 852.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 0.000512 4096 70 256 37856 6.6025 14.1763 208.906 229.729 229.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.000256 1024 170 1280 57344 5.92922 3.3816 37.9315 103.775 151.15 151.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 6.4e-05 1024 230 1920 286720 21.3396 13.4985 270.361 418.641 723.972 724.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1660 0.000512 1024 330 3456 34720 1.6703 44.1773 77.3339 123.224 123.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 790 6.4e-05 4096 100 2176 266240 72.7124 55.5643 4619.47 1672.72 6420.58 6420.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1560 6.4e-05 512 490 384 212992 18.933 6.70602 86.3791 209.262 321.493 321.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 840 0.000128 2048 215 768 106496 24.8382 14.3339 388.8 418.807 846.913 847.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 0.000512 4096 70 256 37888 6.5993 15.3237 209.453 231.42 231.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 0.000256 1024 170 1280 57344 6.03427 3.41056 36.4745 104.958 151.01 151.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 6.4e-05 1024 230 1920 286720 21.301 13.4857 257.608 420.169 712.69 712.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1660 0.000512 1024 330 3456 34560 1.66202 41.8892 77.1564 120.749 120.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 790 6.4e-05 4096 100 2220 265216 72.861 55.6171 4603.17 1675.14 6406.91 6407.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 6.4e-05 512 490 360 229376 16.5151 6.56282 84.4265 202.353 310.074 310.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 840 0.000128 2048 215 720 109312 24.657 14.4158 334.538 419.359 793.119 793.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1800 0.000512 4096 70 300 37632 6.58077 16.2199 208.665 231.511 231.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.000256 1024 170 1200 59136 5.85126 3.37763 33.2796 103.869 146.505 146.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 6.4e-05 1024 230 1860 286720 21.3334 13.4984 241.963 418.9 695.824 695.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1660 0.000512 1024 330 3420 34720 1.66906 40.3314 75.9751 118.02 118.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 790 6.4e-05 4096 100 2176 267008 72.6574 55.6093 4461.67 1673.71 6263.77 6263.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 6.4e-05 512 490 320 215040 17.5908 6.56589 71.6976 202.177 298.25 298.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 840 0.000128 2048 215 768 111104 24.5079 14.326 346.705 432.855 818.534 818.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1800 0.000512 4096 70 256 37856 6.59933 13.1476 208.906 228.699 228.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.000256 1024 170 1216 59136 5.84934 3.38125 33.1868 103.78 146.323 146.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 6.4e-05 1024 230 1856 288512 21.2573 13.494 236.734 418.532 690.151 690.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1660 0.000512 1024 330 3392 34720 1.66602 39.1244 76.9641 117.799 117.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 790 6.4e-05 4096 100 2200 267680 73.0966 55.7122 4621.88 1673.35 6424.15 6424.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 6.4e-05 512 490 350 215040 18.0392 6.59251 82.1317 204.807 311.782 311.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 840 0.000128 2048 215 750 112000 24.3183 14.3258 355.944 415.95 810.667 810.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1800 0.000512 4096 70 250 37800 6.58643 13.1725 208.996 228.798 228.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.000256 1024 170 1200 56000 5.93453 3.34627 32.0254 102.751 144.181 144.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 6.4e-05 1024 230 1850 286720 21.4116 13.525 242.617 418.463 696.145 696.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1660 0.000512 1024 330 3400 34720 1.66707 40.4787 70.4518 112.64 112.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 790 6.4e-05 4096 100 2208 265440 73.056 55.7102 4586.6 1673.18 6388.67 6388.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 6.4e-05 512 490 336 215040 18.0324 6.59456 79.0883 204.795 308.73 308.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 0.000128 2048 215 720 109760 24.5149 14.402 348.877 415.906 803.838 803.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1800 0.000512 4096 70 288 37800 6.62163 15.1163 209.653 231.438 231.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.000256 1024 170 1200 58240 5.8185 3.34896 33.504 102.743 145.545 145.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 6.4e-05 1024 230 1824 286720 21.3927 13.5245 239.898 418.469 693.416 693.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1660 0.000512 1024 330 3408 34720 1.67466 40.3724 76.2122 118.304 118.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 790 6.4e-05 4096 100 2176 267776 72.8117 55.6129 4482.79 1677.19 6288.52 6288.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 6.4e-05 512 490 320 245760 16.4716 6.70733 82.9792 209.131 315.503 315.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 0.000128 2048 215 736 112640 24.3469 14.3892 344.756 418.303 801.924 802.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1800 0.000512 4096 70 256 38016 6.6016 15.2924 209.408 231.346 231.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.000256 1024 170 1184 59392 5.91258 3.41034 37.4223 104.764 151.634 151.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 6.4e-05 1024 230 1824 288768 21.3138 13.5393 274.016 419.398 728.392 728.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1660 0.000512 1024 330 3392 34816 1.66493 45.8306 76.4182 123.958 124.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 790 6.4e-05 4096 100 2176 264960 72.5158 55.5563 6273.89 1672.53 8074.61 8074.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1560 6.4e-05 512 490 320 215040 18.267 6.62326 100.818 206.664 332.587 332.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 840 0.000128 2048 215 736 107520 24.3384 14.3028 474.299 415.528 928.598 928.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 0.000512 4096 70 256 37440 6.54678 24.5943 208.248 239.431 239.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.000256 1024 170 1184 57600 5.91626 3.37731 56.0894 103.876 169.389 169.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 6.4e-05 1024 230 1824 288000 21.2328 13.4902 415.475 418.392 868.716 868.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1660 0.000512 1024 330 3392 34080 1.64045 68.381 74.5492 144.614 144.669
