
---------- Begin Simulation Statistics ----------
final_tick                                 2809868500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866384                       # Number of bytes of host memory used
host_op_rate                                   251265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.34                       # Real time elapsed on the host
host_tick_rate                               59357486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002810                       # Number of seconds simulated
sim_ticks                                  2809868500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.623471                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  906465                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               909891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33462                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1411263                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              866                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1866756                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  168686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          196                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3078813                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2977124                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32689                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                885568                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          991776                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5374081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.216298                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.945811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2464765     45.86%     45.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       818683     15.23%     61.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       430245      8.01%     69.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       311271      5.79%     74.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       254159      4.73%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        94877      1.77%     81.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        79576      1.48%     82.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34937      0.65%     83.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       885568     16.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5374081                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.561974                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.561974                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1803306                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   786                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               881949                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13135213                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1435400                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1987690                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32937                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3031                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                256128                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1866756                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1511470                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3562667                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 18786                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11175144                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   67420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.332178                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1919000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1077400                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.988552                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5515461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.422015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.168231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2946947     53.43%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   314246      5.70%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   277733      5.04%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   265665      4.82%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   225016      4.08%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   219114      3.97%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   158703      2.88%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   120328      2.18%     82.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   987709     17.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5515461                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          104278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38389                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1741975                       # Number of branches executed
system.cpu.iew.exec_nop                         18850                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.238301                       # Inst execution rate
system.cpu.iew.exec_refs                      4100181                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1950689                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  117918                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2155018                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2015                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9226                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2047345                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12902694                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2149492                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             94360                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12578665                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    580                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30791                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32937                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 31677                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28412                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26178                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       154102                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       191224                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            143                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19897                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18492                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12437714                       # num instructions consuming a value
system.cpu.iew.wb_count                      12511493                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584671                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7271974                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.226348                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12526644                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14339712                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7264895                       # number of integer regfile writes
system.cpu.ipc                               1.779442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.779442                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5392      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7073680     55.82%     55.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57710      0.46%     56.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179679      1.42%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53061      0.42%     58.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206882      1.63%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171061      1.35%     61.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395921      3.12%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61112      0.48%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             256055      2.02%     66.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10129      0.08%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13316      0.11%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12276      0.10%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               29972      0.24%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2166885     17.10%     84.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1979147     15.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12673030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      490874                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038734                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48137      9.81%      9.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%      9.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.09%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.12%     10.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                50139     10.21%     20.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67115     13.67%     33.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2493      0.51%     34.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                48609      9.90%     44.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    553      0.11%     44.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    514      0.10%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  64720     13.18%     57.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                207554     42.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11007217                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27234578                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10539339                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11724575                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12881829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12673030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2015                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          989356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20553                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       780428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5515461                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.297728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.384839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1870489     33.91%     33.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              833281     15.11%     49.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              566784     10.28%     59.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              703751     12.76%     72.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              482810      8.75%     80.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              346354      6.28%     87.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              281463      5.10%     92.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              201092      3.65%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              229437      4.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5515461                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.255092                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2151295                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4138365                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1972154                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2148765                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             56953                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93736                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2155018                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2047345                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12779527                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                          5619739                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  186088                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 131891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1536188                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 204187                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36314                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              26003945                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13034976                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13714544                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2136905                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 997012                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32937                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1384399                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1092891                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14873138                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         238944                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19679                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1082361                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2023                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2634044                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17389243                       # The number of ROB reads
system.cpu.rob.rob_writes                    25946195                       # The number of ROB writes
system.cpu.timesIdled                            4174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2518626                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1885994                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        55266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1716                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1716                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6968                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8705500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36751000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        54539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 83539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2321536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1146432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3467968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28272    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28273                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           53720000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14839000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27397500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                17042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4102                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               17042                       # number of overall hits
system.l2.overall_hits::.cpu.data                4102                       # number of overall hits
system.l2.overall_hits::total                   21144                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5733                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1223                       # number of overall misses
system.l2.overall_misses::.cpu.data              5733                       # number of overall misses
system.l2.overall_misses::total                  6956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96075500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    460251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        556326500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96075500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    460251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       556326500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            18265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28100                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           18265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28100                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.066959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.066959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78557.236304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80281.004710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79977.932720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78557.236304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80281.004710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79977.932720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    402921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    486766500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    402921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    486766500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.066959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.247544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.066959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68557.236304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70281.004710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69977.932720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68557.236304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70281.004710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69977.932720                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8078                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8078                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18008                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18008                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18008                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18008                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    421133000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     421133000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80368.893130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80368.893130                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    368733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    368733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70368.893130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70368.893130                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          17042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96075500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96075500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        18265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.066959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78557.236304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78557.236304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.066959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68557.236304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68557.236304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39118000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79346.855984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79346.855984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34188000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34188000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69346.855984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69346.855984                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           161                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               161                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.069364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.069364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.069364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.069364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2636.607648                       # Cycle average of tags in use
system.l2.tags.total_refs                       55253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.750456                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.033228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1068.909228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1559.665192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.047597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.080463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2599                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.212646                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    449249                       # Number of tag accesses
system.l2.tags.data_accesses                   449249                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6956                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27856108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         130579776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158435884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27856108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27856108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27856108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        130579776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            158435884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69668250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               200093250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10015.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28765.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.271590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.614516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.975834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          567     33.77%     33.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          661     39.37%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          113      6.73%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      3.22%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      2.44%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      1.61%     87.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.66%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.54%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          196     11.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1679                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 445184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2809780500                       # Total gap between requests
system.mem_ctrls.avgGap                     403936.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 27856107.857004698366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 130579776.242197826505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33511500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166581750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27401.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29056.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5826240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3096720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26089560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        785711940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        417337440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1459332300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.359643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1077842500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1638426000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6183240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3275085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23576280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        786231780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        416899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1457436465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.684937                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1076801250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1639467250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1491438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1491438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1491438                       # number of overall hits
system.cpu.icache.overall_hits::total         1491438                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20032                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20032                       # number of overall misses
system.cpu.icache.overall_misses::total         20032                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    350314497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    350314497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    350314497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    350314497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1511470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1511470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1511470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1511470                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17487.744459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17487.744459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17487.744459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17487.744459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1340                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.629630                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        18009                       # number of writebacks
system.cpu.icache.writebacks::total             18009                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1767                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1767                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1767                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1767                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        18265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    303150498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    303150498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    303150498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    303150498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16597.344539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16597.344539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16597.344539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16597.344539                       # average overall mshr miss latency
system.cpu.icache.replacements                  18009                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1491438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1491438                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20032                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    350314497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    350314497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1511470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1511470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17487.744459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17487.744459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1767                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    303150498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    303150498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16597.344539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16597.344539                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.864466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1509703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             18265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.655516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.864466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3041205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3041205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3925922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3925922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3927095                       # number of overall hits
system.cpu.dcache.overall_hits::total         3927095                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39266                       # number of overall misses
system.cpu.dcache.overall_misses::total         39266                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1879805574                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1879805574                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1879805574                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1879805574                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3965175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3965175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3966361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3966361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47889.475301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47889.475301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47873.620282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47873.620282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               670                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.998507                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8078                       # number of writebacks
system.cpu.dcache.writebacks::total              8078                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    520780991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    520780991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    521082991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    521082991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52057.276190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52057.276190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52066.645783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52066.645783                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2096837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2096837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    336946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    336946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2110356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2110356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24923.884903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24923.884903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84541500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84541500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20162.532793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20162.532793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1829085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1829085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1542637076                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1542637076                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59961.794068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59961.794068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19923                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19923                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    436023993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    436023993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75124.740351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75124.740351                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010961                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010961                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1951                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1951                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           886.996624                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3940976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            393.782574                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   886.996624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.866208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.866208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7950476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7950476                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2809868500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2809868500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
