$comment
	File created using the following command:
		vcd file MiQro_EVA.msim.vcd -direction
$end
$date
	Wed May 25 16:30:56 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) ALU_Sel [2] $end
$var wire 1 * ALU_Sel [1] $end
$var wire 1 + ALU_Sel [0] $end
$var wire 1 , B [7] $end
$var wire 1 - B [6] $end
$var wire 1 . B [5] $end
$var wire 1 / B [4] $end
$var wire 1 0 B [3] $end
$var wire 1 1 B [2] $end
$var wire 1 2 B [1] $end
$var wire 1 3 B [0] $end
$var wire 1 4 NZVC [6] $end
$var wire 1 5 NZVC [5] $end
$var wire 1 6 NZVC [4] $end
$var wire 1 7 NZVC [3] $end
$var wire 1 8 NZVC [2] $end
$var wire 1 9 NZVC [1] $end
$var wire 1 : NZVC [0] $end
$var wire 1 ; Result [7] $end
$var wire 1 < Result [6] $end
$var wire 1 = Result [5] $end
$var wire 1 > Result [4] $end
$var wire 1 ? Result [3] $end
$var wire 1 @ Result [2] $end
$var wire 1 A Result [1] $end
$var wire 1 B Result [0] $end

$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var wire 1 F devoe $end
$var wire 1 G devclrn $end
$var wire 1 H devpor $end
$var wire 1 I ww_devoe $end
$var wire 1 J ww_devclrn $end
$var wire 1 K ww_devpor $end
$var wire 1 L ww_A [7] $end
$var wire 1 M ww_A [6] $end
$var wire 1 N ww_A [5] $end
$var wire 1 O ww_A [4] $end
$var wire 1 P ww_A [3] $end
$var wire 1 Q ww_A [2] $end
$var wire 1 R ww_A [1] $end
$var wire 1 S ww_A [0] $end
$var wire 1 T ww_B [7] $end
$var wire 1 U ww_B [6] $end
$var wire 1 V ww_B [5] $end
$var wire 1 W ww_B [4] $end
$var wire 1 X ww_B [3] $end
$var wire 1 Y ww_B [2] $end
$var wire 1 Z ww_B [1] $end
$var wire 1 [ ww_B [0] $end
$var wire 1 \ ww_ALU_Sel [2] $end
$var wire 1 ] ww_ALU_Sel [1] $end
$var wire 1 ^ ww_ALU_Sel [0] $end
$var wire 1 _ ww_NZVC [6] $end
$var wire 1 ` ww_NZVC [5] $end
$var wire 1 a ww_NZVC [4] $end
$var wire 1 b ww_NZVC [3] $end
$var wire 1 c ww_NZVC [2] $end
$var wire 1 d ww_NZVC [1] $end
$var wire 1 e ww_NZVC [0] $end
$var wire 1 f ww_Result [7] $end
$var wire 1 g ww_Result [6] $end
$var wire 1 h ww_Result [5] $end
$var wire 1 i ww_Result [4] $end
$var wire 1 j ww_Result [3] $end
$var wire 1 k ww_Result [2] $end
$var wire 1 l ww_Result [1] $end
$var wire 1 m ww_Result [0] $end
$var wire 1 n \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 o \A[7]~input_o\ $end
$var wire 1 p \B[7]~input_o\ $end
$var wire 1 q \B[6]~input_o\ $end
$var wire 1 r \A[6]~input_o\ $end
$var wire 1 s \B[5]~input_o\ $end
$var wire 1 t \A[5]~input_o\ $end
$var wire 1 u \A[4]~input_o\ $end
$var wire 1 v \B[4]~input_o\ $end
$var wire 1 w \A[3]~input_o\ $end
$var wire 1 x \B[3]~input_o\ $end
$var wire 1 y \A[2]~input_o\ $end
$var wire 1 z \B[2]~input_o\ $end
$var wire 1 { \B[1]~input_o\ $end
$var wire 1 | \A[1]~input_o\ $end
$var wire 1 } \B[0]~input_o\ $end
$var wire 1 ~ \A[0]~input_o\ $end
$var wire 1 !! \Add1~6\ $end
$var wire 1 "! \Add1~26\ $end
$var wire 1 #! \Add1~30\ $end
$var wire 1 $! \Add1~18\ $end
$var wire 1 %! \Add1~14\ $end
$var wire 1 &! \Add1~10\ $end
$var wire 1 '! \Add1~22\ $end
$var wire 1 (! \Add1~1_sumout\ $end
$var wire 1 )! \ALU_Sel[1]~input_o\ $end
$var wire 1 *! \ALU_Sel[0]~input_o\ $end
$var wire 1 +! \ALU_Sel[2]~input_o\ $end
$var wire 1 ,! \Mux2~0_combout\ $end
$var wire 1 -! \Mux1~0_combout\ $end
$var wire 1 .! \Add0~6\ $end
$var wire 1 /! \Add0~7\ $end
$var wire 1 0! \Add0~26\ $end
$var wire 1 1! \Add0~27\ $end
$var wire 1 2! \Add0~30\ $end
$var wire 1 3! \Add0~31\ $end
$var wire 1 4! \Add0~18\ $end
$var wire 1 5! \Add0~19\ $end
$var wire 1 6! \Add0~14\ $end
$var wire 1 7! \Add0~15\ $end
$var wire 1 8! \Add0~10\ $end
$var wire 1 9! \Add0~11\ $end
$var wire 1 :! \Add0~22\ $end
$var wire 1 ;! \Add0~23\ $end
$var wire 1 <! \Add0~1_sumout\ $end
$var wire 1 =! \Mux10~0_combout\ $end
$var wire 1 >! \Mux1~1_combout\ $end
$var wire 1 ?! \Mux9~0_combout\ $end
$var wire 1 @! \Mux2~1_combout\ $end
$var wire 1 A! \Mux3~0_combout\ $end
$var wire 1 B! \Add0~9_sumout\ $end
$var wire 1 C! \Add1~9_sumout\ $end
$var wire 1 D! \Mux3~1_combout\ $end
$var wire 1 E! \Mux5~0_combout\ $end
$var wire 1 F! \Add1~17_sumout\ $end
$var wire 1 G! \Add0~17_sumout\ $end
$var wire 1 H! \Mux5~1_combout\ $end
$var wire 1 I! \Mux6~0_combout\ $end
$var wire 1 J! \Add1~29_sumout\ $end
$var wire 1 K! \Add0~29_sumout\ $end
$var wire 1 L! \Mux6~1_combout\ $end
$var wire 1 M! \Equal1~1_combout\ $end
$var wire 1 N! \Add1~21_sumout\ $end
$var wire 1 O! \Mux2~2_combout\ $end
$var wire 1 P! \Add0~25_sumout\ $end
$var wire 1 Q! \Mux7~0_combout\ $end
$var wire 1 R! \Add1~25_sumout\ $end
$var wire 1 S! \Mux7~1_combout\ $end
$var wire 1 T! \Add0~21_sumout\ $end
$var wire 1 U! \Equal1~0_combout\ $end
$var wire 1 V! \Add0~13_sumout\ $end
$var wire 1 W! \Add1~13_sumout\ $end
$var wire 1 X! \Mux4~0_combout\ $end
$var wire 1 Y! \Mux4~1_combout\ $end
$var wire 1 Z! \Add1~5_sumout\ $end
$var wire 1 [! \Add0~5_sumout\ $end
$var wire 1 \! \Mux8~0_combout\ $end
$var wire 1 ]! \Equal1~2_combout\ $end
$var wire 1 ^! \Add1~2\ $end
$var wire 1 _! \Add1~33_sumout\ $end
$var wire 1 `! \Mux10~1_combout\ $end
$var wire 1 a! \Equal0~0_combout\ $end
$var wire 1 b! \LessThan0~2_combout\ $end
$var wire 1 c! \LessThan0~0_combout\ $end
$var wire 1 d! \LessThan0~1_combout\ $end
$var wire 1 e! \LessThan0~3_combout\ $end
$var wire 1 f! \LessThan1~0_combout\ $end
$var wire 1 g! \LessThan1~1_combout\ $end
$var wire 1 h! \LessThan1~2_combout\ $end
$var wire 1 i! \LessThan1~3_combout\ $end
$var wire 1 j! \Equal0~1_combout\ $end
$var wire 1 k! \Equal0~2_combout\ $end
$var wire 1 l! \Equal0~3_combout\ $end
$var wire 1 m! \Mux2~3_combout\ $end
$var wire 1 n! \ALT_INV_Add0~29_sumout\ $end
$var wire 1 o! \ALT_INV_Add1~29_sumout\ $end
$var wire 1 p! \ALT_INV_Add0~25_sumout\ $end
$var wire 1 q! \ALT_INV_Add1~25_sumout\ $end
$var wire 1 r! \ALT_INV_Add0~21_sumout\ $end
$var wire 1 s! \ALT_INV_Add1~21_sumout\ $end
$var wire 1 t! \ALT_INV_Add0~17_sumout\ $end
$var wire 1 u! \ALT_INV_Add1~17_sumout\ $end
$var wire 1 v! \ALT_INV_Add0~13_sumout\ $end
$var wire 1 w! \ALT_INV_Add1~13_sumout\ $end
$var wire 1 x! \ALT_INV_Add0~9_sumout\ $end
$var wire 1 y! \ALT_INV_Add1~9_sumout\ $end
$var wire 1 z! \ALT_INV_Add0~5_sumout\ $end
$var wire 1 {! \ALT_INV_Add1~5_sumout\ $end
$var wire 1 |! \ALT_INV_Add0~1_sumout\ $end
$var wire 1 }! \ALT_INV_Add1~1_sumout\ $end
$var wire 1 ~! \ALT_INV_A[2]~input_o\ $end
$var wire 1 !" \ALT_INV_B[2]~input_o\ $end
$var wire 1 "" \ALT_INV_A[1]~input_o\ $end
$var wire 1 #" \ALT_INV_B[1]~input_o\ $end
$var wire 1 $" \ALT_INV_A[6]~input_o\ $end
$var wire 1 %" \ALT_INV_B[6]~input_o\ $end
$var wire 1 &" \ALT_INV_A[3]~input_o\ $end
$var wire 1 '" \ALT_INV_B[3]~input_o\ $end
$var wire 1 (" \ALT_INV_A[4]~input_o\ $end
$var wire 1 )" \ALT_INV_B[4]~input_o\ $end
$var wire 1 *" \ALT_INV_A[5]~input_o\ $end
$var wire 1 +" \ALT_INV_B[5]~input_o\ $end
$var wire 1 ," \ALT_INV_A[0]~input_o\ $end
$var wire 1 -" \ALT_INV_B[0]~input_o\ $end
$var wire 1 ." \ALT_INV_A[7]~input_o\ $end
$var wire 1 /" \ALT_INV_B[7]~input_o\ $end
$var wire 1 0" \ALT_INV_ALU_Sel[0]~input_o\ $end
$var wire 1 1" \ALT_INV_ALU_Sel[2]~input_o\ $end
$var wire 1 2" \ALT_INV_ALU_Sel[1]~input_o\ $end
$var wire 1 3" \ALT_INV_Equal0~2_combout\ $end
$var wire 1 4" \ALT_INV_Equal0~1_combout\ $end
$var wire 1 5" \ALT_INV_LessThan1~2_combout\ $end
$var wire 1 6" \ALT_INV_LessThan1~1_combout\ $end
$var wire 1 7" \ALT_INV_LessThan1~0_combout\ $end
$var wire 1 8" \ALT_INV_LessThan0~2_combout\ $end
$var wire 1 9" \ALT_INV_LessThan0~1_combout\ $end
$var wire 1 :" \ALT_INV_LessThan0~0_combout\ $end
$var wire 1 ;" \ALT_INV_Equal0~0_combout\ $end
$var wire 1 <" \ALT_INV_Equal1~1_combout\ $end
$var wire 1 =" \ALT_INV_Mux6~1_combout\ $end
$var wire 1 >" \ALT_INV_Mux6~0_combout\ $end
$var wire 1 ?" \ALT_INV_Equal1~0_combout\ $end
$var wire 1 @" \ALT_INV_Mux7~1_combout\ $end
$var wire 1 A" \ALT_INV_Mux7~0_combout\ $end
$var wire 1 B" \ALT_INV_Mux2~2_combout\ $end
$var wire 1 C" \ALT_INV_Mux5~1_combout\ $end
$var wire 1 D" \ALT_INV_Mux5~0_combout\ $end
$var wire 1 E" \ALT_INV_Mux4~1_combout\ $end
$var wire 1 F" \ALT_INV_Mux4~0_combout\ $end
$var wire 1 G" \ALT_INV_Mux3~1_combout\ $end
$var wire 1 H" \ALT_INV_Mux3~0_combout\ $end
$var wire 1 I" \ALT_INV_Mux2~1_combout\ $end
$var wire 1 J" \ALT_INV_Mux1~0_combout\ $end
$var wire 1 K" \ALT_INV_Mux2~0_combout\ $end
$var wire 1 L" \ALT_INV_Mux10~0_combout\ $end
$var wire 1 M" \ALT_INV_Mux8~0_combout\ $end
$var wire 1 N" \ALT_INV_Add1~33_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0C
1D
xE
1F
1G
1H
1I
1J
1K
xn
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
1z
1{
1|
0}
0~
0!!
1"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
1/!
10!
01!
12!
03!
14!
05!
16!
07!
18!
09!
1:!
0;!
0<!
1=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
1J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
1k!
1l!
0m!
1n!
0o!
1p!
1q!
1r!
1s!
1t!
0u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
0~!
0!"
0""
0#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
00"
11"
12"
03"
04"
15"
16"
17"
18"
19"
1:"
0;"
0<"
1="
1>"
0?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
0I"
1J"
1K"
0L"
1M"
1N"
0!
0"
0#
0$
0%
1&
1'
0(
0)
0*
1+
0,
0-
0.
0/
00
11
12
03
14
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0L
0M
0N
0O
0P
1Q
1R
0S
0T
0U
0V
0W
0X
1Y
1Z
0[
0\
0]
1^
1_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
$end
#1000000
