<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › ddr2_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>ddr2_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ddr2_defs_h</span>
<span class="cp">#define __ddr2_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ddr2.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -outfile ddr2_defs.h ddr2.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope ddr2 */</span>

<span class="cm">/* Register rw_cfg, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">col_width</span>        <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_banks</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bw</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_ref</span>           <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ref_interval</span>     <span class="o">:</span> <span class="mi">11</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">odt_ctrl</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">odt_mem</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_strength</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">auto_imp_cal</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_cal_override</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dll_override</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>           <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_cfg 0</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_cfg 0</span>

<span class="cm">/* Register rw_timing, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wr</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rcd</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rp</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ras</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rfc</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rc</span>  <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rtp</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rtw</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wtr</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_timing</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_timing 4</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_timing 4</span>

<span class="cm">/* Register rw_latency, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cas</span>      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">additive</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_latency</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_latency 8</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_latency 8</span>

<span class="cm">/* Register rw_phy_cfg, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_phy_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_phy_cfg 12</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_phy_cfg 12</span>

<span class="cm">/* Register rw_phy_ctrl, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rst</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cal_rst</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cal_start</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">29</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_phy_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_phy_ctrl 16</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_phy_ctrl 16</span>

<span class="cm">/* Register rw_ctrl, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mrs_data</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span>      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_ctrl 20</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_ctrl 20</span>

<span class="cm">/* Register rw_pwr_down, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">self_ref</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">phy_en</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">29</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_pwr_down</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_pwr_down 24</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_pwr_down 24</span>

<span class="cm">/* Register r_stat, scope ddr2, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dll_lock</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dll_delay_code</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_cal_done</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_cal_fault</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cal_imp_pu</span>     <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cal_imp_pd</span>     <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_r_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_r_stat 28</span>

<span class="cm">/* Register rw_imp_ctrl, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_pu</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imp_pd</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_imp_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_imp_ctrl 32</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_imp_ctrl 32</span>

<span class="cp">#define STRIDE_ddr2_rw_dll_ctrl 4</span>
<span class="cm">/* Register rw_dll_ctrl, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk_delay</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_dll_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_dll_ctrl 36</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_dll_ctrl 36</span>

<span class="cp">#define STRIDE_ddr2_rw_dqs_dll_ctrl 4</span>
<span class="cm">/* Register rw_dqs_dll_ctrl, scope ddr2, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dqs90_delay</span>  <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dqs180_delay</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dqs270_delay</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dqs360_delay</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_ddr2_rw_dqs_dll_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_ddr2_rw_dqs_dll_ctrl 52</span>
<span class="cp">#define REG_WR_ADDR_ddr2_rw_dqs_dll_ctrl 52</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_ddr2_al0</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_al1</span>                            <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_ddr2_al2</span>                            <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_ddr2_al3</span>                            <span class="o">=</span> <span class="mh">0x00000018</span><span class="p">,</span>
  <span class="n">regk_ddr2_al4</span>                            <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_ddr2_auto</span>                           <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_ddr2_bank4</span>                          <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_bank8</span>                          <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_bl4</span>                            <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_ddr2_bl8</span>                            <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_ddr2_bt_il</span>                          <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_ddr2_bt_seq</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_bw16</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_bw32</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_cas2</span>                           <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_ddr2_cas3</span>                           <span class="o">=</span> <span class="mh">0x00000030</span><span class="p">,</span>
  <span class="n">regk_ddr2_cas4</span>                           <span class="o">=</span> <span class="mh">0x00000040</span><span class="p">,</span>
  <span class="n">regk_ddr2_cas5</span>                           <span class="o">=</span> <span class="mh">0x00000050</span><span class="p">,</span>
  <span class="n">regk_ddr2_deselect</span>                       <span class="o">=</span> <span class="mh">0x000000c0</span><span class="p">,</span>
  <span class="n">regk_ddr2_dic_weak</span>                       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_ddr2_direct</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_dis</span>                            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_dll_dis</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_dll_en</span>                         <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_dll_rst</span>                        <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">,</span>
  <span class="n">regk_ddr2_emrs</span>                           <span class="o">=</span> <span class="mh">0x00000081</span><span class="p">,</span>
  <span class="n">regk_ddr2_emrs2</span>                          <span class="o">=</span> <span class="mh">0x00000082</span><span class="p">,</span>
  <span class="n">regk_ddr2_emrs3</span>                          <span class="o">=</span> <span class="mh">0x00000083</span><span class="p">,</span>
  <span class="n">regk_ddr2_full</span>                           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_hi_ref_rate</span>                    <span class="o">=</span> <span class="mh">0x00000080</span><span class="p">,</span>
  <span class="n">regk_ddr2_mrs</span>                            <span class="o">=</span> <span class="mh">0x00000080</span><span class="p">,</span>
  <span class="n">regk_ddr2_no</span>                             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_nop</span>                            <span class="o">=</span> <span class="mh">0x000000b8</span><span class="p">,</span>
  <span class="n">regk_ddr2_ocd_adj</span>                        <span class="o">=</span> <span class="mh">0x00000200</span><span class="p">,</span>
  <span class="n">regk_ddr2_ocd_default</span>                    <span class="o">=</span> <span class="mh">0x00000380</span><span class="p">,</span>
  <span class="n">regk_ddr2_ocd_drive0</span>                     <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">,</span>
  <span class="n">regk_ddr2_ocd_drive1</span>                     <span class="o">=</span> <span class="mh">0x00000080</span><span class="p">,</span>
  <span class="n">regk_ddr2_ocd_exit</span>                       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_odt_dis</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_offs</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_pre</span>                            <span class="o">=</span> <span class="mh">0x00000090</span><span class="p">,</span>
  <span class="n">regk_ddr2_pre_all</span>                        <span class="o">=</span> <span class="mh">0x00000400</span><span class="p">,</span>
  <span class="n">regk_ddr2_pwr_down_fast</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_pwr_down_slow</span>                  <span class="o">=</span> <span class="mh">0x00001000</span><span class="p">,</span>
  <span class="n">regk_ddr2_ref</span>                            <span class="o">=</span> <span class="mh">0x00000088</span><span class="p">,</span>
  <span class="n">regk_ddr2_rtt150</span>                         <span class="o">=</span> <span class="mh">0x00000040</span><span class="p">,</span>
  <span class="n">regk_ddr2_rtt50</span>                          <span class="o">=</span> <span class="mh">0x00000044</span><span class="p">,</span>
  <span class="n">regk_ddr2_rtt75</span>                          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_cfg_default</span>                 <span class="o">=</span> <span class="mh">0x00186000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_dll_ctrl_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_dll_ctrl_size</span>               <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_dqs_dll_ctrl_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_dqs_dll_ctrl_size</span>           <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_latency_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_phy_cfg_default</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_pwr_down_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_rw_timing_default</span>              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_s1Gb</span>                           <span class="o">=</span> <span class="mh">0x0000001a</span><span class="p">,</span>
  <span class="n">regk_ddr2_s256Mb</span>                         <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_ddr2_s2Gb</span>                           <span class="o">=</span> <span class="mh">0x00000027</span><span class="p">,</span>
  <span class="n">regk_ddr2_s4Gb</span>                           <span class="o">=</span> <span class="mh">0x00000042</span><span class="p">,</span>
  <span class="n">regk_ddr2_s512Mb</span>                         <span class="o">=</span> <span class="mh">0x00000015</span><span class="p">,</span>
  <span class="n">regk_ddr2_temp0_85</span>                       <span class="o">=</span> <span class="mh">0x00000618</span><span class="p">,</span>
  <span class="n">regk_ddr2_temp85_95</span>                      <span class="o">=</span> <span class="mh">0x0000030c</span><span class="p">,</span>
  <span class="n">regk_ddr2_term150</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_ddr2_term50</span>                         <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_ddr2_term75</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_ddr2_test</span>                           <span class="o">=</span> <span class="mh">0x00000080</span><span class="p">,</span>
  <span class="n">regk_ddr2_weak</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_ddr2_wr2</span>                            <span class="o">=</span> <span class="mh">0x00000200</span><span class="p">,</span>
  <span class="n">regk_ddr2_wr3</span>                            <span class="o">=</span> <span class="mh">0x00000400</span><span class="p">,</span>
  <span class="n">regk_ddr2_yes</span>                            <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __ddr2_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
