Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 18:10:01 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   999 |
|    Minimum number of control sets                        |   910 |
|    Addition due to synthesis replication                 |    89 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3352 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   999 |
| >= 0 to < 4        |   197 |
| >= 4 to < 6        |   209 |
| >= 6 to < 8        |    90 |
| >= 8 to < 10       |   132 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    10 |
| >= 16              |   279 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4027 |         1228 |
| No           | No                    | Yes                    |             211 |           78 |
| No           | Yes                   | No                     |            2139 |          850 |
| Yes          | No                    | No                     |            4315 |         1021 |
| Yes          | No                    | Yes                    |               7 |            5 |
| Yes          | Yes                   | No                     |            5645 |         1675 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                 Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___30_n_0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
| ~design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_4[0]                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset31_out                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_0                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/E[0]                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___23_n_0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/E[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_2[0]                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                                              |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                         |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[tdata1]                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]_0                                                          |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ie_reg[MEIE]0                                                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                                           | design_1_i/mdm_2/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Use_Trigger.tdata1_all[0][dmode]1                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
| ~design_1_i/mdm_2/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___30_n_0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/E[0]                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_2[0]                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                                                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_4[0]                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___23_n_0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              4 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                    |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Use_Async_Reset.sync_reset_reg_2                                                                         |                4 |              4 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                     |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                          |                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                   | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                        | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              4 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                          |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                   | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                            | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                    | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mdm_2/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mdm_2/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                     |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_94_in                                                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                          | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                    |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                          | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                    |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_3[0]                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                            | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mcause][0]                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                            | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                             |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                  | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                            | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                             |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                          | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                    |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                             |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                     |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                                     | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                            | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                                     | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                          | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                    |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                          | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                    |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                             |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                             |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                                     | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                      | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                        |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/cnt_shifts[5]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                          |                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                             | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                             | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[4]                                                                                                             | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                             | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                    | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                    | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                    | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                             | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                             | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[4]                                                                                                             | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                             | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___77_n_0                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_1[0]                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                    | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_2/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                   | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                          | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                     | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_2/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                   | design_1_i/mdm_2/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_4[0]                                                                                          |                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_New_CacheInterface_for_AXI.Use_HW_Invalidate.mem_tag_addr_counter_reg[0]                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                   | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                     | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                 | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                        | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                         |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                 | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/E[0]                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                               |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                 | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                   | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                6 |              9 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/p_1_in[0]                                                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                   | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                   | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                                                        |                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                          |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                                                        |                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                             | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                   | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                              | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                                        |                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                     | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                     | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |             11 |         2.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                             | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             13 |         3.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             13 |         6.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                           |                6 |             14 |         2.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0     |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                 | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                  | design_1_i/ledtest_0/inst/ledtest_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_2[0]                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/mdm_2/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               12 |             18 |         1.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                4 |             19 |         4.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                           |               10 |             19 |         1.90 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               10 |             20 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               13 |             20 |         1.54 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                                                                        |                6 |             20 |         3.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               12 |             21 |         1.75 |
|  design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                                           | design_1_i/mdm_2/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                                                                                   |                5 |             21 |         4.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             22 |         3.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/valid_addr_strobe_q_reg[0]                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               13 |             23 |         1.77 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             23 |         1.77 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               14 |             23 |         1.64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                   |                                                                                                                                                                                                                 |                3 |             23 |         7.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                          |                                                                                                                                                                                                                 |               12 |             25 |         2.08 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |         1.92 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/E[0]                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                4 |             26 |         6.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_3[0]                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                7 |             26 |         3.71 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |               12 |             26 |         2.17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |               12 |             26 |         2.17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                                                            |                8 |             27 |         3.38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                             |                                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                      |                8 |             27 |         3.38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                7 |             27 |         3.86 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                      |                4 |             28 |         7.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                     |                8 |             28 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               12 |             28 |         2.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                8 |             28 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                8 |             28 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |               17 |             30 |         1.76 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             30 |         5.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                5 |             30 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                  |               15 |             30 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |               15 |             30 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                           |               14 |             30 |         2.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |               14 |             30 |         2.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/E[0]                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                5 |             31 |         6.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mepc][0]                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               15 |             31 |         2.07 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                              |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                                                                                                           |                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                                                                                                              |                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mcycleh][1]                                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                          | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                          | design_1_i/smartconnect_1/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][1]                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[29][0]                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][0]                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/E[0]                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mcycleh][0]                                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                               |                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[tdata2][0]                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[mtval][0]                                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                          | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Using_New_CacheInterface_for_AXI.write_data_done_reg                          |                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_start_div                                                                                                                                                                                             |                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                |                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                              |                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_start_div                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                 |               18 |             33 |         1.83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                6 |             33 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               11 |             33 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |               12 |             34 |         2.83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               19 |             34 |         1.79 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               10 |             35 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             35 |         4.38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             35 |         5.83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               15 |             35 |         2.33 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             35 |         5.83 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                  |                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                 |                6 |             38 |         6.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                 |                7 |             38 |         5.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                 |                6 |             38 |         6.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             38 |         4.22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                 |                7 |             38 |         5.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                               |                                                                                                                                                                                                                 |                5 |             38 |         7.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                 |                6 |             38 |         6.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                               |                                                                                                                                                                                                                 |                5 |             38 |         7.60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                               |                                                                                                                                                                                                                 |               10 |             38 |         3.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                8 |             39 |         4.88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                |                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               10 |             41 |         4.10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                 |                9 |             42 |         4.67 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                 |               15 |             42 |         2.80 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                 |                8 |             42 |         5.25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                        |                                                                                                                                                                                                                 |               12 |             42 |         3.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               14 |             42 |         3.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                 |               10 |             42 |         4.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             42 |         4.67 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             43 |         6.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                 |                7 |             43 |         6.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             43 |         3.91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               10 |             43 |         4.30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                 |               10 |             43 |         4.30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             43 |         3.58 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                8 |             43 |         5.38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               14 |             43 |         3.07 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                 |                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                               |                                                                                                                                                                                                                 |                8 |             44 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                 |                8 |             44 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                8 |             44 |         5.50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                     | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                9 |             44 |         4.89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             45 |         3.00 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                8 |             46 |         5.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                               |                                                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                              |                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             52 |         4.33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                        |                                                                                                                                                                                                                 |                9 |             59 |         6.56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               15 |             59 |         3.93 |
|  design_1_i/mdm_2/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               21 |             59 |         2.81 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               16 |             60 |         3.75 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                 |                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                 |               19 |             64 |         3.37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Write_DCache_decode_reg[0]                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               29 |             72 |         2.48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               23 |             81 |         3.52 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                    | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               15 |             83 |         5.53 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               15 |             83 |         5.53 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                    | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               16 |             89 |         5.56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                    | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               16 |             89 |         5.56 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               26 |             93 |         3.58 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               29 |             97 |         3.34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               26 |             98 |         3.77 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               34 |             98 |         2.88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/Serial_Dbg_Intf.register_write_cmd_reg                                                                                                                                |                                                                                                                                                                                                                 |               16 |            128 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                   |                                                                                                                                                                                                                 |               33 |            128 |         3.88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[134]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                 |               20 |            129 |         6.45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                                 |               35 |            129 |         3.69 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                         |               26 |            136 |         5.23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                 |               38 |            144 |         3.79 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               50 |            182 |         3.64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                 |               23 |            184 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                 |               24 |            192 |         8.00 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                        |               78 |            204 |         2.62 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK               |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |             1186 |           3941 |         3.32 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


