`timescale 1ns / 1ps
//****************************************Copyright (c)***********************************//
//åŸå­å“¥åœ¨çº¿æ•™å­¦å¹³å°ï¼šwww.yuanzige.com
//æŠ€æœ¯æ”¯æŒï¼šwww.openedv.com
//æ·˜å®åº—é“ºï¼šhttp://openedv.taobao.com
//å…³æ³¨å¾®ä¿¡å…¬ä¼—å¹³å°å¾®ä¿¡å·ï¼š"æ­£ç‚¹åŸå­"ï¼Œå…è´¹è·å–ZYNQ & FPGA & STM32 & LINUXèµ„æ–™ï¿/ç‰ˆæƒæ‰€æœ‰ï¼Œç›—ç‰ˆå¿…ç©¶ï¿/Copyright(C) æ­£ç‚¹åŸå­ 2018-2028
//All rights reserved
//----------------------------------------------------------------------------------------
// File name:           rotame_dispose
// Last modified Date:  2020/10/14 9:19:08
// Last Version:        V1.0
// Descriptions:        å›¾åƒæ—‹è½¬å‰å¤„ç†æ¨¡ï¿/                      
//----------------------------------------------------------------------------------------
// Created by:          æ­£ç‚¹åŸå­
// Created date:        2019/05/04 9:19:08
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module rotame_dispose(             
	input			cam_pclk,		
	input			rst_n,
	input  [7:0]	change_en,              //1ï¼šæ—‹ï¿ 2ï¼šæ—‹ï¿0 4ï¼šæ—‹ï¿0 8: ä¸æ—‹ï¿
	input  [9:0]    t_width,                //å®½åº¦
	input  [9:0]    t_high,	                //é«˜åº¦
	//å›¾åƒè¾“å…¥ä¿¡å·                          
    input			cmos_frame_vsync,       //è¾“å…¥åœºä¿¡ï¿   
	 input			cmos_frame_href,        //è¾“å…¥è¡Œä¿¡ï¿    
	 input			cmos_frame_valid,       //è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·
	input  [15:0]	cmos_frame_data,	    //è¾“å…¥æ•°æ®
	
	//å›¾åƒè¾“å‡ºä¿¡å·
    output 			frame_valid_out,        //è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·
	output [15:0]	frame_data_out		    //è¾“å‡ºæ•°æ®
    );

//reg define 
reg			cmos_frame_vsync_d0;			
reg         cmos_frame_href_d0;
reg			cmos_frame_vsync_d1;			
reg         cmos_frame_href_d1;
reg  [7:0]  change_en_d0; 
reg         rd_en_d0;
reg  [13:0] waddr;                 //ramå†™åœ°å€
reg  [13:0] raddr;                 //ramè¯»åœ°å€
reg  [15:0] frame_data_out;        //è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·
reg         frame_valid_out;       //è¾“å‡ºæ•°æ®  
reg         rd_en;	               //è¯»ä½¿èƒ½ä¿¡ï¿
//wire define 
wire		hs_nege;               //è¡Œä¿¡å·ä¸‹é™æ²¿
wire		vs_nege;               //åœºä¿¡å·ä¸‹é™æ²¿
wire        rd_en_nege;            //è¯»ä½¿èƒ½ä¿¡å·ä¸‹é™æ²¿
wire [15:0] ram_dout;              //ramè¾“å‡ºæ•°æ®

//*****************************************************
//**                    main code
//*****************************************************

//è¡Œä¿¡å·ä¸‹é™æ²¿
assign hs_nege = ~cmos_frame_href_d0 && cmos_frame_href_d1;	

//åœºä¿¡å·ä¸‹é™æ²¿
assign vs_nege = ~cmos_frame_vsync_d0 && cmos_frame_vsync_d1;

//è¯»ä½¿èƒ½ä¿¡å·ä¸‹é™æ²¿
assign rd_en_nege = ~rd_en && rd_en_d0;
	
//è¾“å…¥æ‰“æ‹	
always @(posedge cam_pclk or negedge rst_n) begin
    if(!rst_n) begin
        cmos_frame_vsync_d0 <= 1'b0;
        cmos_frame_href_d0  <= 1'b0;		
        cmos_frame_vsync_d1 <= 1'b0;
        cmos_frame_href_d1  <= 1'b0;				
		change_en_d0 <= 8'h00;
		rd_en_d0 <= 1'b0;
    end
    else begin
        cmos_frame_vsync_d0 <= cmos_frame_vsync;
        cmos_frame_href_d0  <= cmos_frame_href;		
        cmos_frame_vsync_d1 <= cmos_frame_vsync_d0;
        cmos_frame_href_d1  <= cmos_frame_href_d0; 		
		change_en_d0 <= change_en;	
		rd_en_d0 <= rd_en;		
    end
end	

//äº§ç”Ÿå†™åœ°å€		
always @(posedge cam_pclk or negedge rst_n) begin
    if(!rst_n) 
        waddr <= 14'b0;	
    else begin
		if(vs_nege)
			waddr[9:0] <= 10'b0;
		else if(cmos_frame_href)begin
			if(cmos_frame_valid)
				waddr[9:0] <= waddr[9:0] + 1;  //å­˜åŒä¸€è¡Œæ•°ï¿		
				else 
				waddr[9:0] <= waddr[9:0];
		end
        else begin
            waddr[9:0] <= 0;
        end	
           
        if(vs_nege)
			waddr[12:10] <= 3'b0;
		else if(hs_nege)begin
			if(waddr[12:10] == 3'd7)
				waddr[12:10] <= 0;
			else 
				waddr[12:10] <= waddr[12:10] + 1;  //åŒºåˆ†8è¡Œæ•°ï¿	
				end
        else begin
             waddr[12:10] <= waddr[12:10];
        end	
		
		if(vs_nege)
			waddr[13] <= 0;
		else if(hs_nege)begin
			if(waddr[12:10] == 3'd7)
				waddr[13] <= ~waddr[13];    //ä¹’ä¹“æ“ä½œ
			else 
				waddr[13] <= waddr[13];
		end
        else begin
            waddr[13] <= waddr[13];
        end	
    end
end		
	
//äº§ç”Ÿè¯»ä½¿èƒ½ä¿¡ï¿
always @(posedge cam_pclk or negedge rst_n) begin
    if(!rst_n) 
        rd_en <= 1'b0;	
    else begin		
		if(vs_nege)
			rd_en <= 0;   //ä¸€è¡Œè¯»å®Œæ‹‰ä½è¯»ä½¿èƒ½
		else if( (raddr[9:0] == t_width - 1) && change_en_d0 == 8'h46 )
			rd_en <= 0;		//å…«è¡Œè¯»å®Œæ‹‰ä½è¯»ä½¿ï¿		
			else if(change_en_d0 == 8'h43 && raddr[12:10] == 3'd0 && (raddr[9:0] == t_width - 1))
			rd_en <= 0;	    //å…«è¡Œè¯»å®Œæ‹‰ä½è¯»ä½¿ï¿
		else if(change_en_d0 == 8'h15 && raddr[12:10] == 3'd7 && (raddr[9:0] == 0))
			rd_en <= 0;		//ä¸€è¡Œè¯»å®Œæ‹‰ä½è¯»ä½¿èƒ½	 
        else if(change_en_d0 == 8'h44 && raddr[9:0] == 0)	
			rd_en <= 0;				 
		else if(hs_nege)
			if(change_en_d0 == 8'h43 || change_en_d0 == 8'h15)
				if(waddr[12:10] == 3'd7 ) //å†™æ»¡8è¡Œæ‹‰é«˜è¯»ä½¿èƒ½
					rd_en <= 1;
				else
				    rd_en <= rd_en;
			else
				rd_en <= 1;				  //å†™å®Œä¸€è¡Œæ‹‰é«˜è¯»ä½¿èƒ½		
        else 
            rd_en <= rd_en;       
    end
end		
			
//äº§ç”Ÿè¯»åœ°å€		
always @(posedge cam_pclk or negedge rst_n) begin
    if(!rst_n) 
        raddr <= 14'b0;	
    else begin
	    case(change_en_d0)
			8'h43 :	begin  //æ—‹è½¬90
						if(vs_nege)
							raddr[9:0] <= 10'b0;
						else if(rd_en)begin
							if(raddr[12:10] == 3'd0)
								raddr[9:0] <= raddr[9:0] + 1;     //å­˜åŒä¸€è¡Œæ•°ï¿						
								else                                  
							    raddr[9:0] <= raddr[9:0];         
						end                                       
						else begin                                
							raddr[9:0] <= 0;                      
						end	                                      
						                                          
						if(vs_nege)                               
							raddr[12:10] <= 7;                    
						else if(rd_en)begin                       
							raddr[12:10] <= raddr[12:10] - 1;     //æ¯æ¬¡è¯»æ¯è¡Œçš„åŒä¸€åˆ—æ•°ï¿					
							end                                       
						else begin                                
							raddr[12:10] <= 7;                    
						end	                                      
						                                          
						if(vs_nege)                               
		                	raddr[13] <= 1;                       
		                else if(hs_nege)begin                     
		                	if(waddr[12:10] == 3'd7)              
		                		raddr[13] <= ~raddr[13];           //ä¹’ä¹“æ“ä½œ
		                	else                                  
		                		raddr[13] <= raddr[13];           
		                end
                        else begin
                            raddr[13] <= raddr[13];
                        end	
						
			end
			8'h44 :	begin //æ—‹è½¬180
						if(vs_nege)
							raddr[9:0] <= t_width - 1;
						else if(rd_en)begin
							raddr[9:0] <= raddr[9:0] - 1;         //å€’è¯»ä¸€è¡Œæ•°ï¿					
							end
						else begin
							raddr[9:0] <= t_width - 1;
						end	
						
						if(vs_nege)
							raddr[13:10] <= 4'b0;
						else if(rd_en_nege)begin
							if(raddr[13:10] == 4'd15)
								raddr[13:10] <= 0;
							else 
								raddr[13:10] <= raddr[13:10] + 1;  //åŒºåˆ†8ï¿					
								end
						else begin
							raddr[13:10] <= raddr[13:10];
						end	
						
			end							
            8'h15 :	begin  //æ—‹è½¬270
						if(vs_nege)
							raddr[9:0] <= t_width - 1;
						else if(rd_en)begin
							if(raddr[12:10] == 3'd7)
								raddr[9:0] <= raddr[9:0] - 1;      //å­˜åŒä¸€è¡Œæ•°ï¿						
								else                                   
							    raddr[9:0] <= raddr[9:0];          
						end                                        
						else begin                                 
							raddr[9:0] <= t_width - 1;                       
						end	                                       
						                                                                                                              
						if(vs_nege)                                
							raddr[12:10] <= 0;                     
						else if(rd_en)begin                        
							raddr[12:10] <= raddr[12:10] + 1;      //æ¯æ¬¡è¯»æ¯è¡Œçš„åŒä¸€åˆ—æ•°ï¿					
							end                                        
						else begin                                 
							raddr[12:10] <= 0;                     
						end							               
						                                           
						                                           
						if(vs_nege)                                
		                	raddr[13] <= 1;                        
		                else if(hs_nege)begin                      
		                	if(waddr[12:10] == 3'd7)               
		                		raddr[13] <= ~raddr[13];            //ä¹’ä¹“æ“ä½œ
		                	else                                   
		                		raddr[13] <= raddr[13];            
		                end                                        
                        else begin                                 
                            raddr[13] <= raddr[13];                
                        end											 	
			end                                                    
			8'h46 :	begin //åŸå›¾                                   
						if(vs_nege)                                
							raddr[9:0] <= 10'b0;                   
						else if(rd_en)begin
							raddr[9:0] <= raddr[9:0] + 1;          //è¯»åŒä¸€è¡Œæ•°ï¿					
							end
						else begin
							raddr[9:0] <= 0;
						end	
						
						if(vs_nege)
							raddr[13:10] <= 4'b0;
						else if(rd_en_nege)begin
							if(raddr[13:10] == 4'd15)
								raddr[13:10] <= 0;
							else 
								raddr[13:10] <= raddr[13:10] + 1;  //åŒºåˆ†8ï¿					
								end
						else begin
							raddr[13:10] <= raddr[13:10];
						end	
            end   						
			default :;
		endcase	
    end
end

//äº§ç”Ÿè¾“å‡ºä¿¡å·
always @(posedge cam_pclk or negedge rst_n) begin
    if(!rst_n) begin
        frame_data_out <= 10'b0;
        frame_valid_out  <= 10'b0;
    end
    else begin
        frame_data_out <= ram_dout;
        frame_valid_out  <= rd_en_d0;	    
    end
end		
	
	
ram_16384x16 u_ram_16384x16 (
  .clka(cam_pclk), 
  .wea(cmos_frame_valid), 
  .addra(waddr), 
  .dina(cmos_frame_data), 
  .clkb(cam_pclk), 
  .addrb(raddr), 
  .doutb(ram_dout) 
);	
	
endmodule
