#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 16 13:20:57 2022
# Process ID: 12640
# Current directory: C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.runs/synth_1/toplevel.vds
# Journal file: C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 306.313 ; gain = 98.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:43]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:34' bound to instance 'FA0' of component 'fullAdder' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:79]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (1#1) [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:42]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:34' bound to instance 'FA1' of component 'fullAdder' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:86]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:34' bound to instance 'FA2' of component 'fullAdder' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:93]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/fullAdder.vhd:34' bound to instance 'FA3' of component 'fullAdder' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:100]
INFO: [Synth 8-3491] module 'Fuller_Hayden_Studio2' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/Studio2/Studio2.srcs/sources_1/new/Fuller_Hayden_Studio2.vhd:34' bound to instance 'DD1' of component 'Fuller_Hayden_Studio2' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Fuller_Hayden_Studio2' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/Studio2/Studio2.srcs/sources_1/new/Fuller_Hayden_Studio2.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/Studio2/Studio2.srcs/sources_1/new/Fuller_Hayden_Studio2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Fuller_Hayden_Studio2' (2#1) [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/Studio2/Studio2.srcs/sources_1/new/Fuller_Hayden_Studio2.vhd:42]
INFO: [Synth 8-3491] module 'Fuller_Hayden_Studio2' declared at 'C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/Studio2/Studio2.srcs/sources_1/new/Fuller_Hayden_Studio2.vhd:34' bound to instance 'DD2' of component 'Fuller_Hayden_Studio2' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:129]
INFO: [Synth 8-3491] module 'LEDdisplay' declared at 'C:/Users/Hayden/Downloads/LEDdisplay.vhd:67' bound to instance 'LEDd' of component 'LEDdisplay' [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:151]
INFO: [Synth 8-638] synthesizing module 'LEDdisplay' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:75]
INFO: [Synth 8-3491] module 'Mux4by7' declared at 'C:/Users/Hayden/Downloads/LEDdisplay.vhd:7' bound to instance 'dispMUX00' of component 'Mux4by7' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Mux4by7' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:21]
INFO: [Synth 8-113] binding component instance 'dispMUX00' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:26]
INFO: [Synth 8-113] binding component instance 'dispMUX01' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:27]
INFO: [Synth 8-113] binding component instance 'dispMUX02' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:28]
INFO: [Synth 8-113] binding component instance 'dispMUX10' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:30]
INFO: [Synth 8-113] binding component instance 'dispMUX11' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:31]
INFO: [Synth 8-113] binding component instance 'dispMUX12' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:32]
INFO: [Synth 8-113] binding component instance 'dispMUX20' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:34]
INFO: [Synth 8-113] binding component instance 'dispMUX21' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:35]
INFO: [Synth 8-113] binding component instance 'dispMUX22' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:36]
INFO: [Synth 8-113] binding component instance 'dispMUX30' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:38]
INFO: [Synth 8-113] binding component instance 'dispMUX31' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:39]
INFO: [Synth 8-113] binding component instance 'dispMUX32' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:40]
INFO: [Synth 8-113] binding component instance 'dispMUX40' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:42]
INFO: [Synth 8-113] binding component instance 'dispMUX41' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:43]
INFO: [Synth 8-113] binding component instance 'dispMUX42' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:44]
INFO: [Synth 8-113] binding component instance 'dispMUX50' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:46]
INFO: [Synth 8-113] binding component instance 'dispMUX51' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:47]
INFO: [Synth 8-113] binding component instance 'dispMUX52' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:48]
INFO: [Synth 8-113] binding component instance 'dispMUX60' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:50]
INFO: [Synth 8-113] binding component instance 'dispMUX61' to cell 'MUXF5' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:51]
INFO: [Synth 8-113] binding component instance 'dispMUX62' to cell 'MUXF6' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux4by7' (3#1) [C:/Users/Hayden/Downloads/LEDdisplay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'LEDdisplay' (4#1) [C:/Users/Hayden/Downloads/LEDdisplay.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (5#1) [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/sources_1/new/toplevel.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 343.770 ; gain = 136.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 343.770 ; gain = 136.355
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/constrs_1/new/4bitFullAdder.xdc]
Finished Parsing XDC File [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/constrs_1/new/4bitFullAdder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hayden/Desktop/ExportBack/CoCO_Studios/studio3/studio3.srcs/constrs_1/new/4bitFullAdder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  MUXF5 => LUT3: 14 instances
  MUXF6 => LUT3: 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 629.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'LEDdisplay'
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'LEDdisplay'
WARNING: [Synth 8-327] inferring latch for variable 'control_reg' [C:/Users/Hayden/Downloads/LEDdisplay.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Fuller_Hayden_Studio2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module LEDdisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design toplevel has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port leds[5] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LEDd/an_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/an_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/an_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/an_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/control_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/control_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (LEDd/Counter_Signal_reg[15]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 422.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LEDd/Counter_Signal_reg[15]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     9|
|5     |LUT3   |     2|
|6     |LUT5   |     4|
|7     |LUT6   |     7|
|8     |MUXF5  |     4|
|9     |FDRE   |    17|
|10    |IBUF   |    10|
|11    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |    94|
|2     |  LEDd        |LEDdisplay |    62|
|3     |    dispMUX00 |Mux4by7    |    17|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 629.902 ; gain = 115.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 629.902 ; gain = 422.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  MUXF5 => LUT3: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 629.902 ; gain = 406.293
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 629.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 16 13:21:15 2022...
