Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,153
design__inferred_latch__count,0
design__instance__count,26099
design__instance__area,608764
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,244
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,93
design__max_cap_violation__count__corner:nom_tt_025C_3v30,109
power__internal__total,0.03240099549293518
power__switching__total,0.011297392658889294
power__leakage__total,0.0000025499407456663903
power__total,0.0437009371817112
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.7547602756417394
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7548337724080483
timing__hold__ws__corner:nom_tt_025C_3v30,0.564843299232092
timing__setup__ws__corner:nom_tt_025C_3v30,1.9371100827238301
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.564843
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.937110
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8949
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,93
design__max_cap_violation__count__corner:nom_ss_125C_3v00,109
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.224738567450325
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.2286709775147635
timing__hold__ws__corner:nom_ss_125C_3v00,1.4281243258864382
timing__setup__ws__corner:nom_ss_125C_3v00,-35.73531260939166
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-16901.184176790142
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-35.73531260939166
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.428124
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,985
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-35.735313
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,970
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,13
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,93
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,109
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5529988845588956
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5533799131117232
timing__hold__ws__corner:nom_ff_n40C_3v60,0.19761637330317672
timing__setup__ws__corner:nom_ff_n40C_3v60,5.1969416907520305
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.197616
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.282639
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,11048
design__max_fanout_violation__count,93
design__max_cap_violation__count,130
clock__skew__worst_hold,-0.5457491280030562
clock__skew__worst_setup,0.5457653372596741
timing__hold__ws,0.19553936800996624
timing__setup__ws,-38.34067039042881
timing__hold__tns,0.0
timing__setup__tns,-19035.322649804893
timing__hold__wns,0
timing__setup__wns,-38.34067039042881
timing__hold_vio__count,0
timing__hold_r2r__ws,0.195539
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2973
timing__setup_r2r__ws,-38.340672
timing__setup_r2r_vio__count,2928
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.96 733.04
design__io,45
design__die__area,792792
design__core__area,779867
design__instance__count__stdcell,26099
design__instance__area__stdcell,608764
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.7806
design__instance__utilization__stdcell,0.7806
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,149
design__instance__count__class:inverter,1159
design__instance__count__class:sequential_cell,3026
design__instance__count__class:multi_input_combinational_cell,13948
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,968246
design__violations,0
design__instance__count__class:timing_repair_buffer,1451
design__instance__count__class:clock_buffer,568
design__instance__count__class:clock_inverter,331
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
route__net,20235
route__net__special,2
route__drc_errors__iter:1,7596
route__wirelength__iter:1,1173705
route__drc_errors__iter:2,2568
route__wirelength__iter:2,1165677
route__drc_errors__iter:3,2233
route__wirelength__iter:3,1161242
route__drc_errors__iter:4,72
route__wirelength__iter:4,1159441
route__drc_errors__iter:5,0
route__wirelength__iter:5,1159338
route__drc_errors,0
route__wirelength,1159338
route__vias,149076
route__vias__singlecut,149076
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1533.53
design__instance__count__class:fill_cell,18606
timing__unannotated_net__count__corner:nom_tt_025C_3v30,429
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,429
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,429
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,145
design__max_fanout_violation__count__corner:min_tt_025C_3v30,93
design__max_cap_violation__count__corner:min_tt_025C_3v30,89
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.743075622066305
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.743077842512417
timing__hold__ws__corner:min_tt_025C_3v30,0.5675011732282145
timing__setup__ws__corner:min_tt_025C_3v30,2.896923671831831
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.567501
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.067971
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,429
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,7395
design__max_fanout_violation__count__corner:min_ss_125C_3v00,93
design__max_cap_violation__count__corner:min_ss_125C_3v00,90
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.202448841199134
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.2024515057344687
timing__hold__ws__corner:min_ss_125C_3v00,1.4328911795997845
timing__setup__ws__corner:min_ss_125C_3v00,-33.57676187680543
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-15384.730866943208
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-33.57676187680543
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.432891
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,818
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-33.576763
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,805
timing__unannotated_net__count__corner:min_ss_125C_3v00,429
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,13
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,93
design__max_cap_violation__count__corner:min_ff_n40C_3v60,89
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5457491280030562
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5457653372596741
timing__hold__ws__corner:min_ff_n40C_3v60,0.1993996135757631
timing__setup__ws__corner:min_ff_n40C_3v60,5.297558097694966
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.199400
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.506902
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,429
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,419
design__max_fanout_violation__count__corner:max_tt_025C_3v30,93
design__max_cap_violation__count__corner:max_tt_025C_3v30,129
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.7726208780332265
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7754255235173554
timing__hold__ws__corner:max_tt_025C_3v30,0.5617084734111015
timing__setup__ws__corner:max_tt_025C_3v30,0.5879599196154098
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.561708
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,0.587960
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,429
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,11048
design__max_fanout_violation__count__corner:max_ss_125C_3v00,93
design__max_cap_violation__count__corner:max_ss_125C_3v00,130
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.2612342638371818
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.2705632461323437
timing__hold__ws__corner:max_ss_125C_3v00,1.4233921111324397
timing__setup__ws__corner:max_ss_125C_3v00,-38.34067039042881
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-19035.322649804893
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-38.34067039042881
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.423392
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,1170
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-38.340672
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,1153
timing__unannotated_net__count__corner:max_ss_125C_3v00,429
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,15
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,93
design__max_cap_violation__count__corner:max_ff_n40C_3v60,129
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5630853720451829
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5636498094468658
timing__hold__ws__corner:max_ff_n40C_3v60,0.19553936800996624
timing__setup__ws__corner:max_ff_n40C_3v60,5.075554342698546
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.195539
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.014668
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,429
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,429
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29964
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000362663
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000301781
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000836389
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000301781
design_powergrid__voltage__worst,0.000301781
design_powergrid__voltage__worst__net:VPWR,3.29964
design_powergrid__drop__worst,0.000362663
design_powergrid__drop__worst__net:VPWR,0.000362663
design_powergrid__voltage__worst__net:VGND,0.000301781
design_powergrid__drop__worst__net:VGND,0.000301781
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000086399999999999999478368650773774106710334308445453643798828125
ir__drop__worst,0.0003629999999999999871734546186274883439182303845882415771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
