TimeQuest Timing Analyzer report for uart_test
Tue Mar 30 00:12:33 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 42. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; uart_test                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 77.17 MHz ; 77.17 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 27.041 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.350 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.819  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.707 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.041 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.478     ; 12.479     ;
; 27.043 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.446     ; 12.509     ;
; 27.043 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.446     ; 12.509     ;
; 27.043 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[10]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.446     ; 12.509     ;
; 27.043 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.446     ; 12.509     ;
; 27.043 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.446     ; 12.509     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[2]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[4]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[7]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[14]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.050 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[15]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.444     ; 12.504     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[8]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[11]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[12]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[13]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[14]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.096 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[15]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.472     ; 12.430     ;
; 27.557 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[0]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.981     ;
; 27.557 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[1]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.981     ;
; 27.557 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[3]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.981     ;
; 27.557 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[5]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.981     ;
; 27.557 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[13]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.981     ;
; 28.113 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_SHOW_LED_RED   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.425     ;
; 28.140 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_LISTEN_PC      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.466     ; 11.392     ;
; 28.141 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_SEND_TEST_CHAR ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.460     ; 11.397     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.282 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.609     ;
; 28.284 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.639     ;
; 28.284 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.639     ;
; 28.284 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[10]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.639     ;
; 28.284 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.639     ;
; 28.284 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.639     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.288 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 11.603     ;
; 28.290 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.633     ;
; 28.290 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.633     ;
; 28.290 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[10]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.633     ;
; 28.290 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.633     ;
; 28.290 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.633     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[15]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[14]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[2]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[4]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.291 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[7]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.634     ;
; 28.297 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[15]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.628     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.350 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[9]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.013      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[6]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.018      ;
; 0.358 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[5]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.021      ;
; 0.367 ; fifo:U_Controller|uart_wdata_o[2]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.043      ;
; 0.367 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.043      ;
; 0.368 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.044      ;
; 0.373 ; fifo:U_Controller|uart_wdata_o[3]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.049      ;
; 0.374 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[4]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.037      ;
; 0.374 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[8]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.037      ;
; 0.374 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[10]                                              ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.037      ;
; 0.393 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[3]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.056      ;
; 0.394 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[7]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.441      ; 1.057      ;
; 0.403 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|lsr5r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|lsr6r                                                                              ; uart_regs:U_Driver|lsr6r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                              ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fifo:U_Controller|led_3                                                                               ; fifo:U_Controller|led_3                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:U_Controller|led_1                                                                               ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                        ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|lsr2r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|lsr3r                                                                              ; uart_regs:U_Driver|lsr3r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|lsr4r                                                                              ; uart_regs:U_Driver|lsr4r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|lsr7r                                                                              ; uart_regs:U_Driver|lsr7r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|rf_pop                                                                             ; uart_regs:U_Driver|rf_pop                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|msr[0]                                                                             ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                               ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_IDLE                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[1]                                                                     ; fifo:U_Controller|uart_wdata_o[1]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; fifo:U_Controller|uart_wdata_o[6]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; fifo:U_Controller|uart_wdata_o[4]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[0]                                                                     ; fifo:U_Controller|uart_wdata_o[0]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_addr_o[1]                                                                      ; fifo:U_Controller|uart_addr_o[1]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_re_o                                                                           ; fifo:U_Controller|uart_re_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[7]                                                                     ; fifo:U_Controller|uart_wdata_o[7]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_wdata_o[5]                                                                     ; fifo:U_Controller|uart_wdata_o[5]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_addr_o[2]                                                                      ; fifo:U_Controller|uart_addr_o[2]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fifo:U_Controller|uart_we_o                                                                           ; fifo:U_Controller|uart_we_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msi_reset                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.674      ;
; 0.428 ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.694      ;
; 0.431 ; fifo:U_Controller|data_input[10]                                                                      ; fifo:U_Controller|input_red[10]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[5]                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.433 ; fifo:U_Controller|data_input[9]                                                                       ; fifo:U_Controller|input_red[9]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.699      ;
; 0.444 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.709      ;
; 0.446 ; uart_regs:U_Driver|thre_int_pnd                                                                       ; uart_regs:U_Driver|iir[1]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; fifo:U_Controller|state.ST_CHECK_LSR                                                                  ; fifo:U_Controller|state.ST_CMD_DECODE                                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.715      ;
; 0.451 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|thre_int_d                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|rls_int_d                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.718      ;
; 0.458 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                           ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.724      ;
; 0.466 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[5]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_DL_MSB                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.732      ;
; 0.468 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.733      ;
; 0.486 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.751      ;
; 0.553 ; fifo:U_Controller|data_input[12]                                                                      ; fifo:U_Controller|input_red[12]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; fifo:U_Controller|data_input[11]                                                                      ; fifo:U_Controller|input_red[11]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; fifo:U_Controller|data_input[8]                                                                       ; fifo:U_Controller|input_red[8]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.560 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|input_red[7]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.826      ;
; 0.560 ; uart_regs:U_Driver|lsr_mask_d                                                                         ; uart_regs:U_Driver|rls_int_pnd                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.825      ;
; 0.563 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|data_input[15]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.829      ;
; 0.584 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[2]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[1]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.850      ;
; 0.585 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[3]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.851      ;
; 0.588 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.853      ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|dl[8]                                                                        ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|fcr[0]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|fcr[1]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ier[0]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ier[1]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ier[2]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ier[3]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[0]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[1]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[2]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[3]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[7]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lsr0_d                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lsr0r                                                                        ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|rf_pop                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|rx_reset                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|scratch[0]                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|scratch[1]                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|scratch[2]                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|scratch[3]                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ti_int_d                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|ti_int_pnd                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|tx_reset                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[0]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[1]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[2]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[3]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[4]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[5]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[6]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                               ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_push_q                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                        ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                               ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[0]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[1]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[2]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[3]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rshift[5]                                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                          ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                           ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                           ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                           ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                           ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                           ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~0                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~1                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~2                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~4                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~5                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~6                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~7                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~8                ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                             ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_t[0]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|counter_t[1]                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.999 ; 6.404 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 5.999 ; 6.404 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 6.129 ; 6.750 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.427 ; -4.840 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -4.427 ; -4.840 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -5.229 ; -5.844 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.692  ; 5.799  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 5.692  ; 5.799  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 4.880  ; 4.832  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 6.730  ; 6.836  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 5.150  ; 5.158  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 4.854  ; 4.834  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 4.988  ; 4.986  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 6.025  ; 5.858  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 4.803  ; 4.735  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 4.897  ; 4.909  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 4.734  ; 4.751  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 4.617  ; 4.587  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 5.036  ; 5.044  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 5.956  ; 6.024  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 5.659  ; 5.597  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 5.091  ; 5.109  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 5.033  ; 5.032  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 5.235  ; 5.245  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 5.401  ; 5.408  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 6.730  ; 6.836  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 12.084 ; 11.826 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.246 ; 4.199 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 5.022 ; 5.126 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 4.246 ; 4.199 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 3.992 ; 3.961 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 4.504 ; 4.511 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 4.218 ; 4.198 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 4.347 ; 4.344 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 5.342 ; 5.180 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 4.170 ; 4.102 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 4.260 ; 4.270 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 4.104 ; 4.119 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 3.992 ; 3.961 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 4.392 ; 4.399 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 5.331 ; 5.398 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 4.991 ; 4.930 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 4.446 ; 4.462 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 4.392 ; 4.388 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 4.585 ; 4.592 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 4.744 ; 4.749 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 6.073 ; 6.177 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 9.748 ; 9.517 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 84.35 MHz ; 84.35 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 28.144 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.349 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.799  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.144 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.431     ; 11.424     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[2]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[4]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[7]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[14]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[15]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.397     ; 11.411     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[6]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[7]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[8]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[9]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[10]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[11]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[12]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[13]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[14]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[15]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 11.382     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.399     ; 11.408     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.399     ; 11.408     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[10]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.399     ; 11.408     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.399     ; 11.408     ;
; 28.192 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.399     ; 11.408     ;
; 28.635 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[0]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.951     ;
; 28.635 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[1]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.951     ;
; 28.635 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[3]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.951     ;
; 28.635 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[5]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.951     ;
; 28.635 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[13]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.951     ;
; 29.137 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_LISTEN_PC      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 10.442     ;
; 29.183 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_SHOW_LED_RED   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.403     ;
; 29.199 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|state.ST_SEND_TEST_CHAR ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.413     ; 10.387     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.283 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.618     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[28]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[16]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[17]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[18]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[19]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[20]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[21]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[22]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[23]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[24]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[25]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[26]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[27]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[31]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[29]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.286 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[30]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 10.615     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[15]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[14]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[2]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[4]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[6]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.330 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[7]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 10.605     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[12]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 10.602     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[11]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 10.602     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[10]          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 10.602     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[9]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 10.602     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[8]           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 10.602     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[0]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[1]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[2]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[3]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[4]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
; 29.331 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[5]            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.576     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.349 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[9]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.943      ;
; 0.353 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[6]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.947      ;
; 0.354 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|lsr5r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|lsr6r                                                                              ; uart_regs:U_Driver|lsr6r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|msr[0]                                                                             ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                              ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; fifo:U_Controller|led_3                                                                               ; fifo:U_Controller|led_3                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|led_1                                                                               ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[1]                                                                     ; fifo:U_Controller|uart_wdata_o[1]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; fifo:U_Controller|uart_wdata_o[6]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; fifo:U_Controller|uart_wdata_o[4]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[0]                                                                     ; fifo:U_Controller|uart_wdata_o[0]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_addr_o[1]                                                                      ; fifo:U_Controller|uart_addr_o[1]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_re_o                                                                           ; fifo:U_Controller|uart_re_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[7]                                                                     ; fifo:U_Controller|uart_wdata_o[7]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_wdata_o[5]                                                                     ; fifo:U_Controller|uart_wdata_o[5]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_addr_o[2]                                                                      ; fifo:U_Controller|uart_addr_o[2]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|uart_we_o                                                                           ; fifo:U_Controller|uart_we_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                        ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|lsr2r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|lsr3r                                                                              ; uart_regs:U_Driver|lsr3r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|lsr4r                                                                              ; uart_regs:U_Driver|lsr4r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|lsr7r                                                                              ; uart_regs:U_Driver|lsr7r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|rf_pop                                                                             ; uart_regs:U_Driver|rf_pop                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[5]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.950      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                               ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_IDLE                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msi_reset                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 0.370 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.979      ;
; 0.371 ; fifo:U_Controller|uart_wdata_o[2]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.980      ;
; 0.374 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.983      ;
; 0.375 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[4]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.969      ;
; 0.375 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[8]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.969      ;
; 0.376 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[10]                                              ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.970      ;
; 0.378 ; fifo:U_Controller|uart_wdata_o[3]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.987      ;
; 0.388 ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[7]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.983      ;
; 0.393 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[3]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.987      ;
; 0.396 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.638      ;
; 0.399 ; fifo:U_Controller|data_input[10]                                                                      ; fifo:U_Controller|input_red[10]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[5]                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; fifo:U_Controller|data_input[9]                                                                       ; fifo:U_Controller|input_red[9]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.643      ;
; 0.409 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|thre_int_d                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.651      ;
; 0.414 ; uart_regs:U_Driver|thre_int_pnd                                                                       ; uart_regs:U_Driver|iir[1]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.656      ;
; 0.414 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                           ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; fifo:U_Controller|state.ST_CHECK_LSR                                                                  ; fifo:U_Controller|state.ST_CMD_DECODE                                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.656      ;
; 0.417 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|rls_int_d                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.659      ;
; 0.423 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_DL_MSB                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.664      ;
; 0.424 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.665      ;
; 0.430 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[5]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.672      ;
; 0.436 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.679      ;
; 0.508 ; fifo:U_Controller|data_input[12]                                                                      ; fifo:U_Controller|input_red[12]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; fifo:U_Controller|data_input[8]                                                                       ; fifo:U_Controller|input_red[8]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; fifo:U_Controller|data_input[11]                                                                      ; fifo:U_Controller|input_red[11]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.513 ; uart_regs:U_Driver|lsr_mask_d                                                                         ; uart_regs:U_Driver|rls_int_pnd                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.754      ;
; 0.514 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|input_red[7]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.756      ;
; 0.516 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|data_input[15]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.758      ;
; 0.536 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[2]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[1]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.778      ;
; 0.537 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[3]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.779      ;
; 0.543 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.784      ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|parity_xor                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[0]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[1]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[2]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[3]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[4]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[5]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[6]                                          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[16]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[17]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[18]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[19]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[20]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[21]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[22]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[23]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[24]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[25]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[26]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[27]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[28]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[29]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[30]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[31]                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[2]                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[3]                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[4]                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[6]                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[2]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[3]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[4]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[2]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~0                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~1                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~2                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~3                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~4                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~5                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~6                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~7                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~8                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[0]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[10]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[11]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[12]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[13]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[14]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[15]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[1]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[2]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[3]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[4]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[5]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[6]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[7]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[8]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[9]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[0]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[1]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[2]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[3]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[4]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[5]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[6]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|block_cnt[7]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|fcr[0]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|fcr[1]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[0]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[1]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[2]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[3]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[4]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[5]                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[6]                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.297 ; 5.536 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 5.297 ; 5.536 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 5.415 ; 5.875 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.881 ; -4.147 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -3.881 ; -4.147 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -4.617 ; -5.071 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.161  ; 5.356  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 5.161  ; 5.356  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 4.495  ; 4.402  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 6.140  ; 6.138  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 4.748  ; 4.701  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 4.475  ; 4.392  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 4.588  ; 4.550  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 5.563  ; 5.321  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 4.418  ; 4.319  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 4.510  ; 4.455  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 4.356  ; 4.329  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 4.258  ; 4.178  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 4.628  ; 4.595  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 5.415  ; 5.411  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 5.243  ; 5.087  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 4.682  ; 4.653  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 4.641  ; 4.579  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 4.827  ; 4.764  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 4.988  ; 4.925  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 6.140  ; 6.138  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 11.209 ; 10.791 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 3.913 ; 3.823 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 4.550 ; 4.737 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 3.913 ; 3.823 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 3.684 ; 3.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 4.156 ; 4.109 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 3.891 ; 3.811 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 3.999 ; 3.962 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 4.935 ; 4.702 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 3.836 ; 3.740 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 3.925 ; 3.871 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 3.778 ; 3.751 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 3.684 ; 3.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 4.038 ; 4.004 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 4.841 ; 4.839 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 4.628 ; 4.477 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 4.090 ; 4.062 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 4.051 ; 3.991 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 4.229 ; 4.168 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 4.384 ; 4.323 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 5.536 ; 5.537 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 9.090 ; 8.648 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 33.762 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.144 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.400  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.752 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[28]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[16]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[17]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[18]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[19]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[20]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[21]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[22]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[24]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[25]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[26]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[27]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[31]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[29]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.762 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[30]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.265     ; 5.960      ;
; 33.795 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 5.958      ;
; 33.795 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 5.958      ;
; 33.795 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 5.958      ;
; 33.795 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 5.958      ;
; 33.795 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 5.958      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.799 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 5.956      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[0]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[1]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[2]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[3]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[4]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[5]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[6]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[7]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[8]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[9]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[10]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[11]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[12]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[13]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[14]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 33.802 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|r_counter[15]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.260     ; 5.925      ;
; 34.036 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 5.704      ;
; 34.036 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 5.704      ;
; 34.036 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 5.704      ;
; 34.036 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 5.704      ;
; 34.036 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:U_Controller|data_input[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 5.704      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[28]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[16]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[17]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[18]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[19]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[20]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[21]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[22]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[24]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[25]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[26]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[27]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[31]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[29]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.139 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[30]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.781      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[28]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[16]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[17]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[18]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[19]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[20]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[21]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[22]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[24]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[25]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[26]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[27]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[31]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[29]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.143 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|r_counter[30]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 5.777      ;
; 34.172 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.779      ;
; 34.172 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.779      ;
; 34.172 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.779      ;
; 34.172 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.779      ;
; 34.172 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.779      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|data_input[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.777      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.775      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.775      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.775      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.775      ;
; 34.176 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                 ; fifo:U_Controller|data_input[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 5.775      ;
; 34.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[0]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.746      ;
; 34.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[1]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.746      ;
; 34.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[2]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.746      ;
; 34.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                 ; fifo:U_Controller|r_counter[3]   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.746      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.144 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.486      ;
; 0.144 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[9]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.472      ;
; 0.146 ; fifo:U_Controller|uart_wdata_o[2]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.488      ;
; 0.147 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[6]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.490      ;
; 0.150 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[5]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.478      ;
; 0.152 ; fifo:U_Controller|uart_wdata_o[3]                                                                     ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.494      ;
; 0.153 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[4]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[8]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[10]                                              ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.159 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[3]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.487      ;
; 0.164 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[7]                                               ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.492      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_xor                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[6]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[7]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[1]                                                                     ; fifo:U_Controller|uart_wdata_o[1]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[6]                                                                     ; fifo:U_Controller|uart_wdata_o[6]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[4]                                                                     ; fifo:U_Controller|uart_wdata_o[4]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[0]                                                                     ; fifo:U_Controller|uart_wdata_o[0]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_addr_o[1]                                                                      ; fifo:U_Controller|uart_addr_o[1]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_re_o                                                                           ; fifo:U_Controller|uart_re_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[7]                                                                     ; fifo:U_Controller|uart_wdata_o[7]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_wdata_o[5]                                                                     ; fifo:U_Controller|uart_wdata_o[5]                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_addr_o[2]                                                                      ; fifo:U_Controller|uart_addr_o[2]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fifo:U_Controller|uart_we_o                                                                           ; fifo:U_Controller|uart_we_o                                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|lsr2r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr3r                                                                              ; uart_regs:U_Driver|lsr3r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr4r                                                                              ; uart_regs:U_Driver|lsr4r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr7r                                                                              ; uart_regs:U_Driver|lsr7r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|lsr5r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|lsr6r                                                                              ; uart_regs:U_Driver|lsr6r                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|rf_pop                                                                             ; uart_regs:U_Driver|rf_pop                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rparity                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                     ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                              ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                               ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_out                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                             ; uart_regs:U_Driver|uart_transmitter:transmitter|tstate[0]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                ; uart_regs:U_Driver|uart_transmitter:transmitter|tf_pop                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[1]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; fifo:U_Controller|led_3                                                                               ; fifo:U_Controller|led_3                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fifo:U_Controller|led_1                                                                               ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                        ; fifo:U_Controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|msr[0]                                                                             ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                        ; uart_regs:U_Driver|uart_transmitter:transmitter|bit_counter[0]                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_IDLE                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                               ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                             ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                            ; uart_regs:U_Driver|uart_transmitter:transmitter|counter[0]                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msr[0]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; uart_regs:U_Driver|msi_reset                                                                          ; uart_regs:U_Driver|msi_reset                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; fifo:U_Controller|data_input[10]                                                                      ; fifo:U_Controller|input_red[10]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[5]                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; fifo:U_Controller|data_input[9]                                                                       ; fifo:U_Controller|input_red[9]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                ; uart_regs:U_Driver|uart_receiver:receiver|counter_b[7]                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.318      ;
; 0.200 ; fifo:U_Controller|state.ST_CHECK_LSR                                                                  ; fifo:U_Controller|state.ST_CMD_DECODE                                                                                                                               ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; uart_regs:U_Driver|thre_int_pnd                                                                       ; uart_regs:U_Driver|iir[1]                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                               ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[1]                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; uart_regs:U_Driver|lsr2r                                                                              ; uart_regs:U_Driver|rls_int_d                                                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                          ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                             ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.328      ;
; 0.208 ; uart_regs:U_Driver|uart_receiver:receiver|rshift[5]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rshift[4]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.332      ;
; 0.210 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                           ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.334      ;
; 0.211 ; uart_regs:U_Driver|lsr5r                                                                              ; uart_regs:U_Driver|thre_int_d                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.335      ;
; 0.220 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|state.ST_DL_MSB                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.343      ;
; 0.220 ; fifo:U_Controller|state.ST_IDLE                                                                       ; fifo:U_Controller|led_1                                                                                                                                             ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.343      ;
; 0.226 ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                                   ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.351      ;
; 0.250 ; fifo:U_Controller|data_input[12]                                                                      ; fifo:U_Controller|input_red[12]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; fifo:U_Controller|data_input[8]                                                                       ; fifo:U_Controller|input_red[8]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; fifo:U_Controller|data_input[11]                                                                      ; fifo:U_Controller|input_red[11]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; uart_regs:U_Driver|lsr_mask_d                                                                         ; uart_regs:U_Driver|rls_int_pnd                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|input_red[7]                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.378      ;
; 0.255 ; fifo:U_Controller|data_input[7]                                                                       ; fifo:U_Controller|data_input[15]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 0.608      ;
; 0.257 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ; uart_regs:U_Driver|uart_transmitter:transmitter|shift_out[4]                                                                                                        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                   ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 0.609      ;
+-------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg             ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[16]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[17]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[18]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[19]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[20]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[21]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[22]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[23]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[24]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[25]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[26]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[27]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[28]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[29]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[30]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[31]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[0]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[10]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[11]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[12]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[13]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[14]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[15]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[16]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[17]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[18]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[19]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[1]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[20]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[21]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[22]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[23]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[24]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[25]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[26]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[27]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[28]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[29]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[2]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[30]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[31]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[3]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[4]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[5]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[6]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[7]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[8]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter[9]                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_CHECK_LSR                                                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_CMD_DECODE                                                                                                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_DL_LSB                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_FCR                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_LCR                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_LISTEN_PC                                                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|state.ST_READ_LSR                                                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_addr_o[0]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_addr_o[1]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_addr_o[2]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_re_o                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[0]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[1]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[5]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_wdata_o[7]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|uart_we_o                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[7]                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~1                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~2                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.167 ; 3.833 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 3.167 ; 3.833 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 3.240 ; 4.167 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.396 ; -3.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -2.396 ; -3.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -2.780 ; -3.698 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 2.965 ; 2.813 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 2.965 ; 2.813 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 2.416 ; 2.523 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 3.580 ; 3.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 2.574 ; 2.717 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 2.382 ; 2.493 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 2.480 ; 2.615 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 2.932 ; 3.073 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 2.361 ; 2.453 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 2.401 ; 2.520 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 2.354 ; 2.469 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 2.280 ; 2.377 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 2.481 ; 2.620 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 3.202 ; 3.348 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 2.786 ; 2.944 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 2.525 ; 2.671 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 2.486 ; 2.618 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 2.581 ; 2.733 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 2.693 ; 2.858 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 3.580 ; 3.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 6.180 ; 6.452 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 2.087 ; 2.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 2.612 ; 2.465 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 2.087 ; 2.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 1.953 ; 2.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 2.238 ; 2.375 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 2.051 ; 2.157 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 2.145 ; 2.275 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 2.579 ; 2.715 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 2.031 ; 2.119 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 2.070 ; 2.184 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 2.025 ; 2.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 1.953 ; 2.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 2.146 ; 2.280 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 2.876 ; 3.018 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 2.439 ; 2.591 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 2.188 ; 2.329 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 2.152 ; 2.279 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 2.243 ; 2.389 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 2.349 ; 2.508 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 3.237 ; 3.455 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 4.920 ; 5.295 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 27.041 ; 0.144 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 27.041 ; 0.144 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.999 ; 6.404 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 5.999 ; 6.404 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 6.129 ; 6.750 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.396 ; -3.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -2.396 ; -3.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -2.780 ; -3.698 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.692  ; 5.799  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 5.692  ; 5.799  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 4.880  ; 4.832  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 6.730  ; 6.836  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 5.150  ; 5.158  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 4.854  ; 4.834  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 4.988  ; 4.986  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 6.025  ; 5.858  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 4.803  ; 4.735  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 4.897  ; 4.909  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 4.734  ; 4.751  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 4.617  ; 4.587  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 5.036  ; 5.044  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 5.956  ; 6.024  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 5.659  ; 5.597  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 5.091  ; 5.109  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 5.033  ; 5.032  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 5.235  ; 5.245  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 5.401  ; 5.408  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 6.730  ; 6.836  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 12.084 ; 11.826 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 2.087 ; 2.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]  ; CLOCK_50   ; 2.612 ; 2.465 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]  ; CLOCK_50   ; 2.087 ; 2.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]   ; CLOCK_50   ; 1.953 ; 2.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]  ; CLOCK_50   ; 2.238 ; 2.375 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]  ; CLOCK_50   ; 2.051 ; 2.157 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]  ; CLOCK_50   ; 2.145 ; 2.275 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]  ; CLOCK_50   ; 2.579 ; 2.715 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]  ; CLOCK_50   ; 2.031 ; 2.119 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]  ; CLOCK_50   ; 2.070 ; 2.184 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]  ; CLOCK_50   ; 2.025 ; 2.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]  ; CLOCK_50   ; 1.953 ; 2.046 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]  ; CLOCK_50   ; 2.146 ; 2.280 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[9]  ; CLOCK_50   ; 2.876 ; 3.018 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[10] ; CLOCK_50   ; 2.439 ; 2.591 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[11] ; CLOCK_50   ; 2.188 ; 2.329 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[12] ; CLOCK_50   ; 2.152 ; 2.279 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[13] ; CLOCK_50   ; 2.243 ; 2.389 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[14] ; CLOCK_50   ; 2.349 ; 2.508 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[15] ; CLOCK_50   ; 3.237 ; 3.455 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD    ; CLOCK_50   ; 4.920 ; 5.295 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MY_RXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 34152    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 34152    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 30 00:12:29 2021
Info: Command: quartus_sta uart_test -c uart_test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {U_PLL|altpll_component|auto_generated|pll1|clk[2]} {U_PLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 27.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.041               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 28.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.144               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    19.709               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.762               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    19.752               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Tue Mar 30 00:12:33 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


