0.6
2019.2
Nov  6 2019
21:57:16
D:/cpu_os/code/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim/glbl.v,1716628180,verilog,,,,glbl,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/ddr2_model.v,1716628208,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/ddr2_model_parameters.vh,ddr2_model,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/ddr2_model_parameters.vh,1716628208,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v,1716629262,verilog,,,,openmips_min_sopc_tb,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1716628210,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v,,clk_wiz_0,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1716628210,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1716636274,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1716636274,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1716636274,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1716636274,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_fi_xor,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_mem_intfc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_memc_ui_top_std,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,mig_7series_0,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1716636276,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_cc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_poc_edge_store,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_meta,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_tap_base,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_poc_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1716636278,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,LLbit_reg,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,cp0_reg,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/ddr2_model.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,ctrl,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,1716628222,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,div,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,ex,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,ex_mem,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,hilo_reg,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,id,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,id_ex,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,if_id,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,mem,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,mem_wb,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,openmips,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,pc_reg,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,regfile,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,wishbone_bus_if,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/DDR2.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,DDR2,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/ddr/Ram2Ddr.vhd,1716628222,vhdl,,,,ram2ddr,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/flash_rom.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v,,flash_rom,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_defines.v,1716628222,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v,1716629034,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_defines.v,gpio_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v,openmips_min_sopc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v,,raminfr,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v,1716628222,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v,1716628222,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_debug_if,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,1716628224,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_receiver,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_regs,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_rfifo,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v,uart_sync_flops,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_tfifo,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_transmitter,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/timescale.v;D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_defines.v,uart_wb,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_arb,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,1716628224,verilog,,,,,,,,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_master_if,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_msel,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_pri_dec,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_pri_enc,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_rf,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_slave_if,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v,1716628224,verilog,,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v,D:/cpu_os/code/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_defines.v,wb_conmax_top,,,../../../../OpenMIPS.srcs/sim_1/new;../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0,,,,,
