 
****************************************
Report : qor
Design : Tile
Version: P-2019.03-SP1-1
Date   : Mon Nov  1 01:21:38 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.87
  Critical Path Slack:           3.07
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         75
  Hierarchical Port Count:      18576
  Leaf Cell Count:             152360
  Buf/Inv Cell Count:           35856
  Buf Cell Count:                1261
  Inv Cell Count:               34595
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    119028
  Sequential Cell Count:        33332
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   288498.885125
  Noncombinational Area:
                        265926.023300
  Buf/Inv Area:          51682.600162
  Total Buffer Area:          2970.20
  Total Inverter Area:       48712.40
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            554424.908425
  Design Area:          554424.908425


  Design Rules
  -----------------------------------
  Total Number of Nets:        152920
  Nets With Violations:         42927
  Max Trans Violations:             0
  Max Cap Violations:           42927
  -----------------------------------


  Hostname: sahand

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:              864.20
  Overall Compile Wall Clock Time:   136.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
