<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 17:29:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt SPI_impl_1.twr SPI_impl_1.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 88.2151%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
CIPO_i0/D                                |    0.160 ns 
{image_shiftreg_i0_i16/SP   image_shiftreg_i0_i17/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i14/SP   image_shiftreg_i0_i15/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i12/SP   image_shiftreg_i0_i13/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i10/SP   image_shiftreg_i0_i11/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i8/SP   image_shiftreg_i0_i9/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i6/SP   image_shiftreg_i0_i7/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i4/SP   image_shiftreg_i0_i5/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i2/SP   image_shiftreg_i0_i3/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i0/SP   image_shiftreg_i0_i1/SP}              
                                         |    6.371 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
image_shiftreg_i0_i33/D                  |    1.719 ns 
image_shiftreg_i0_i31/D                  |    1.719 ns 
image_shiftreg_i0_i27/D                  |    1.719 ns 
image_shiftreg_i0_i21/D                  |    1.719 ns 
image_shiftreg_i0_i17/D                  |    1.719 ns 
image_shiftreg_i0_i13/D                  |    1.719 ns 
image_shiftreg_i0_i3/D                   |    1.719 ns 
byte_counter_i0_i2/D                     |    1.719 ns 
byte_counter_i0_i3/D                     |    1.719 ns 
s_i1/D                                   |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
CIPO_i0/Q                               |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{image_shiftreg_i0_i0/SR   image_shiftreg_i0_i1/SR}                           
                                        |           No arrival time
{byte_counter_i0_i1/SR   byte_counter_i0_i0/SR}                           
                                        |           No arrival time
{byte_counter_i0_i2/SR   byte_counter_i0_i3/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i2/SR   image_shiftreg_i0_i3/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i4/SR   image_shiftreg_i0_i5/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i6/SR   image_shiftreg_i0_i7/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i8/SR   image_shiftreg_i0_i9/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i10/SR   image_shiftreg_i0_i11/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i12/SR   image_shiftreg_i0_i13/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i14/SR   image_shiftreg_i0_i15/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        75
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R15C6C)
Path End         : CIPO_i0/D  (SLICE_R15C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.160 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/CK",
        "phy_name":"SLICE_247/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i0/Q",
        "phy_name":"SLICE_247/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/D",
        "phy_name":"SLICE_232/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i0/CK",
            "phy_name":"SLICE_247/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i0/Q",
            "phy_name":"SLICE_247/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[0]",
            "phy_name":"bit_counter[0]"
        },
        "arrive":9.775,
        "delay":2.874
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1598_3_lut/C",
            "phy_name":"SLICE_239/D0"
        },
        "pin1":
        {
            "log_name":"i1598_3_lut/Z",
            "phy_name":"SLICE_239/F0"
        },
        "arrive":10.225,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2502",
            "phy_name":"n2502"
        },
        "arrive":12.397,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter[1]_bdd_4_lut/C",
            "phy_name":"SLICE_159/D1"
        },
        "pin1":
        {
            "log_name":"bit_counter[1]_bdd_4_lut/Z",
            "phy_name":"SLICE_159/F1"
        },
        "arrive":12.847,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2614",
            "phy_name":"n2614"
        },
        "arrive":15.019,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"n2614_bdd_4_lut/A",
            "phy_name":"SLICE_160/D1"
        },
        "pin1":
        {
            "log_name":"n2614_bdd_4_lut/Z",
            "phy_name":"SLICE_160/F1"
        },
        "arrive":15.469,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2617",
            "phy_name":"n2617"
        },
        "arrive":17.641,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"CIPO_N_286[3]_bdd_4_lut_2/B",
            "phy_name":"SLICE_176/D1"
        },
        "pin1":
        {
            "log_name":"CIPO_N_286[3]_bdd_4_lut_2/Z",
            "phy_name":"SLICE_176/F1"
        },
        "arrive":18.091,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2626",
            "phy_name":"n2626"
        },
        "arrive":20.263,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"n2626_bdd_4_lut/A",
            "phy_name":"SLICE_175/D1"
        },
        "pin1":
        {
            "log_name":"n2626_bdd_4_lut/Z",
            "phy_name":"SLICE_175/F1"
        },
        "arrive":20.713,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2629",
            "phy_name":"n2629"
        },
        "arrive":22.885,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1563_4_lut/A",
            "phy_name":"SLICE_147/D1"
        },
        "pin1":
        {
            "log_name":"i1563_4_lut/Z",
            "phy_name":"SLICE_147/F1"
        },
        "arrive":23.335,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2467",
            "phy_name":"n2467"
        },
        "arrive":25.507,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1284_4_lut/A",
            "phy_name":"SLICE_232/D1"
        },
        "pin1":
        {
            "log_name":"i1284_4_lut/Z",
            "phy_name":"SLICE_232/F1"
        },
        "arrive":25.984,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n1",
            "phy_name":"n1"
        },
        "arrive":25.984,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R15C6C    CLK_TO_Q1_DELAY  1.391         6.901  40      
bit_counter[0]                                            NET DELAY        2.874         9.775  1       
i1598_3_lut/C->i1598_3_lut/Z              SLICE_R19C8B    D0_TO_F0_DELAY   0.450        10.225  1       
n2502                                                     NET DELAY        2.172        12.397  1       
bit_counter[1]_bdd_4_lut/C->bit_counter[1]_bdd_4_lut/Z
                                          SLICE_R18C8A    D1_TO_F1_DELAY   0.450        12.847  1       
n2614                                                     NET DELAY        2.172        15.019  1       
n2614_bdd_4_lut/A->n2614_bdd_4_lut/Z      SLICE_R18C8B    D1_TO_F1_DELAY   0.450        15.469  1       
n2617                                                     NET DELAY        2.172        17.641  1       
CIPO_N_286[3]_bdd_4_lut_2/B->CIPO_N_286[3]_bdd_4_lut_2/Z
                                          SLICE_R17C7B    D1_TO_F1_DELAY   0.450        18.091  1       
n2626                                                     NET DELAY        2.172        20.263  1       
n2626_bdd_4_lut/A->n2626_bdd_4_lut/Z      SLICE_R17C8B    D1_TO_F1_DELAY   0.450        20.713  1       
n2629                                                     NET DELAY        2.172        22.885  1       
i1563_4_lut/A->i1563_4_lut/Z              SLICE_R16C7C    D1_TO_F1_DELAY   0.450        23.335  1       
n2467                                                     NET DELAY        2.172        25.507  1       
i1284_4_lut/A->i1284_4_lut/Z              SLICE_R15C8C    D1_TO_F1_DELAY   0.477        25.984  1       
n1 ( DI1 )                                                NET DELAY        0.000        25.984  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_232/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -25.983  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      0.160  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i16/SP   image_shiftreg_i0_i17/SP}  (SLICE_R16C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i16/SP   image_shiftreg_i0_i17/SP}",
        "phy_name":"SLICE_24/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i16/CK",
        "phy_name":"SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i14/SP   image_shiftreg_i0_i15/SP}  (SLICE_R16C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i14/SP   image_shiftreg_i0_i15/SP}",
        "phy_name":"SLICE_22/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i14/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i12/SP   image_shiftreg_i0_i13/SP}  (SLICE_R16C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i12/SP   image_shiftreg_i0_i13/SP}",
        "phy_name":"SLICE_20/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i12/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i10/SP   image_shiftreg_i0_i11/SP}  (SLICE_R16C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i10/SP   image_shiftreg_i0_i11/SP}",
        "phy_name":"SLICE_18/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i10/CK",
        "phy_name":"SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i8/SP   image_shiftreg_i0_i9/SP}  (SLICE_R16C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i8/SP   image_shiftreg_i0_i9/SP}",
        "phy_name":"SLICE_16/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i8/CK",
        "phy_name":"SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i6/SP   image_shiftreg_i0_i7/SP}  (SLICE_R15C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i6/SP   image_shiftreg_i0_i7/SP}",
        "phy_name":"SLICE_14/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i6/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i4/SP   image_shiftreg_i0_i5/SP}  (SLICE_R15C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i4/SP   image_shiftreg_i0_i5/SP}",
        "phy_name":"SLICE_12/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i4/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i2/SP   image_shiftreg_i0_i3/SP}  (SLICE_R15C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i2/SP   image_shiftreg_i0_i3/SP}",
        "phy_name":"SLICE_10/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i2/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i0/SP   image_shiftreg_i0_i1/SP}  (SLICE_R17C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{image_shiftreg_i0_i0/SP   image_shiftreg_i0_i1/SP}",
        "phy_name":"SLICE_1/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":9.906,
        "delay":3.391
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut/A",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":10.383,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8",
            "phy_name":"n8"
        },
        "arrive":10.688,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/B",
            "phy_name":"SLICE_221/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_3_lut_adj_9/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":11.138,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2025",
            "phy_name":"n2025"
        },
        "arrive":19.773,
        "delay":8.635
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i0/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i34/Q  (SLICE_R18C11D)
Path End         : image_shiftreg_i0_i33/D  (SLICE_R18C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i34/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i34/Q",
        "phy_name":"SLICE_42/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i33/D",
        "phy_name":"SLICE_40/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i34/CK",
            "phy_name":"SLICE_42/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i34/Q",
            "phy_name":"SLICE_42/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[34]",
            "phy_name":"image_shiftreg[34]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_40/D1",
            "phy_name":"SLICE_40/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_40/F1",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[34].sig_034.FeedThruLUT",
            "phy_name":"image_shiftreg[34].sig_034.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i34/CK->image_shiftreg_i0_i34/Q
                                          SLICE_R18C11D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[34]                                        NET DELAY        0.702         4.511  1       
SLICE_40/D1->SLICE_40/F1                  SLICE_R18C11C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[34].sig_034.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i32/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i32/Q  (SLICE_R18C11C)
Path End         : image_shiftreg_i0_i31/D  (SLICE_R17C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i32/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i32/Q",
        "phy_name":"SLICE_40/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i31/D",
        "phy_name":"SLICE_38/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i32/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i32/Q",
            "phy_name":"SLICE_40/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[32]",
            "phy_name":"image_shiftreg[32]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_38/D1",
            "phy_name":"SLICE_38/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_38/F1",
            "phy_name":"SLICE_38/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[32].sig_032.FeedThruLUT",
            "phy_name":"image_shiftreg[32].sig_032.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i32/CK->image_shiftreg_i0_i32/Q
                                          SLICE_R18C11C   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[32]                                        NET DELAY        0.702         4.511  1       
SLICE_38/D1->SLICE_38/F1                  SLICE_R17C12C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[32].sig_032.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i30/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i28/Q  (SLICE_R17C12D)
Path End         : image_shiftreg_i0_i27/D  (SLICE_R17C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i28/CK",
        "phy_name":"SLICE_36/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i28/Q",
        "phy_name":"SLICE_36/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i27/D",
        "phy_name":"SLICE_34/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i28/CK",
            "phy_name":"SLICE_36/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i28/Q",
            "phy_name":"SLICE_36/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[28]",
            "phy_name":"image_shiftreg[28]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_34/D1",
            "phy_name":"SLICE_34/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_34/F1",
            "phy_name":"SLICE_34/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[28].sig_028.FeedThruLUT",
            "phy_name":"image_shiftreg[28].sig_028.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i28/CK->image_shiftreg_i0_i28/Q
                                          SLICE_R17C12D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[28]                                        NET DELAY        0.702         4.511  1       
SLICE_34/D1->SLICE_34/F1                  SLICE_R17C13A   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[28].sig_028.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i26/CK",
        "phy_name":"SLICE_34/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i22/Q  (SLICE_R15C13C)
Path End         : image_shiftreg_i0_i21/D  (SLICE_R15C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i22/CK",
        "phy_name":"SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i22/Q",
        "phy_name":"SLICE_30/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i21/D",
        "phy_name":"SLICE_28/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i22/CK",
            "phy_name":"SLICE_30/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i22/Q",
            "phy_name":"SLICE_30/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[22]",
            "phy_name":"image_shiftreg[22]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_28/D1",
            "phy_name":"SLICE_28/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_28/F1",
            "phy_name":"SLICE_28/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[22].sig_022.FeedThruLUT",
            "phy_name":"image_shiftreg[22].sig_022.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i22/CK->image_shiftreg_i0_i22/Q
                                          SLICE_R15C13C   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[22]                                        NET DELAY        0.702         4.511  1       
SLICE_28/D1->SLICE_28/F1                  SLICE_R15C13A   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[22].sig_022.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i20/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i18/Q  (SLICE_R16C13D)
Path End         : image_shiftreg_i0_i17/D  (SLICE_R16C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i18/CK",
        "phy_name":"SLICE_26/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i18/Q",
        "phy_name":"SLICE_26/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i17/D",
        "phy_name":"SLICE_24/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i18/CK",
            "phy_name":"SLICE_26/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i18/Q",
            "phy_name":"SLICE_26/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[18]",
            "phy_name":"image_shiftreg[18]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_24/D1",
            "phy_name":"SLICE_24/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_24/F1",
            "phy_name":"SLICE_24/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[18].sig_018.FeedThruLUT",
            "phy_name":"image_shiftreg[18].sig_018.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i18/CK->image_shiftreg_i0_i18/Q
                                          SLICE_R16C13D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[18]                                        NET DELAY        0.702         4.511  1       
SLICE_24/D1->SLICE_24/F1                  SLICE_R16C13C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[18].sig_018.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i16/CK",
        "phy_name":"SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i14/Q  (SLICE_R16C12D)
Path End         : image_shiftreg_i0_i13/D  (SLICE_R16C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i14/CK",
        "phy_name":"SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i14/Q",
        "phy_name":"SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i13/D",
        "phy_name":"SLICE_20/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i14/CK",
            "phy_name":"SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i14/Q",
            "phy_name":"SLICE_22/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[14]",
            "phy_name":"image_shiftreg[14]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_20/D1",
            "phy_name":"SLICE_20/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_20/F1",
            "phy_name":"SLICE_20/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[14].sig_014.FeedThruLUT",
            "phy_name":"image_shiftreg[14].sig_014.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i14/CK->image_shiftreg_i0_i14/Q
                                          SLICE_R16C12D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[14]                                        NET DELAY        0.702         4.511  1       
SLICE_20/D1->SLICE_20/F1                  SLICE_R16C12C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[14].sig_014.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i12/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i4/Q  (SLICE_R15C9B)
Path End         : image_shiftreg_i0_i3/D  (SLICE_R15C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i4/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i4/Q",
        "phy_name":"SLICE_12/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i3/D",
        "phy_name":"SLICE_10/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"image_shiftreg_i0_i4/CK",
            "phy_name":"SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"image_shiftreg_i0_i4/Q",
            "phy_name":"SLICE_12/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[4]",
            "phy_name":"image_shiftreg[4]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_10/D1",
            "phy_name":"SLICE_10/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_10/F1",
            "phy_name":"SLICE_10/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"image_shiftreg[4].sig_004.FeedThruLUT",
            "phy_name":"image_shiftreg[4].sig_004.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

image_shiftreg_i0_i4/CK->image_shiftreg_i0_i4/Q
                                          SLICE_R15C9B    CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[4]                                         NET DELAY        0.702         4.511  1       
SLICE_10/D1->SLICE_10/F1                  SLICE_R15C9A    D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[4].sig_004.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"image_shiftreg_i0_i2/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i1/Q  (SLICE_R14C7A)
Path End         : byte_counter_i0_i2/D  (SLICE_R14C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i1/Q",
        "phy_name":"SLICE_3/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/D",
        "phy_name":"SLICE_5/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter_i0_i1/CK",
            "phy_name":"SLICE_3/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter_i0_i1/Q",
            "phy_name":"SLICE_3/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[1]",
            "phy_name":"byte_counter[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_5/D0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_5/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2326",
            "phy_name":"n2326"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter_i0_i1/CK->byte_counter_i0_i1/Q
                                          SLICE_R14C7A    CLK_TO_Q0_DELAY  0.768         3.809  7       
byte_counter[1]                                           NET DELAY        0.702         4.511  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R14C7D    D0_TO_F0_DELAY   0.249         4.760  1       
n2326 ( DI0 )                                             NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (SLICE_R14C8D)
Path End         : byte_counter_i0_i3/D  (SLICE_R14C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"SLICE_4/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i3/D",
        "phy_name":"SLICE_5/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"SLICE_4/CLK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"SLICE_4/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_adj_5/B",
            "phy_name":"SLICE_5/D1"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_adj_5/Z",
            "phy_name":"SLICE_5/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2328",
            "phy_name":"n2328"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           SLICE_R14C8D    CLK_TO_Q0_DELAY  0.768         3.809  12      
s[0]                                                      NET DELAY        0.702         4.511  1       
i2_3_lut_adj_5/B->i2_3_lut_adj_5/Z        SLICE_R14C7D    D1_TO_F1_DELAY   0.249         4.760  1       
n2328 ( DI1 )                                             NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter_i0_i2/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (SLICE_R14C8D)
Path End         : s_i1/D  (SLICE_R14C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i1/Q",
        "phy_name":"SLICE_4/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"SLICE_4/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i1/CK",
            "phy_name":"SLICE_4/CLK"
        },
        "pin1":
        {
            "log_name":"s_i1/Q",
            "phy_name":"SLICE_4/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[1]",
            "phy_name":"s[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1609_2_lut_4_lut_4_lut/B",
            "phy_name":"SLICE_4/D1"
        },
        "pin1":
        {
            "log_name":"i1609_2_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_4/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n2357",
            "phy_name":"n2357"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

s_i1/CK->s_i1/Q                           SLICE_R14C8D    CLK_TO_Q1_DELAY  0.768         3.809  7       
s[1]                                                      NET DELAY        0.702         4.511  1       
i1609_2_lut_4_lut_4_lut/B->i1609_2_lut_4_lut_4_lut/Z
                                          SLICE_R14C8D    D1_TO_F1_DELAY   0.249         4.760  1       
n2357 ( DI1 )                                             NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

