
stm32f405rg-ros-core-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f970  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  0800fb00  0800fb00  0001fb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010198  08010198  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  08010198  08010198  00020198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080101a0  080101a0  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080101a0  080101a0  000201a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080101a8  080101a8  000201a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080101ac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064b0  200001f4  080103a0  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200066a4  080103a0  000366a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030e15  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005de3  00000000  00000000  00061039  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fb0  00000000  00000000  00066e20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d88  00000000  00000000  00068dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002934d  00000000  00000000  0006ab58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b552  00000000  00000000  00093ea5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dcfc4  00000000  00000000  000af3f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018c3bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088e4  00000000  00000000  0018c438  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fae8 	.word	0x0800fae8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800fae8 	.word	0x0800fae8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000210 	.word	0x20000210
 8000510:	20000264 	.word	0x20000264

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b0aa      	sub	sp, #168	; 0xa8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f004 fdbf 	bl	800509c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f8eb 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 f9b7 	bl	8000894 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000526:	f000 f951 	bl	80007cc <MX_CAN1_Init>
  MX_I2C1_Init();
 800052a:	f000 f985 	bl	8000838 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ctrl = read_id();
 800052e:	f000 fbd1 	bl	8000cd4 <read_id>
 8000532:	4603      	mov	r3, r0
 8000534:	461a      	mov	r2, r3
 8000536:	4b5f      	ldr	r3, [pc, #380]	; (80006b4 <main+0x1a0>)
 8000538:	701a      	strb	r2, [r3, #0]
  MPU9250_calibrate();
 800053a:	f000 fc01 	bl	8000d40 <MPU9250_calibrate>

  HAL_Delay(2000);
 800053e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000542:	f004 fded 	bl	8005120 <HAL_Delay>
  MPU9250_init();
 8000546:	f000 fbd9 	bl	8000cfc <MPU9250_init>
  HAL_Delay(500);
 800054a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800054e:	f004 fde7 	bl	8005120 <HAL_Delay>
  init_ROS();
 8000552:	f003 fb1d 	bl	8003b90 <init_ROS>
  HAL_Delay(500);
 8000556:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800055a:	f004 fde1 	bl	8005120 <HAL_Delay>

  left_wheels_Header.DLC = 4;
 800055e:	4b56      	ldr	r3, [pc, #344]	; (80006b8 <main+0x1a4>)
 8000560:	2204      	movs	r2, #4
 8000562:	611a      	str	r2, [r3, #16]
  left_wheels_Header.IDE = CAN_ID_STD;
 8000564:	4b54      	ldr	r3, [pc, #336]	; (80006b8 <main+0x1a4>)
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
  left_wheels_Header.RTR = CAN_RTR_DATA;
 800056a:	4b53      	ldr	r3, [pc, #332]	; (80006b8 <main+0x1a4>)
 800056c:	2200      	movs	r2, #0
 800056e:	60da      	str	r2, [r3, #12]
  left_wheels_Header.StdId = 0xF;
 8000570:	4b51      	ldr	r3, [pc, #324]	; (80006b8 <main+0x1a4>)
 8000572:	220f      	movs	r2, #15
 8000574:	601a      	str	r2, [r3, #0]

  right_wheels_Header.DLC = 4;
 8000576:	4b51      	ldr	r3, [pc, #324]	; (80006bc <main+0x1a8>)
 8000578:	2204      	movs	r2, #4
 800057a:	611a      	str	r2, [r3, #16]
  right_wheels_Header.IDE = CAN_ID_STD;
 800057c:	4b4f      	ldr	r3, [pc, #316]	; (80006bc <main+0x1a8>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  right_wheels_Header.RTR = CAN_RTR_DATA;
 8000582:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <main+0x1a8>)
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  right_wheels_Header.StdId = 0x1F;
 8000588:	4b4c      	ldr	r3, [pc, #304]	; (80006bc <main+0x1a8>)
 800058a:	221f      	movs	r2, #31
 800058c:	601a      	str	r2, [r3, #0]

  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800058e:	4b4c      	ldr	r3, [pc, #304]	; (80006c0 <main+0x1ac>)
 8000590:	2200      	movs	r2, #0
 8000592:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 8000594:	4b4a      	ldr	r3, [pc, #296]	; (80006c0 <main+0x1ac>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0;
 800059a:	4b49      	ldr	r3, [pc, #292]	; (80006c0 <main+0x1ac>)
 800059c:	2200      	movs	r2, #0
 800059e:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80005a0:	4b47      	ldr	r3, [pc, #284]	; (80006c0 <main+0x1ac>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80005a6:	4b46      	ldr	r3, [pc, #280]	; (80006c0 <main+0x1ac>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005ac:	4b44      	ldr	r3, [pc, #272]	; (80006c0 <main+0x1ac>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	61da      	str	r2, [r3, #28]
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterActivation = ENABLE;
 80005b2:	4b43      	ldr	r3, [pc, #268]	; (80006c0 <main+0x1ac>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80005b8:	4941      	ldr	r1, [pc, #260]	; (80006c0 <main+0x1ac>)
 80005ba:	4842      	ldr	r0, [pc, #264]	; (80006c4 <main+0x1b0>)
 80005bc:	f004 fece 	bl	800535c <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan1);
 80005c0:	4840      	ldr	r0, [pc, #256]	; (80006c4 <main+0x1b0>)
 80005c2:	f004 ffab 	bl	800551c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005c6:	2102      	movs	r1, #2
 80005c8:	483e      	ldr	r0, [pc, #248]	; (80006c4 <main+0x1b0>)
 80005ca:	f005 f9d8 	bl	800597e <HAL_CAN_ActivateNotification>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <main+0x1b4>)
 80005d0:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80005d4:	461d      	mov	r5, r3
 80005d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f00d f9b1 	bl	800d950 <osThreadCreate>
 80005ee:	4602      	mov	r2, r0
 80005f0:	4b36      	ldr	r3, [pc, #216]	; (80006cc <main+0x1b8>)
 80005f2:	601a      	str	r2, [r3, #0]

  /* definition and creation of task1 */
  osThreadDef(task1, StartTask02, osPriorityNormal, 0, 128);
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <main+0x1bc>)
 80005f6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80005fa:	461d      	mov	r5, r3
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000604:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task1Handle = osThreadCreate(osThread(task1), NULL);
 8000608:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f00d f99e 	bl	800d950 <osThreadCreate>
 8000614:	4602      	mov	r2, r0
 8000616:	4b2f      	ldr	r3, [pc, #188]	; (80006d4 <main+0x1c0>)
 8000618:	601a      	str	r2, [r3, #0]

  /* definition and creation of task2 */
  osThreadDef(task2, StartTask03, osPriorityHigh, 0, 128);
 800061a:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <main+0x1c4>)
 800061c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000620:	461d      	mov	r5, r3
 8000622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800062a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task2Handle = osThreadCreate(osThread(task2), NULL);
 800062e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f00d f98b 	bl	800d950 <osThreadCreate>
 800063a:	4602      	mov	r2, r0
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <main+0x1c8>)
 800063e:	601a      	str	r2, [r3, #0]

  /* definition and creation of task3 */
  osThreadDef(task3, StartTask04, osPriorityNormal, 0, 128);
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <main+0x1cc>)
 8000642:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000646:	461d      	mov	r5, r3
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task3Handle = osThreadCreate(osThread(task3), NULL);
 8000654:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f00d f978 	bl	800d950 <osThreadCreate>
 8000660:	4602      	mov	r2, r0
 8000662:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <main+0x1d0>)
 8000664:	601a      	str	r2, [r3, #0]

  /* definition and creation of task4 */
  osThreadDef(task4, StartTask05, osPriorityIdle, 0, 128);
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <main+0x1d4>)
 8000668:	f107 041c 	add.w	r4, r7, #28
 800066c:	461d      	mov	r5, r3
 800066e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000672:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000676:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task4Handle = osThreadCreate(osThread(task4), NULL);
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f00d f965 	bl	800d950 <osThreadCreate>
 8000686:	4602      	mov	r2, r0
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <main+0x1d8>)
 800068a:	601a      	str	r2, [r3, #0]

  /* definition and creation of task5 */
  osThreadDef(task5, StartTask06, osPriorityIdle, 0, 128);
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <main+0x1dc>)
 800068e:	463c      	mov	r4, r7
 8000690:	461d      	mov	r5, r3
 8000692:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000694:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000696:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800069a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task5Handle = osThreadCreate(osThread(task5), NULL);
 800069e:	463b      	mov	r3, r7
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f00d f954 	bl	800d950 <osThreadCreate>
 80006a8:	4602      	mov	r2, r0
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <main+0x1e0>)
 80006ac:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006ae:	f00d f948 	bl	800d942 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <main+0x19e>
 80006b4:	20000464 	.word	0x20000464
 80006b8:	20004c34 	.word	0x20004c34
 80006bc:	200050f0 	.word	0x200050f0
 80006c0:	20004bfc 	.word	0x20004bfc
 80006c4:	20005130 	.word	0x20005130
 80006c8:	0800fb0c 	.word	0x0800fb0c
 80006cc:	20004c28 	.word	0x20004c28
 80006d0:	0800fb30 	.word	0x0800fb30
 80006d4:	20004cb4 	.word	0x20004cb4
 80006d8:	0800fb54 	.word	0x0800fb54
 80006dc:	20005180 	.word	0x20005180
 80006e0:	0800fb78 	.word	0x0800fb78
 80006e4:	20004cdc 	.word	0x20004cdc
 80006e8:	0800fb9c 	.word	0x0800fb9c
 80006ec:	20004cc4 	.word	0x20004cc4
 80006f0:	0800fbc0 	.word	0x0800fbc0
 80006f4:	20004cbc 	.word	0x20004cbc

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	; 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	2230      	movs	r2, #48	; 0x30
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f00f f8b1 	bl	800f86e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	4b28      	ldr	r3, [pc, #160]	; (80007c4 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a27      	ldr	r2, [pc, #156]	; (80007c4 <SystemClock_Config+0xcc>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b25      	ldr	r3, [pc, #148]	; (80007c4 <SystemClock_Config+0xcc>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	4b22      	ldr	r3, [pc, #136]	; (80007c8 <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a21      	ldr	r2, [pc, #132]	; (80007c8 <SystemClock_Config+0xd0>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <SystemClock_Config+0xd0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000758:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	2302      	movs	r3, #2
 8000760:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000766:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000768:	2304      	movs	r3, #4
 800076a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800076c:	23a8      	movs	r3, #168	; 0xa8
 800076e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000770:	2302      	movs	r3, #2
 8000772:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000774:	2307      	movs	r3, #7
 8000776:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	f107 0320 	add.w	r3, r7, #32
 800077c:	4618      	mov	r0, r3
 800077e:	f009 fad9 	bl	8009d34 <HAL_RCC_OscConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000788:	f000 fa18 	bl	8000bbc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078c:	230f      	movs	r3, #15
 800078e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	2302      	movs	r3, #2
 8000792:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000798:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2105      	movs	r1, #5
 80007aa:	4618      	mov	r0, r3
 80007ac:	f009 fd32 	bl	800a214 <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007b6:	f000 fa01 	bl	8000bbc <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	; 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007d0:	4b17      	ldr	r3, [pc, #92]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d2:	4a18      	ldr	r2, [pc, #96]	; (8000834 <MX_CAN1_Init+0x68>)
 80007d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80007d6:	4b16      	ldr	r3, [pc, #88]	; (8000830 <MX_CAN1_Init+0x64>)
 80007d8:	2203      	movs	r2, #3
 80007da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007dc:	4b14      	ldr	r3, [pc, #80]	; (8000830 <MX_CAN1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <MX_CAN1_Init+0x64>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <MX_CAN1_Init+0x64>)
 80007ea:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80007ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <MX_CAN1_Init+0x64>)
 80007f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007f8:	4b0d      	ldr	r3, [pc, #52]	; (8000830 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <MX_CAN1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000804:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <MX_CAN1_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_CAN1_Init+0x64>)
 800080c:	2200      	movs	r2, #0
 800080e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000810:	4b07      	ldr	r3, [pc, #28]	; (8000830 <MX_CAN1_Init+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MX_CAN1_Init+0x64>)
 8000818:	2200      	movs	r2, #0
 800081a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800081c:	4804      	ldr	r0, [pc, #16]	; (8000830 <MX_CAN1_Init+0x64>)
 800081e:	f004 fca1 	bl	8005164 <HAL_CAN_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000828:	f000 f9c8 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20005130 	.word	0x20005130
 8000834:	40006400 	.word	0x40006400

08000838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <MX_I2C1_Init+0x50>)
 800083e:	4a13      	ldr	r2, [pc, #76]	; (800088c <MX_I2C1_Init+0x54>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_I2C1_Init+0x50>)
 8000844:	4a12      	ldr	r2, [pc, #72]	; (8000890 <MX_I2C1_Init+0x58>)
 8000846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_I2C1_Init+0x50>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_I2C1_Init+0x50>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_I2C1_Init+0x50>)
 8000856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <MX_I2C1_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_I2C1_Init+0x50>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <MX_I2C1_Init+0x50>)
 8000876:	f005 fd99 	bl	80063ac <HAL_I2C_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000880:	f000 f99c 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20004c58 	.word	0x20004c58
 800088c:	40005400 	.word	0x40005400
 8000890:	00061a80 	.word	0x00061a80

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a16      	ldr	r2, [pc, #88]	; (80008fc <MX_GPIO_Init+0x68>)
 80008a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_GPIO_Init+0x68>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_GPIO_Init+0x68>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a0f      	ldr	r2, [pc, #60]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <MX_GPIO_Init+0x68>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_GPIO_Init+0x68>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a08      	ldr	r2, [pc, #32]	; (80008fc <MX_GPIO_Init+0x68>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_GPIO_Init+0x68>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can_RxHeader, canRXData);
 8000908:	4b32      	ldr	r3, [pc, #200]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800090a:	4a33      	ldr	r2, [pc, #204]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 800090c:	2100      	movs	r1, #0
 800090e:	4833      	ldr	r0, [pc, #204]	; (80009dc <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8000910:	f004 ff23 	bl	800575a <HAL_CAN_GetRxMessage>

	if (can_RxHeader.StdId == 0xA) {
 8000914:	4b30      	ldr	r3, [pc, #192]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b0a      	cmp	r3, #10
 800091a:	d11c      	bne.n	8000956 <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
		speedRXDataLeftFrontWheel = canRXData[0];
 800091c:	4b2d      	ldr	r3, [pc, #180]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800091e:	781a      	ldrb	r2, [r3, #0]
 8000920:	4b2f      	ldr	r3, [pc, #188]	; (80009e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8000922:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftFrontWheel = canRXData[1];
 8000924:	4b2b      	ldr	r3, [pc, #172]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000926:	785a      	ldrb	r2, [r3, #1]
 8000928:	4b2e      	ldr	r3, [pc, #184]	; (80009e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 800092a:	701a      	strb	r2, [r3, #0]
		speedRXDataLeftBackWheel = canRXData[2];
 800092c:	4b29      	ldr	r3, [pc, #164]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800092e:	789a      	ldrb	r2, [r3, #2]
 8000930:	4b2d      	ldr	r3, [pc, #180]	; (80009e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8000932:	701a      	strb	r2, [r3, #0]
		sideRXDataLeftBackWheel = canRXData[3];
 8000934:	4b27      	ldr	r3, [pc, #156]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000936:	78da      	ldrb	r2, [r3, #3]
 8000938:	4b2c      	ldr	r3, [pc, #176]	; (80009ec <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800093a:	701a      	strb	r2, [r3, #0]
		current_left_1 = canRXData[4];
 800093c:	4b25      	ldr	r3, [pc, #148]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800093e:	791a      	ldrb	r2, [r3, #4]
 8000940:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8000942:	701a      	strb	r2, [r3, #0]
		current_left_2 = canRXData[5];
 8000944:	4b23      	ldr	r3, [pc, #140]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000946:	795a      	ldrb	r2, [r3, #5]
 8000948:	4b2a      	ldr	r3, [pc, #168]	; (80009f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 800094a:	701a      	strb	r2, [r3, #0]
		temp_left = canRXData[6];
 800094c:	4b21      	ldr	r3, [pc, #132]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800094e:	799a      	ldrb	r2, [r3, #6]
 8000950:	4b29      	ldr	r3, [pc, #164]	; (80009f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000952:	701a      	strb	r2, [r3, #0]
 8000954:	e01f      	b.n	8000996 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
	}
	else if (can_RxHeader.StdId == 0x1A) {
 8000956:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2b1a      	cmp	r3, #26
 800095c:	d11b      	bne.n	8000996 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
		speedRXDataRightFrontWheel = canRXData[0];
 800095e:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000960:	781a      	ldrb	r2, [r3, #0]
 8000962:	4b26      	ldr	r3, [pc, #152]	; (80009fc <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000964:	701a      	strb	r2, [r3, #0]
		sideRXDataRightFrontWheel = canRXData[1];
 8000966:	4b1b      	ldr	r3, [pc, #108]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000968:	785a      	ldrb	r2, [r3, #1]
 800096a:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 800096c:	701a      	strb	r2, [r3, #0]
		speedRXDataRightBackWheel = canRXData[2];
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000970:	789a      	ldrb	r2, [r3, #2]
 8000972:	4b24      	ldr	r3, [pc, #144]	; (8000a04 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8000974:	701a      	strb	r2, [r3, #0]
		sideRXDataRightBackWheel = canRXData[3];
 8000976:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000978:	78da      	ldrb	r2, [r3, #3]
 800097a:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 800097c:	701a      	strb	r2, [r3, #0]
		current_right_1 = canRXData[4];
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000980:	791a      	ldrb	r2, [r3, #4]
 8000982:	4b22      	ldr	r3, [pc, #136]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000984:	701a      	strb	r2, [r3, #0]
		current_right_2 = canRXData[5];
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000988:	795a      	ldrb	r2, [r3, #5]
 800098a:	4b21      	ldr	r3, [pc, #132]	; (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 800098c:	701a      	strb	r2, [r3, #0]
		temp_right = canRXData[6];
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000990:	799a      	ldrb	r2, [r3, #6]
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000994:	701a      	strb	r2, [r3, #0]
	}
	diagnostics_data[0] = current_left_1;
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8000998:	781a      	ldrb	r2, [r3, #0]
 800099a:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 800099c:	701a      	strb	r2, [r3, #0]
	diagnostics_data[1] = current_left_2;
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80009a4:	705a      	strb	r2, [r3, #1]
	diagnostics_data[2] = current_right_1;
 80009a6:	4b19      	ldr	r3, [pc, #100]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009a8:	781a      	ldrb	r2, [r3, #0]
 80009aa:	4b1b      	ldr	r3, [pc, #108]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80009ac:	709a      	strb	r2, [r3, #2]
	diagnostics_data[3] = current_right_2;
 80009ae:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80009b0:	781a      	ldrb	r2, [r3, #0]
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80009b4:	70da      	strb	r2, [r3, #3]
	diagnostics_data[4] = temp_left;
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 80009b8:	781a      	ldrb	r2, [r3, #0]
 80009ba:	4b17      	ldr	r3, [pc, #92]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80009bc:	711a      	strb	r2, [r3, #4]
	diagnostics_data[5] = temp_right;
 80009be:	4b15      	ldr	r3, [pc, #84]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80009c4:	715a      	strb	r2, [r3, #5]
	can_RxHeader.StdId = 0x0000;
 80009c6:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	200050e4 	.word	0x200050e4
 80009d8:	20005160 	.word	0x20005160
 80009dc:	20005130 	.word	0x20005130
 80009e0:	20004cc0 	.word	0x20004cc0
 80009e4:	20005124 	.word	0x20005124
 80009e8:	20004cc8 	.word	0x20004cc8
 80009ec:	20004cd8 	.word	0x20004cd8
 80009f0:	2000046f 	.word	0x2000046f
 80009f4:	20000470 	.word	0x20000470
 80009f8:	20000472 	.word	0x20000472
 80009fc:	2000512c 	.word	0x2000512c
 8000a00:	20005108 	.word	0x20005108
 8000a04:	20004ce0 	.word	0x20004ce0
 8000a08:	20004c30 	.word	0x20004c30
 8000a0c:	2000046d 	.word	0x2000046d
 8000a10:	2000046e 	.word	0x2000046e
 8000a14:	20000471 	.word	0x20000471
 8000a18:	20000474 	.word	0x20000474

08000a1c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000a24:	f00e f994 	bl	800ed50 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  gyro_handler();
 8000a28:	f003 fa4a 	bl	8003ec0 <gyro_handler>
	  osDelay(4);
 8000a2c:	2004      	movs	r0, #4
 8000a2e:	f00c ffdb 	bl	800d9e8 <osDelay>
	  accel_handler();
 8000a32:	f003 fa73 	bl	8003f1c <accel_handler>
	  osDelay(4);
 8000a36:	2004      	movs	r0, #4
 8000a38:	f00c ffd6 	bl	800d9e8 <osDelay>
	  gyro_handler();
 8000a3c:	e7f4      	b.n	8000a28 <StartDefaultTask+0xc>
	...

08000a40 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  MPU9250_getAllData(allData);
 8000a48:	4803      	ldr	r0, [pc, #12]	; (8000a58 <StartTask02+0x18>)
 8000a4a:	f000 fb91 	bl	8001170 <MPU9250_getAllData>
	  osDelay(10);
 8000a4e:	200a      	movs	r0, #10
 8000a50:	f00c ffca 	bl	800d9e8 <osDelay>
	  MPU9250_getAllData(allData);
 8000a54:	e7f8      	b.n	8000a48 <StartTask02+0x8>
 8000a56:	bf00      	nop
 8000a58:	20005118 	.word	0x20005118

08000a5c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  left_wheels_data[0] = sideDataLeftFrontWheel;
 8000a64:	4b2f      	ldr	r3, [pc, #188]	; (8000b24 <StartTask03+0xc8>)
 8000a66:	f993 3000 	ldrsb.w	r3, [r3]
 8000a6a:	b2da      	uxtb	r2, r3
 8000a6c:	4b2e      	ldr	r3, [pc, #184]	; (8000b28 <StartTask03+0xcc>)
 8000a6e:	701a      	strb	r2, [r3, #0]
	  left_wheels_data[1] = speedDataLeftFrontWheel;
 8000a70:	4b2e      	ldr	r3, [pc, #184]	; (8000b2c <StartTask03+0xd0>)
 8000a72:	f993 3000 	ldrsb.w	r3, [r3]
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b2b      	ldr	r3, [pc, #172]	; (8000b28 <StartTask03+0xcc>)
 8000a7a:	705a      	strb	r2, [r3, #1]
	  left_wheels_data[2] = sideDataLeftBackWheel;
 8000a7c:	4b2c      	ldr	r3, [pc, #176]	; (8000b30 <StartTask03+0xd4>)
 8000a7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	4b28      	ldr	r3, [pc, #160]	; (8000b28 <StartTask03+0xcc>)
 8000a86:	709a      	strb	r2, [r3, #2]
	  left_wheels_data[3] = speedDataLeftBackWheel;
 8000a88:	4b2a      	ldr	r3, [pc, #168]	; (8000b34 <StartTask03+0xd8>)
 8000a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <StartTask03+0xcc>)
 8000a92:	70da      	strb	r2, [r3, #3]
	  right_wheels_data[0] = sideDataRightFrontWheel;
 8000a94:	4b28      	ldr	r3, [pc, #160]	; (8000b38 <StartTask03+0xdc>)
 8000a96:	f993 3000 	ldrsb.w	r3, [r3]
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b27      	ldr	r3, [pc, #156]	; (8000b3c <StartTask03+0xe0>)
 8000a9e:	701a      	strb	r2, [r3, #0]
	  right_wheels_data[1] = speedDataRightFrontWheel;
 8000aa0:	4b27      	ldr	r3, [pc, #156]	; (8000b40 <StartTask03+0xe4>)
 8000aa2:	f993 3000 	ldrsb.w	r3, [r3]
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	4b24      	ldr	r3, [pc, #144]	; (8000b3c <StartTask03+0xe0>)
 8000aaa:	705a      	strb	r2, [r3, #1]
	  right_wheels_data[2] = sideDataRightBackWheel;
 8000aac:	4b25      	ldr	r3, [pc, #148]	; (8000b44 <StartTask03+0xe8>)
 8000aae:	f993 3000 	ldrsb.w	r3, [r3]
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <StartTask03+0xe0>)
 8000ab6:	709a      	strb	r2, [r3, #2]
	  right_wheels_data[3] = speedDataRightBackWheel;
 8000ab8:	4b23      	ldr	r3, [pc, #140]	; (8000b48 <StartTask03+0xec>)
 8000aba:	f993 3000 	ldrsb.w	r3, [r3]
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	4b1e      	ldr	r3, [pc, #120]	; (8000b3c <StartTask03+0xe0>)
 8000ac2:	70da      	strb	r2, [r3, #3]
	  if( HAL_CAN_AddTxMessage(&hcan1, &left_wheels_Header, left_wheels_data, &TxMailbox) == HAL_OK) {
 8000ac4:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <StartTask03+0xf0>)
 8000ac6:	4a18      	ldr	r2, [pc, #96]	; (8000b28 <StartTask03+0xcc>)
 8000ac8:	4921      	ldr	r1, [pc, #132]	; (8000b50 <StartTask03+0xf4>)
 8000aca:	4822      	ldr	r0, [pc, #136]	; (8000b54 <StartTask03+0xf8>)
 8000acc:	f004 fd6a 	bl	80055a4 <HAL_CAN_AddTxMessage>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d104      	bne.n	8000ae0 <StartTask03+0x84>
		  can2++;
 8000ad6:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <StartTask03+0xfc>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	3301      	adds	r3, #1
 8000adc:	4a1e      	ldr	r2, [pc, #120]	; (8000b58 <StartTask03+0xfc>)
 8000ade:	6013      	str	r3, [r2, #0]
	  }
	  osDelay(3);
 8000ae0:	2003      	movs	r0, #3
 8000ae2:	f00c ff81 	bl	800d9e8 <osDelay>
	  HAL_CAN_AddTxMessage(&hcan1, &right_wheels_Header, right_wheels_data, &TxMailbox);
 8000ae6:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <StartTask03+0xf0>)
 8000ae8:	4a14      	ldr	r2, [pc, #80]	; (8000b3c <StartTask03+0xe0>)
 8000aea:	491c      	ldr	r1, [pc, #112]	; (8000b5c <StartTask03+0x100>)
 8000aec:	4819      	ldr	r0, [pc, #100]	; (8000b54 <StartTask03+0xf8>)
 8000aee:	f004 fd59 	bl	80055a4 <HAL_CAN_AddTxMessage>
	  osDelay(3);
 8000af2:	2003      	movs	r0, #3
 8000af4:	f00c ff78 	bl	800d9e8 <osDelay>
//	  left_wheels_data[3] = 30;
//	  right_wheels_data[0] = 0;
//	  right_wheels_data[1] = 30;
//	  right_wheels_data[2] = 0;
//	  right_wheels_data[3] = 30;
	  rpm_left_front_handler();
 8000af8:	f003 f934 	bl	8003d64 <rpm_left_front_handler>
	  osDelay(3);
 8000afc:	2003      	movs	r0, #3
 8000afe:	f00c ff73 	bl	800d9e8 <osDelay>
	  rpm_left_back_handler();
 8000b02:	f003 f9a3 	bl	8003e4c <rpm_left_back_handler>
	  osDelay(3);
 8000b06:	2003      	movs	r0, #3
 8000b08:	f00c ff6e 	bl	800d9e8 <osDelay>
	  rpm_right_front_handler();
 8000b0c:	f003 f8f0 	bl	8003cf0 <rpm_right_front_handler>
	  osDelay(3);
 8000b10:	2003      	movs	r0, #3
 8000b12:	f00c ff69 	bl	800d9e8 <osDelay>
	  rpm_right_back_handler();
 8000b16:	f003 f95f 	bl	8003dd8 <rpm_right_back_handler>
	  osDelay(3);
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	f00c ff64 	bl	800d9e8 <osDelay>
	  left_wheels_data[0] = sideDataLeftFrontWheel;
 8000b20:	e7a0      	b.n	8000a64 <StartTask03+0x8>
 8000b22:	bf00      	nop
 8000b24:	2000046a 	.word	0x2000046a
 8000b28:	2000047c 	.word	0x2000047c
 8000b2c:	20000466 	.word	0x20000466
 8000b30:	2000046c 	.word	0x2000046c
 8000b34:	20000468 	.word	0x20000468
 8000b38:	20000469 	.word	0x20000469
 8000b3c:	20000480 	.word	0x20000480
 8000b40:	20000465 	.word	0x20000465
 8000b44:	2000046b 	.word	0x2000046b
 8000b48:	20000467 	.word	0x20000467
 8000b4c:	2000510c 	.word	0x2000510c
 8000b50:	20004c34 	.word	0x20004c34
 8000b54:	20005130 	.word	0x20005130
 8000b58:	20004cac 	.word	0x20004cac
 8000b5c:	200050f0 	.word	0x200050f0

08000b60 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	  diagnostics_data_handler();
 8000b68:	f003 f89e 	bl	8003ca8 <diagnostics_data_handler>
	  osDelay(100);
 8000b6c:	2064      	movs	r0, #100	; 0x64
 8000b6e:	f00c ff3b 	bl	800d9e8 <osDelay>
	  diagnostics_data_handler();
 8000b72:	e7f9      	b.n	8000b68 <StartTask04+0x8>

08000b74 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
	  spinOnce();
 8000b7c:	f003 f9fc 	bl	8003f78 <spinOnce>
	  osDelay(10);
 8000b80:	200a      	movs	r0, #10
 8000b82:	f00c ff31 	bl	800d9e8 <osDelay>
	  spinOnce();
 8000b86:	e7f9      	b.n	8000b7c <StartTask05+0x8>

08000b88 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void const * argument)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8000b90:	200a      	movs	r0, #10
 8000b92:	f00c ff29 	bl	800d9e8 <osDelay>
 8000b96:	e7fb      	b.n	8000b90 <StartTask06+0x8>

08000b98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d101      	bne.n	8000bae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000baa:	f004 fa99 	bl	80050e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40000400 	.word	0x40000400

08000bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <error>:
void delay(uint32_t delayTime){
	uint32_t startTime =  sysTick_Time;
	while ( (sysTick_Time - startTime) < delayTime );
}

void error(void) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000bd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd4:	481d      	ldr	r0, [pc, #116]	; (8000c4c <error+0x80>)
 8000bd6:	f005 fbcd 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000bda:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bde:	f004 fa9f 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000be2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be6:	4819      	ldr	r0, [pc, #100]	; (8000c4c <error+0x80>)
 8000be8:	f005 fbc4 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000bec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bf0:	f004 fa96 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4814      	ldr	r0, [pc, #80]	; (8000c4c <error+0x80>)
 8000bfa:	f005 fbbb 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000bfe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c02:	f004 fa8d 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000c06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <error+0x80>)
 8000c0c:	f005 fbb2 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000c10:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c14:	f004 fa84 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000c18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c1c:	480b      	ldr	r0, [pc, #44]	; (8000c4c <error+0x80>)
 8000c1e:	f005 fba9 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000c22:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c26:	f004 fa7b 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2e:	4807      	ldr	r0, [pc, #28]	; (8000c4c <error+0x80>)
 8000c30:	f005 fba0 	bl	8006374 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8000c34:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c38:	f004 fa72 	bl	8005120 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_8);
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <error+0x80>)
 8000c42:	f005 fb97 	bl	8006374 <HAL_GPIO_TogglePin>
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <sensor_io_read>:

uint8_t sensor_io_read(uint16_t DeviceAddr, uint8_t RegisterAddr) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	460a      	mov	r2, r1
 8000c5a:	80fb      	strh	r3, [r7, #6]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	717b      	strb	r3, [r7, #5]
	return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8000c60:	797a      	ldrb	r2, [r7, #5]
 8000c62:	88fb      	ldrh	r3, [r7, #6]
 8000c64:	4611      	mov	r1, r2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 f806 	bl	8000c78 <I2Cx_ReadData>
 8000c6c:	4603      	mov	r3, r0
	return HAL_OK;
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <I2Cx_ReadData>:
uint8_t sensor_io_write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value) {
	I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
	return HAL_OK;
}

uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af04      	add	r7, sp, #16
 8000c7e:	4603      	mov	r3, r0
 8000c80:	460a      	mov	r2, r1
 8000c82:	80fb      	strh	r3, [r7, #6]
 8000c84:	4613      	mov	r3, r2
 8000c86:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	73fb      	strb	r3, [r7, #15]
	value = 0;
 8000c8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ccc <I2Cx_ReadData+0x54>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Mem_Read(&hi2c1, Addr<<1, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8000c92:	88fb      	ldrh	r3, [r7, #6]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	b299      	uxth	r1, r3
 8000c98:	797b      	ldrb	r3, [r7, #5]
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ca0:	9302      	str	r3, [sp, #8]
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <I2Cx_ReadData+0x54>)
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	2301      	movs	r3, #1
 8000cac:	4808      	ldr	r0, [pc, #32]	; (8000cd0 <I2Cx_ReadData+0x58>)
 8000cae:	f005 fdb3 	bl	8006818 <HAL_I2C_Mem_Read>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <I2Cx_ReadData+0x48>
	{
	    error();
 8000cbc:	f7ff ff86 	bl	8000bcc <error>
	}
	return value;
 8000cc0:	4b02      	ldr	r3, [pc, #8]	; (8000ccc <I2Cx_ReadData+0x54>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200004c0 	.word	0x200004c0
 8000cd0:	20004c58 	.word	0x20004c58

08000cd4 <read_id>:
	if ((read_id()==0xFF)||(read_id()==0x70)||(read_id()==0x48)) {

	}
}

uint8_t read_id(void) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	ctrl = 0x00;
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <read_id+0x24>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
	ctrl = sensor_io_read(0x68, 0x75);
 8000cde:	2175      	movs	r1, #117	; 0x75
 8000ce0:	2068      	movs	r0, #104	; 0x68
 8000ce2:	f7ff ffb5 	bl	8000c50 <sensor_io_read>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <read_id+0x24>)
 8000cec:	701a      	strb	r2, [r3, #0]
	return ctrl;
 8000cee:	4b02      	ldr	r3, [pc, #8]	; (8000cf8 <read_id+0x24>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000464 	.word	0x20000464

08000cfc <MPU9250_init>:

void MPU9250_init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	//power up gyro
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);
 8000d00:	2200      	movs	r2, #0
 8000d02:	216b      	movs	r1, #107	; 0x6b
 8000d04:	2068      	movs	r0, #104	; 0x68
 8000d06:	f000 fbb3 	bl	8001470 <MPU9250_writeReg>
	//delay(100);
	MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	216b      	movs	r1, #107	; 0x6b
 8000d0e:	2068      	movs	r0, #104	; 0x68
 8000d10:	f000 fbae 	bl	8001470 <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x03);
 8000d14:	2203      	movs	r2, #3
 8000d16:	211a      	movs	r1, #26
 8000d18:	2068      	movs	r0, #104	; 0x68
 8000d1a:	f000 fba9 	bl	8001470 <MPU9250_writeReg>

	MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x04);
 8000d1e:	2204      	movs	r2, #4
 8000d20:	2119      	movs	r1, #25
 8000d22:	2068      	movs	r0, #104	; 0x68
 8000d24:	f000 fba4 	bl	8001470 <MPU9250_writeReg>
	//MPU6050_SMPLRT_DIV
	//gyro config 500

	MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x08);
 8000d28:	2208      	movs	r2, #8
 8000d2a:	211b      	movs	r1, #27
 8000d2c:	2068      	movs	r0, #104	; 0x68
 8000d2e:	f000 fb9f 	bl	8001470 <MPU9250_writeReg>
	//accel config 8g
	MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x10);
 8000d32:	2210      	movs	r2, #16
 8000d34:	211c      	movs	r1, #28
 8000d36:	2068      	movs	r0, #104	; 0x68
 8000d38:	f000 fb9a 	bl	8001470 <MPU9250_writeReg>

}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <MPU9250_calibrate>:

//void calibrateMPU9250(float * dest1, float * dest2)
void MPU9250_calibrate()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	; 0x28
 8000d44:	af00      	add	r7, sp, #0
    uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
    uint16_t ii, packet_count, fifo_count;
    //int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

    // reset device
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8000d46:	2280      	movs	r2, #128	; 0x80
 8000d48:	216b      	movs	r1, #107	; 0x6b
 8000d4a:	2068      	movs	r0, #104	; 0x68
 8000d4c:	f000 fb90 	bl	8001470 <MPU9250_writeReg>
    HAL_Delay(100);
 8000d50:	2064      	movs	r0, #100	; 0x64
 8000d52:	f004 f9e5 	bl	8005120 <HAL_Delay>

    // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
    // else use the internal oscillator, bits 2:0 = 001
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);
 8000d56:	2201      	movs	r2, #1
 8000d58:	216b      	movs	r1, #107	; 0x6b
 8000d5a:	2068      	movs	r0, #104	; 0x68
 8000d5c:	f000 fb88 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_2, 0x00);
 8000d60:	2200      	movs	r2, #0
 8000d62:	216c      	movs	r1, #108	; 0x6c
 8000d64:	2068      	movs	r0, #104	; 0x68
 8000d66:	f000 fb83 	bl	8001470 <MPU9250_writeReg>
    HAL_Delay(200);
 8000d6a:	20c8      	movs	r0, #200	; 0xc8
 8000d6c:	f004 f9d8 	bl	8005120 <HAL_Delay>

    // Configure device for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8000d70:	2200      	movs	r2, #0
 8000d72:	2138      	movs	r1, #56	; 0x38
 8000d74:	2068      	movs	r0, #104	; 0x68
 8000d76:	f000 fb7b 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2123      	movs	r1, #35	; 0x23
 8000d7e:	2068      	movs	r0, #104	; 0x68
 8000d80:	f000 fb76 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8000d84:	2200      	movs	r2, #0
 8000d86:	216b      	movs	r1, #107	; 0x6b
 8000d88:	2068      	movs	r0, #104	; 0x68
 8000d8a:	f000 fb71 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2124      	movs	r1, #36	; 0x24
 8000d92:	2068      	movs	r0, #104	; 0x68
 8000d94:	f000 fb6c 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8000d98:	2200      	movs	r2, #0
 8000d9a:	216a      	movs	r1, #106	; 0x6a
 8000d9c:	2068      	movs	r0, #104	; 0x68
 8000d9e:	f000 fb67 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8000da2:	220c      	movs	r2, #12
 8000da4:	216a      	movs	r1, #106	; 0x6a
 8000da6:	2068      	movs	r0, #104	; 0x68
 8000da8:	f000 fb62 	bl	8001470 <MPU9250_writeReg>
    HAL_Delay(15);
 8000dac:	200f      	movs	r0, #15
 8000dae:	f004 f9b7 	bl	8005120 <HAL_Delay>

    // Configure MPU6050 gyro and accelerometer for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 8000db2:	2201      	movs	r2, #1
 8000db4:	211a      	movs	r1, #26
 8000db6:	2068      	movs	r0, #104	; 0x68
 8000db8:	f000 fb5a 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2119      	movs	r1, #25
 8000dc0:	2068      	movs	r0, #104	; 0x68
 8000dc2:	f000 fb55 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	211b      	movs	r1, #27
 8000dca:	2068      	movs	r0, #104	; 0x68
 8000dcc:	f000 fb50 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	211c      	movs	r1, #28
 8000dd4:	2068      	movs	r0, #104	; 0x68
 8000dd6:	f000 fb4b 	bl	8001470 <MPU9250_writeReg>

    //uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
    uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8000dda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000dde:	84bb      	strh	r3, [r7, #36]	; 0x24

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
    MPU9250_writeReg(MPU9250_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8000de0:	2240      	movs	r2, #64	; 0x40
 8000de2:	216a      	movs	r1, #106	; 0x6a
 8000de4:	2068      	movs	r0, #104	; 0x68
 8000de6:	f000 fb43 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9150)
 8000dea:	2278      	movs	r2, #120	; 0x78
 8000dec:	2123      	movs	r1, #35	; 0x23
 8000dee:	2068      	movs	r0, #104	; 0x68
 8000df0:	f000 fb3e 	bl	8001470 <MPU9250_writeReg>
    HAL_Delay(40); // accumulate 40 samples in 40 milliseconds = 480 bytes
 8000df4:	2028      	movs	r0, #40	; 0x28
 8000df6:	f004 f993 	bl	8005120 <HAL_Delay>

    // At end of sample accumulation, turn off FIFO sensor read
    MPU9250_writeReg(MPU9250_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2123      	movs	r1, #35	; 0x23
 8000dfe:	2068      	movs	r0, #104	; 0x68
 8000e00:	f000 fb36 	bl	8001470 <MPU9250_writeReg>
    //readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
    fifo_count = MPU9250_readReg16Bit(MPU9250_ADDRESS, FIFO_COUNTH);
 8000e04:	2172      	movs	r1, #114	; 0x72
 8000e06:	2068      	movs	r0, #104	; 0x68
 8000e08:	f000 fb72 	bl	80014f0 <MPU9250_readReg16Bit>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	847b      	strh	r3, [r7, #34]	; 0x22
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8000e10:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e12:	4a58      	ldr	r2, [pc, #352]	; (8000f74 <MPU9250_calibrate+0x234>)
 8000e14:	fba2 2303 	umull	r2, r3, r2, r3
 8000e18:	08db      	lsrs	r3, r3, #3
 8000e1a:	843b      	strh	r3, [r7, #32]

    for (ii = 0; ii < packet_count; ii++)
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000e20:	e06f      	b.n	8000f02 <MPU9250_calibrate+0x1c2>
    {
        int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8000e22:	2300      	movs	r3, #0
 8000e24:	813b      	strh	r3, [r7, #8]
 8000e26:	2300      	movs	r3, #0
 8000e28:	817b      	strh	r3, [r7, #10]
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	81bb      	strh	r3, [r7, #12]
 8000e2e:	2300      	movs	r3, #0
 8000e30:	803b      	strh	r3, [r7, #0]
 8000e32:	2300      	movs	r3, #0
 8000e34:	807b      	strh	r3, [r7, #2]
 8000e36:	2300      	movs	r3, #0
 8000e38:	80bb      	strh	r3, [r7, #4]
        MPU9250_readMulti(MPU9250_ADDRESS, FIFO_R_W, data, 12); // read data for averaging
 8000e3a:	f107 0214 	add.w	r2, r7, #20
 8000e3e:	230c      	movs	r3, #12
 8000e40:	2174      	movs	r1, #116	; 0x74
 8000e42:	2068      	movs	r0, #104	; 0x68
 8000e44:	f000 fb74 	bl	8001530 <MPU9250_readMulti>
        accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 8000e48:	7d3b      	ldrb	r3, [r7, #20]
 8000e4a:	021b      	lsls	r3, r3, #8
 8000e4c:	b21a      	sxth	r2, r3
 8000e4e:	7d7b      	ldrb	r3, [r7, #21]
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	813b      	strh	r3, [r7, #8]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 8000e58:	7dbb      	ldrb	r3, [r7, #22]
 8000e5a:	021b      	lsls	r3, r3, #8
 8000e5c:	b21a      	sxth	r2, r3
 8000e5e:	7dfb      	ldrb	r3, [r7, #23]
 8000e60:	b21b      	sxth	r3, r3
 8000e62:	4313      	orrs	r3, r2
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	817b      	strh	r3, [r7, #10]
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8000e68:	7e3b      	ldrb	r3, [r7, #24]
 8000e6a:	021b      	lsls	r3, r3, #8
 8000e6c:	b21a      	sxth	r2, r3
 8000e6e:	7e7b      	ldrb	r3, [r7, #25]
 8000e70:	b21b      	sxth	r3, r3
 8000e72:	4313      	orrs	r3, r2
 8000e74:	b21b      	sxth	r3, r3
 8000e76:	81bb      	strh	r3, [r7, #12]
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8000e78:	7ebb      	ldrb	r3, [r7, #26]
 8000e7a:	021b      	lsls	r3, r3, #8
 8000e7c:	b21a      	sxth	r2, r3
 8000e7e:	7efb      	ldrb	r3, [r7, #27]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	803b      	strh	r3, [r7, #0]
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8000e88:	7f3b      	ldrb	r3, [r7, #28]
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	b21a      	sxth	r2, r3
 8000e8e:	7f7b      	ldrb	r3, [r7, #29]
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b21b      	sxth	r3, r3
 8000e96:	807b      	strh	r3, [r7, #2]
        gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 8000e98:	7fbb      	ldrb	r3, [r7, #30]
 8000e9a:	021b      	lsls	r3, r3, #8
 8000e9c:	b21a      	sxth	r2, r3
 8000e9e:	7ffb      	ldrb	r3, [r7, #31]
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	b21b      	sxth	r3, r3
 8000ea6:	80bb      	strh	r3, [r7, #4]

        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8000ea8:	4b33      	ldr	r3, [pc, #204]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4a31      	ldr	r2, [pc, #196]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000eb4:	6013      	str	r3, [r2, #0]
        accel_bias[1] += (int32_t) accel_temp[1];
 8000eb6:	4b30      	ldr	r3, [pc, #192]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a2d      	ldr	r2, [pc, #180]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000ec2:	6053      	str	r3, [r2, #4]
        accel_bias[2] += (int32_t) accel_temp[2];
 8000ec4:	4b2c      	ldr	r3, [pc, #176]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000ecc:	4413      	add	r3, r2
 8000ece:	4a2a      	ldr	r2, [pc, #168]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000ed0:	6093      	str	r3, [r2, #8]
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000eda:	4413      	add	r3, r2
 8000edc:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000ede:	6013      	str	r3, [r2, #0]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 8000ee0:	4b26      	ldr	r3, [pc, #152]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000ee8:	4413      	add	r3, r2
 8000eea:	4a24      	ldr	r2, [pc, #144]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000eec:	6053      	str	r3, [r2, #4]
        gyro_bias[2]  += (int32_t) gyro_temp[2];
 8000eee:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	4a20      	ldr	r2, [pc, #128]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000efa:	6093      	str	r3, [r2, #8]
    for (ii = 0; ii < packet_count; ii++)
 8000efc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000efe:	3301      	adds	r3, #1
 8000f00:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000f02:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f04:	8c3b      	ldrh	r3, [r7, #32]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d38b      	bcc.n	8000e22 <MPU9250_calibrate+0xe2>
    }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8000f0a:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	8c3b      	ldrh	r3, [r7, #32]
 8000f10:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f14:	4a18      	ldr	r2, [pc, #96]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f16:	6013      	str	r3, [r2, #0]
    accel_bias[1] /= (int32_t) packet_count;
 8000f18:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	8c3b      	ldrh	r3, [r7, #32]
 8000f1e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f22:	4a15      	ldr	r2, [pc, #84]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f24:	6053      	str	r3, [r2, #4]
    accel_bias[2] /= (int32_t) packet_count;
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	8c3b      	ldrh	r3, [r7, #32]
 8000f2c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f30:	4a11      	ldr	r2, [pc, #68]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f32:	6093      	str	r3, [r2, #8]
    gyro_bias[0]  /= (int32_t) packet_count;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	8c3b      	ldrh	r3, [r7, #32]
 8000f3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f3e:	4a0f      	ldr	r2, [pc, #60]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f40:	6013      	str	r3, [r2, #0]
    gyro_bias[1]  /= (int32_t) packet_count;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	8c3b      	ldrh	r3, [r7, #32]
 8000f48:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f4c:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f4e:	6053      	str	r3, [r2, #4]
    gyro_bias[2]  /= (int32_t) packet_count;
 8000f50:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	8c3b      	ldrh	r3, [r7, #32]
 8000f56:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f5a:	4a08      	ldr	r2, [pc, #32]	; (8000f7c <MPU9250_calibrate+0x23c>)
 8000f5c:	6093      	str	r3, [r2, #8]

    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	dd0c      	ble.n	8000f80 <MPU9250_calibrate+0x240>
 8000f66:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f68:	689a      	ldr	r2, [r3, #8]
 8000f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	4a02      	ldr	r2, [pc, #8]	; (8000f78 <MPU9250_calibrate+0x238>)
 8000f70:	6093      	str	r3, [r2, #8]
 8000f72:	e00b      	b.n	8000f8c <MPU9250_calibrate+0x24c>
 8000f74:	aaaaaaab 	.word	0xaaaaaaab
 8000f78:	20000490 	.word	0x20000490
 8000f7c:	20000484 	.word	0x20000484
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 8000f80:	4b78      	ldr	r3, [pc, #480]	; (8001164 <MPU9250_calibrate+0x424>)
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f86:	4413      	add	r3, r2
 8000f88:	4a76      	ldr	r2, [pc, #472]	; (8001164 <MPU9250_calibrate+0x424>)
 8000f8a:	6093      	str	r3, [r2, #8]

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8000f8c:	4b76      	ldr	r3, [pc, #472]	; (8001168 <MPU9250_calibrate+0x428>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	425b      	negs	r3, r3
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	da00      	bge.n	8000f98 <MPU9250_calibrate+0x258>
 8000f96:	3303      	adds	r3, #3
 8000f98:	109b      	asrs	r3, r3, #2
 8000f9a:	121b      	asrs	r3, r3, #8
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	753b      	strb	r3, [r7, #20]
    data[1] = (-gyro_bias[0] / 4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8000fa0:	4b71      	ldr	r3, [pc, #452]	; (8001168 <MPU9250_calibrate+0x428>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	425b      	negs	r3, r3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	da00      	bge.n	8000fac <MPU9250_calibrate+0x26c>
 8000faa:	3303      	adds	r3, #3
 8000fac:	109b      	asrs	r3, r3, #2
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	757b      	strb	r3, [r7, #21]
    data[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8000fb2:	4b6d      	ldr	r3, [pc, #436]	; (8001168 <MPU9250_calibrate+0x428>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	425b      	negs	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	da00      	bge.n	8000fbe <MPU9250_calibrate+0x27e>
 8000fbc:	3303      	adds	r3, #3
 8000fbe:	109b      	asrs	r3, r3, #2
 8000fc0:	121b      	asrs	r3, r3, #8
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	75bb      	strb	r3, [r7, #22]
    data[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8000fc6:	4b68      	ldr	r3, [pc, #416]	; (8001168 <MPU9250_calibrate+0x428>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	425b      	negs	r3, r3
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	da00      	bge.n	8000fd2 <MPU9250_calibrate+0x292>
 8000fd0:	3303      	adds	r3, #3
 8000fd2:	109b      	asrs	r3, r3, #2
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	75fb      	strb	r3, [r7, #23]
    data[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8000fd8:	4b63      	ldr	r3, [pc, #396]	; (8001168 <MPU9250_calibrate+0x428>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	425b      	negs	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	da00      	bge.n	8000fe4 <MPU9250_calibrate+0x2a4>
 8000fe2:	3303      	adds	r3, #3
 8000fe4:	109b      	asrs	r3, r3, #2
 8000fe6:	121b      	asrs	r3, r3, #8
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	763b      	strb	r3, [r7, #24]
    data[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8000fec:	4b5e      	ldr	r3, [pc, #376]	; (8001168 <MPU9250_calibrate+0x428>)
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	425b      	negs	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	da00      	bge.n	8000ff8 <MPU9250_calibrate+0x2b8>
 8000ff6:	3303      	adds	r3, #3
 8000ff8:	109b      	asrs	r3, r3, #2
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	767b      	strb	r3, [r7, #25]

    // Push gyro biases to hardware registers
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_H, data[0]);
 8000ffe:	7d3b      	ldrb	r3, [r7, #20]
 8001000:	461a      	mov	r2, r3
 8001002:	2113      	movs	r1, #19
 8001004:	2068      	movs	r0, #104	; 0x68
 8001006:	f000 fa33 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, XG_OFFSET_L, data[1]);
 800100a:	7d7b      	ldrb	r3, [r7, #21]
 800100c:	461a      	mov	r2, r3
 800100e:	2114      	movs	r1, #20
 8001010:	2068      	movs	r0, #104	; 0x68
 8001012:	f000 fa2d 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_H, data[2]);
 8001016:	7dbb      	ldrb	r3, [r7, #22]
 8001018:	461a      	mov	r2, r3
 800101a:	2115      	movs	r1, #21
 800101c:	2068      	movs	r0, #104	; 0x68
 800101e:	f000 fa27 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, YG_OFFSET_L, data[3]);
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	461a      	mov	r2, r3
 8001026:	2116      	movs	r1, #22
 8001028:	2068      	movs	r0, #104	; 0x68
 800102a:	f000 fa21 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_H, data[4]);
 800102e:	7e3b      	ldrb	r3, [r7, #24]
 8001030:	461a      	mov	r2, r3
 8001032:	2117      	movs	r1, #23
 8001034:	2068      	movs	r0, #104	; 0x68
 8001036:	f000 fa1b 	bl	8001470 <MPU9250_writeReg>
    MPU9250_writeReg(MPU9250_ADDRESS, ZG_OFFSET_L, data[5]);
 800103a:	7e7b      	ldrb	r3, [r7, #25]
 800103c:	461a      	mov	r2, r3
 800103e:	2118      	movs	r1, #24
 8001040:	2068      	movs	r0, #104	; 0x68
 8001042:	f000 fa15 	bl	8001470 <MPU9250_writeReg>
    // the accelerometer biases calculated above must be divided by 8.


     //int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
     //readBytes(MPU9250_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
     data[0] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_H);
 8001046:	2177      	movs	r1, #119	; 0x77
 8001048:	2068      	movs	r0, #104	; 0x68
 800104a:	f000 fa31 	bl	80014b0 <MPU9250_readReg>
 800104e:	4603      	mov	r3, r0
 8001050:	753b      	strb	r3, [r7, #20]
     data[1] = MPU9250_readReg(MPU9250_ADDRESS, XA_OFFSET_L);
 8001052:	2178      	movs	r1, #120	; 0x78
 8001054:	2068      	movs	r0, #104	; 0x68
 8001056:	f000 fa2b 	bl	80014b0 <MPU9250_readReg>
 800105a:	4603      	mov	r3, r0
 800105c:	757b      	strb	r3, [r7, #21]
     data[2] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_H);
 800105e:	217a      	movs	r1, #122	; 0x7a
 8001060:	2068      	movs	r0, #104	; 0x68
 8001062:	f000 fa25 	bl	80014b0 <MPU9250_readReg>
 8001066:	4603      	mov	r3, r0
 8001068:	75bb      	strb	r3, [r7, #22]
     data[3] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_L);
 800106a:	217b      	movs	r1, #123	; 0x7b
 800106c:	2068      	movs	r0, #104	; 0x68
 800106e:	f000 fa1f 	bl	80014b0 <MPU9250_readReg>
 8001072:	4603      	mov	r3, r0
 8001074:	75fb      	strb	r3, [r7, #23]
     data[4] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_H);
 8001076:	217d      	movs	r1, #125	; 0x7d
 8001078:	2068      	movs	r0, #104	; 0x68
 800107a:	f000 fa19 	bl	80014b0 <MPU9250_readReg>
 800107e:	4603      	mov	r3, r0
 8001080:	763b      	strb	r3, [r7, #24]
     data[5] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_L);
 8001082:	217e      	movs	r1, #126	; 0x7e
 8001084:	2068      	movs	r0, #104	; 0x68
 8001086:	f000 fa13 	bl	80014b0 <MPU9250_readReg>
 800108a:	4603      	mov	r3, r0
 800108c:	767b      	strb	r3, [r7, #25]
     accel_bias_reg[0] = (int32_t) (((int16_t)data[0] << 8) | data[1]  );
 800108e:	7d3b      	ldrb	r3, [r7, #20]
 8001090:	021b      	lsls	r3, r3, #8
 8001092:	7d7a      	ldrb	r2, [r7, #21]
 8001094:	4313      	orrs	r3, r2
 8001096:	4a35      	ldr	r2, [pc, #212]	; (800116c <MPU9250_calibrate+0x42c>)
 8001098:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] = (int32_t) (((int16_t)data[2] << 8) | data[3]  );
 800109a:	7dbb      	ldrb	r3, [r7, #22]
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	7dfa      	ldrb	r2, [r7, #23]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	4a32      	ldr	r2, [pc, #200]	; (800116c <MPU9250_calibrate+0x42c>)
 80010a4:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] = (int32_t) (((int16_t)data[4] << 8) | data[5]  );
 80010a6:	7e3b      	ldrb	r3, [r7, #24]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	7e7a      	ldrb	r2, [r7, #25]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	4a2f      	ldr	r2, [pc, #188]	; (800116c <MPU9250_calibrate+0x42c>)
 80010b0:	6093      	str	r3, [r2, #8]
//     accel_bias_reg[1] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
//     readBytes(MPU9250_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
//     accel_bias_reg[2] = (int32_t) (((int16_t)data[0] << 8) | data[1]);

     //uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
     uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 80010b2:	2300      	movs	r3, #0
 80010b4:	743b      	strb	r3, [r7, #16]
 80010b6:	2300      	movs	r3, #0
 80010b8:	747b      	strb	r3, [r7, #17]
 80010ba:	2300      	movs	r3, #0
 80010bc:	74bb      	strb	r3, [r7, #18]
    // for(ii = 0; ii < 3; ii++) {
    //     if((accel_bias_reg[ii] & mask)) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    // }

     // Construct total accelerometer bias, including calculated average accelerometer bias from above
     accel_bias_reg[0] -= (accel_bias[0] / 8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 80010be:	4b2b      	ldr	r3, [pc, #172]	; (800116c <MPU9250_calibrate+0x42c>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	4b28      	ldr	r3, [pc, #160]	; (8001164 <MPU9250_calibrate+0x424>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	da00      	bge.n	80010cc <MPU9250_calibrate+0x38c>
 80010ca:	3307      	adds	r3, #7
 80010cc:	10db      	asrs	r3, r3, #3
 80010ce:	425b      	negs	r3, r3
 80010d0:	4413      	add	r3, r2
 80010d2:	4a26      	ldr	r2, [pc, #152]	; (800116c <MPU9250_calibrate+0x42c>)
 80010d4:	6013      	str	r3, [r2, #0]
     accel_bias_reg[1] -= (accel_bias[1] / 8);
 80010d6:	4b25      	ldr	r3, [pc, #148]	; (800116c <MPU9250_calibrate+0x42c>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	4b22      	ldr	r3, [pc, #136]	; (8001164 <MPU9250_calibrate+0x424>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da00      	bge.n	80010e4 <MPU9250_calibrate+0x3a4>
 80010e2:	3307      	adds	r3, #7
 80010e4:	10db      	asrs	r3, r3, #3
 80010e6:	425b      	negs	r3, r3
 80010e8:	4413      	add	r3, r2
 80010ea:	4a20      	ldr	r2, [pc, #128]	; (800116c <MPU9250_calibrate+0x42c>)
 80010ec:	6053      	str	r3, [r2, #4]
     accel_bias_reg[2] -= (accel_bias[2] / 8);
 80010ee:	4b1f      	ldr	r3, [pc, #124]	; (800116c <MPU9250_calibrate+0x42c>)
 80010f0:	689a      	ldr	r2, [r3, #8]
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <MPU9250_calibrate+0x424>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	da00      	bge.n	80010fc <MPU9250_calibrate+0x3bc>
 80010fa:	3307      	adds	r3, #7
 80010fc:	10db      	asrs	r3, r3, #3
 80010fe:	425b      	negs	r3, r3
 8001100:	4413      	add	r3, r2
 8001102:	4a1a      	ldr	r2, [pc, #104]	; (800116c <MPU9250_calibrate+0x42c>)
 8001104:	6093      	str	r3, [r2, #8]

     data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8001106:	4b19      	ldr	r3, [pc, #100]	; (800116c <MPU9250_calibrate+0x42c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	121b      	asrs	r3, r3, #8
 800110c:	b2db      	uxtb	r3, r3
 800110e:	753b      	strb	r3, [r7, #20]
     data[1] = (accel_bias_reg[0])      & 0xFF;
 8001110:	4b16      	ldr	r3, [pc, #88]	; (800116c <MPU9250_calibrate+0x42c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	757b      	strb	r3, [r7, #21]
     data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001118:	7d7a      	ldrb	r2, [r7, #21]
 800111a:	7c3b      	ldrb	r3, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	b2db      	uxtb	r3, r3
 8001120:	757b      	strb	r3, [r7, #21]
     data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <MPU9250_calibrate+0x42c>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	121b      	asrs	r3, r3, #8
 8001128:	b2db      	uxtb	r3, r3
 800112a:	75bb      	strb	r3, [r7, #22]
     data[3] = (accel_bias_reg[1])      & 0xFF;
 800112c:	4b0f      	ldr	r3, [pc, #60]	; (800116c <MPU9250_calibrate+0x42c>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	75fb      	strb	r3, [r7, #23]
     data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001134:	7dfa      	ldrb	r2, [r7, #23]
 8001136:	7c7b      	ldrb	r3, [r7, #17]
 8001138:	4313      	orrs	r3, r2
 800113a:	b2db      	uxtb	r3, r3
 800113c:	75fb      	strb	r3, [r7, #23]
     data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <MPU9250_calibrate+0x42c>)
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	121b      	asrs	r3, r3, #8
 8001144:	b2db      	uxtb	r3, r3
 8001146:	763b      	strb	r3, [r7, #24]
     data[5] = (accel_bias_reg[2])      & 0xFF;
 8001148:	4b08      	ldr	r3, [pc, #32]	; (800116c <MPU9250_calibrate+0x42c>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	767b      	strb	r3, [r7, #25]
     data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8001150:	7e7a      	ldrb	r2, [r7, #25]
 8001152:	7cbb      	ldrb	r3, [r7, #18]
 8001154:	4313      	orrs	r3, r2
 8001156:	b2db      	uxtb	r3, r3
 8001158:	767b      	strb	r3, [r7, #25]
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_H, data[2]);
//     MPU9250_writeReg(MPU9250_ADDRESS, YA_OFFSET_L, data[3]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_H, data[4]);
//     MPU9250_writeReg(MPU9250_ADDRESS, ZA_OFFSET_L, data[5]);

}
 800115a:	bf00      	nop
 800115c:	3728      	adds	r7, #40	; 0x28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000490 	.word	0x20000490
 8001168:	20000484 	.word	0x20000484
 800116c:	2000049c 	.word	0x2000049c

08001170 <MPU9250_getAllData>:

void MPU9250_getAllData(int16_t *Data)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	uint8_t buffer[12];
	buffer[0] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_H);
 8001178:	2143      	movs	r1, #67	; 0x43
 800117a:	2068      	movs	r0, #104	; 0x68
 800117c:	f000 f998 	bl	80014b0 <MPU9250_readReg>
 8001180:	4603      	mov	r3, r0
 8001182:	733b      	strb	r3, [r7, #12]
	buffer[1] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_XOUT_L);
 8001184:	2144      	movs	r1, #68	; 0x44
 8001186:	2068      	movs	r0, #104	; 0x68
 8001188:	f000 f992 	bl	80014b0 <MPU9250_readReg>
 800118c:	4603      	mov	r3, r0
 800118e:	737b      	strb	r3, [r7, #13]
	buffer[2] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_H);
 8001190:	2145      	movs	r1, #69	; 0x45
 8001192:	2068      	movs	r0, #104	; 0x68
 8001194:	f000 f98c 	bl	80014b0 <MPU9250_readReg>
 8001198:	4603      	mov	r3, r0
 800119a:	73bb      	strb	r3, [r7, #14]
	buffer[3] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_YOUT_L);
 800119c:	2146      	movs	r1, #70	; 0x46
 800119e:	2068      	movs	r0, #104	; 0x68
 80011a0:	f000 f986 	bl	80014b0 <MPU9250_readReg>
 80011a4:	4603      	mov	r3, r0
 80011a6:	73fb      	strb	r3, [r7, #15]
	buffer[4] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_H);
 80011a8:	2147      	movs	r1, #71	; 0x47
 80011aa:	2068      	movs	r0, #104	; 0x68
 80011ac:	f000 f980 	bl	80014b0 <MPU9250_readReg>
 80011b0:	4603      	mov	r3, r0
 80011b2:	743b      	strb	r3, [r7, #16]
	buffer[5] = MPU9250_readReg(MPU9250_ADDRESS, GYRO_ZOUT_L);
 80011b4:	2148      	movs	r1, #72	; 0x48
 80011b6:	2068      	movs	r0, #104	; 0x68
 80011b8:	f000 f97a 	bl	80014b0 <MPU9250_readReg>
 80011bc:	4603      	mov	r3, r0
 80011be:	747b      	strb	r3, [r7, #17]
	buffer[6] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_H);
 80011c0:	213b      	movs	r1, #59	; 0x3b
 80011c2:	2068      	movs	r0, #104	; 0x68
 80011c4:	f000 f974 	bl	80014b0 <MPU9250_readReg>
 80011c8:	4603      	mov	r3, r0
 80011ca:	74bb      	strb	r3, [r7, #18]
	buffer[7] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_XOUT_L);
 80011cc:	213c      	movs	r1, #60	; 0x3c
 80011ce:	2068      	movs	r0, #104	; 0x68
 80011d0:	f000 f96e 	bl	80014b0 <MPU9250_readReg>
 80011d4:	4603      	mov	r3, r0
 80011d6:	74fb      	strb	r3, [r7, #19]
	buffer[8] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_H);
 80011d8:	213d      	movs	r1, #61	; 0x3d
 80011da:	2068      	movs	r0, #104	; 0x68
 80011dc:	f000 f968 	bl	80014b0 <MPU9250_readReg>
 80011e0:	4603      	mov	r3, r0
 80011e2:	753b      	strb	r3, [r7, #20]
	buffer[9] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_YOUT_L);
 80011e4:	213e      	movs	r1, #62	; 0x3e
 80011e6:	2068      	movs	r0, #104	; 0x68
 80011e8:	f000 f962 	bl	80014b0 <MPU9250_readReg>
 80011ec:	4603      	mov	r3, r0
 80011ee:	757b      	strb	r3, [r7, #21]
	buffer[10] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_H);
 80011f0:	213f      	movs	r1, #63	; 0x3f
 80011f2:	2068      	movs	r0, #104	; 0x68
 80011f4:	f000 f95c 	bl	80014b0 <MPU9250_readReg>
 80011f8:	4603      	mov	r3, r0
 80011fa:	75bb      	strb	r3, [r7, #22]
	buffer[11] = MPU9250_readReg(MPU9250_ADDRESS, ACCEL_ZOUT_L);
 80011fc:	2140      	movs	r1, #64	; 0x40
 80011fe:	2068      	movs	r0, #104	; 0x68
 8001200:	f000 f956 	bl	80014b0 <MPU9250_readReg>
 8001204:	4603      	mov	r3, r0
 8001206:	75fb      	strb	r3, [r7, #23]
	gyroX=(((int16_t)((uint16_t)buffer[0] << 8) + buffer[1]))/65.5f*3.14f/180.0f;
 8001208:	7b3b      	ldrb	r3, [r7, #12]
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	b21b      	sxth	r3, r3
 800120e:	461a      	mov	r2, r3
 8001210:	7b7b      	ldrb	r3, [r7, #13]
 8001212:	4413      	add	r3, r2
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800121c:	eddf 6a53 	vldr	s13, [pc, #332]	; 800136c <MPU9250_getAllData+0x1fc>
 8001220:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001224:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001370 <MPU9250_getAllData+0x200>
 8001228:	ee27 7a87 	vmul.f32	s14, s15, s14
 800122c:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001374 <MPU9250_getAllData+0x204>
 8001230:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001234:	4b50      	ldr	r3, [pc, #320]	; (8001378 <MPU9250_getAllData+0x208>)
 8001236:	edc3 7a00 	vstr	s15, [r3]
	gyroY=(((int16_t)((uint16_t)buffer[2] << 8) + buffer[3]))/65.5f*3.14f/180.0f;
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	b21b      	sxth	r3, r3
 8001240:	461a      	mov	r2, r3
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	4413      	add	r3, r2
 8001246:	ee07 3a90 	vmov	s15, r3
 800124a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800124e:	eddf 6a47 	vldr	s13, [pc, #284]	; 800136c <MPU9250_getAllData+0x1fc>
 8001252:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001256:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001370 <MPU9250_getAllData+0x200>
 800125a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800125e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8001374 <MPU9250_getAllData+0x204>
 8001262:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001266:	4b45      	ldr	r3, [pc, #276]	; (800137c <MPU9250_getAllData+0x20c>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
	gyroZ=(((int16_t)((uint16_t)buffer[4] << 8) + buffer[5]))/65.5f*3.14f/180.0f;
 800126c:	7c3b      	ldrb	r3, [r7, #16]
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	b21b      	sxth	r3, r3
 8001272:	461a      	mov	r2, r3
 8001274:	7c7b      	ldrb	r3, [r7, #17]
 8001276:	4413      	add	r3, r2
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001280:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800136c <MPU9250_getAllData+0x1fc>
 8001284:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001288:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001370 <MPU9250_getAllData+0x200>
 800128c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001290:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001374 <MPU9250_getAllData+0x204>
 8001294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001298:	4b39      	ldr	r3, [pc, #228]	; (8001380 <MPU9250_getAllData+0x210>)
 800129a:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])))/4096.0f*9.8f;
 800129e:	7cbb      	ldrb	r3, [r7, #18]
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	461a      	mov	r2, r3
 80012a6:	7cfb      	ldrb	r3, [r7, #19]
 80012a8:	4413      	add	r3, r2
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b2:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001384 <MPU9250_getAllData+0x214>
 80012b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ba:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001388 <MPU9250_getAllData+0x218>
 80012be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c2:	4b32      	ldr	r3, [pc, #200]	; (800138c <MPU9250_getAllData+0x21c>)
 80012c4:	edc3 7a00 	vstr	s15, [r3]
	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])))/4096.0f*9.8f;
 80012c8:	7d3b      	ldrb	r3, [r7, #20]
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	7d7b      	ldrb	r3, [r7, #21]
 80012d2:	4413      	add	r3, r2
 80012d4:	ee07 3a90 	vmov	s15, r3
 80012d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012dc:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001384 <MPU9250_getAllData+0x214>
 80012e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001388 <MPU9250_getAllData+0x218>
 80012e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ec:	4b28      	ldr	r3, [pc, #160]	; (8001390 <MPU9250_getAllData+0x220>)
 80012ee:	edc3 7a00 	vstr	s15, [r3]
	accelZ=(((int16_t)((uint16_t)buffer[10] << 8) + buffer[11]))/4096.0f*9.8f;
 80012f2:	7dbb      	ldrb	r3, [r7, #22]
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	b21b      	sxth	r3, r3
 80012f8:	461a      	mov	r2, r3
 80012fa:	7dfb      	ldrb	r3, [r7, #23]
 80012fc:	4413      	add	r3, r2
 80012fe:	ee07 3a90 	vmov	s15, r3
 8001302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001306:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001384 <MPU9250_getAllData+0x214>
 800130a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001388 <MPU9250_getAllData+0x218>
 8001312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001316:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <MPU9250_getAllData+0x224>)
 8001318:	edc3 7a00 	vstr	s15, [r3]
	gyroX_filtered = filter(gyroX);
 800131c:	4b16      	ldr	r3, [pc, #88]	; (8001378 <MPU9250_getAllData+0x208>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	eeb0 0a67 	vmov.f32	s0, s15
 8001326:	f000 f83d 	bl	80013a4 <filter>
 800132a:	eef0 7a40 	vmov.f32	s15, s0
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <MPU9250_getAllData+0x228>)
 8001330:	edc3 7a00 	vstr	s15, [r3]
	gyroY_filtered = filter(gyroY);
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <MPU9250_getAllData+0x20c>)
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	eeb0 0a67 	vmov.f32	s0, s15
 800133e:	f000 f831 	bl	80013a4 <filter>
 8001342:	eef0 7a40 	vmov.f32	s15, s0
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <MPU9250_getAllData+0x22c>)
 8001348:	edc3 7a00 	vstr	s15, [r3]
	gyroZ_filtered = filter(gyroZ);
 800134c:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MPU9250_getAllData+0x210>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	eeb0 0a67 	vmov.f32	s0, s15
 8001356:	f000 f825 	bl	80013a4 <filter>
 800135a:	eef0 7a40 	vmov.f32	s15, s0
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MPU9250_getAllData+0x230>)
 8001360:	edc3 7a00 	vstr	s15, [r3]
//	accelX=((((int16_t)((uint16_t)buffer[6] << 8) + buffer[7])));
//	accelY=((((int16_t)((uint16_t)buffer[8] << 8) + buffer[9])));
//	accelZ=((((int16_t)((uint16_t)buffer[10] << 8) + buffer[11])));
	//accelX_offset=(((int16_t)((uint16_t)buffer[6] << 8) + buffer[7]))/4096.0f*9.8f;
}
 8001364:	bf00      	nop
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	42830000 	.word	0x42830000
 8001370:	4048f5c3 	.word	0x4048f5c3
 8001374:	43340000 	.word	0x43340000
 8001378:	20004cb0 	.word	0x20004cb0
 800137c:	20005158 	.word	0x20005158
 8001380:	20004ccc 	.word	0x20004ccc
 8001384:	45800000 	.word	0x45800000
 8001388:	411ccccd 	.word	0x411ccccd
 800138c:	20004c2c 	.word	0x20004c2c
 8001390:	20004c24 	.word	0x20004c24
 8001394:	20005110 	.word	0x20005110
 8001398:	20005114 	.word	0x20005114
 800139c:	200050ec 	.word	0x200050ec
 80013a0:	2000515c 	.word	0x2000515c

080013a4 <filter>:

float filter(float val) { //функция фильтрации
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	ed87 0a01 	vstr	s0, [r7, #4]
	Pc = P + varProcess;
 80013ae:	4b28      	ldr	r3, [pc, #160]	; (8001450 <filter+0xac>)
 80013b0:	ed93 7a00 	vldr	s14, [r3]
 80013b4:	4b27      	ldr	r3, [pc, #156]	; (8001454 <filter+0xb0>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013be:	4b26      	ldr	r3, [pc, #152]	; (8001458 <filter+0xb4>)
 80013c0:	edc3 7a00 	vstr	s15, [r3]
	G = Pc/(Pc + varVolt);
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <filter+0xb4>)
 80013c6:	edd3 6a00 	vldr	s13, [r3]
 80013ca:	4b23      	ldr	r3, [pc, #140]	; (8001458 <filter+0xb4>)
 80013cc:	ed93 7a00 	vldr	s14, [r3]
 80013d0:	4b22      	ldr	r3, [pc, #136]	; (800145c <filter+0xb8>)
 80013d2:	edd3 7a00 	vldr	s15, [r3]
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013de:	4b20      	ldr	r3, [pc, #128]	; (8001460 <filter+0xbc>)
 80013e0:	edc3 7a00 	vstr	s15, [r3]
	P = (1-G)*Pc;
 80013e4:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <filter+0xbc>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013f2:	4b19      	ldr	r3, [pc, #100]	; (8001458 <filter+0xb4>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <filter+0xac>)
 80013fe:	edc3 7a00 	vstr	s15, [r3]
	Xp = Xe;
 8001402:	4b18      	ldr	r3, [pc, #96]	; (8001464 <filter+0xc0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a18      	ldr	r2, [pc, #96]	; (8001468 <filter+0xc4>)
 8001408:	6013      	str	r3, [r2, #0]
	Zp = Xp;
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <filter+0xc4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a17      	ldr	r2, [pc, #92]	; (800146c <filter+0xc8>)
 8001410:	6013      	str	r3, [r2, #0]
	Xe = G*(val-Zp)+Xp; // "фильтрованное" значение
 8001412:	4b16      	ldr	r3, [pc, #88]	; (800146c <filter+0xc8>)
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ed97 7a01 	vldr	s14, [r7, #4]
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <filter+0xbc>)
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ee27 7a27 	vmul.f32	s14, s14, s15
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <filter+0xc4>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <filter+0xc0>)
 8001436:	edc3 7a00 	vstr	s15, [r3]
return(Xe);
 800143a:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <filter+0xc0>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	ee07 3a90 	vmov	s15, r3
}
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	20000004 	.word	0x20000004
 8001454:	20000000 	.word	0x20000000
 8001458:	200004ac 	.word	0x200004ac
 800145c:	200004a8 	.word	0x200004a8
 8001460:	200004b0 	.word	0x200004b0
 8001464:	200004bc 	.word	0x200004bc
 8001468:	200004b4 	.word	0x200004b4
 800146c:	200004b8 	.word	0x200004b8

08001470 <MPU9250_writeReg>:

void MPU9250_writeReg(uint16_t Addr, uint8_t reg, uint8_t value)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af02      	add	r7, sp, #8
 8001476:	4603      	mov	r3, r0
 8001478:	80fb      	strh	r3, [r7, #6]
 800147a:	460b      	mov	r3, r1
 800147c:	717b      	strb	r3, [r7, #5]
 800147e:	4613      	mov	r3, r2
 8001480:	713b      	strb	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = reg;
 8001482:	797b      	ldrb	r3, [r7, #5]
 8001484:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8001486:	793b      	ldrb	r3, [r7, #4]
 8001488:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 2, 1000);
 800148a:	88fb      	ldrh	r3, [r7, #6]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	b299      	uxth	r1, r3
 8001490:	f107 020c 	add.w	r2, r7, #12
 8001494:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	2302      	movs	r3, #2
 800149c:	4803      	ldr	r0, [pc, #12]	; (80014ac <MPU9250_writeReg+0x3c>)
 800149e:	f005 f8bd 	bl	800661c <HAL_I2C_Master_Transmit>
}
 80014a2:	bf00      	nop
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20004c58 	.word	0x20004c58

080014b0 <MPU9250_readReg>:
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(Addr << 1), buf, 5, 1000);
}

// Read an 8-bit register
uint8_t MPU9250_readReg(uint16_t Addr, uint8_t reg)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b088      	sub	sp, #32
 80014b4:	af04      	add	r7, sp, #16
 80014b6:	4603      	mov	r3, r0
 80014b8:	460a      	mov	r2, r1
 80014ba:	80fb      	strh	r3, [r7, #6]
 80014bc:	4613      	mov	r3, r2
 80014be:	717b      	strb	r3, [r7, #5]
  uint8_t value;
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, &value, 1, 1000);
 80014c0:	88fb      	ldrh	r3, [r7, #6]
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	b299      	uxth	r1, r3
 80014c6:	797b      	ldrb	r3, [r7, #5]
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ce:	9302      	str	r3, [sp, #8]
 80014d0:	2301      	movs	r3, #1
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	f107 030f 	add.w	r3, r7, #15
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2301      	movs	r3, #1
 80014dc:	4803      	ldr	r0, [pc, #12]	; (80014ec <MPU9250_readReg+0x3c>)
 80014de:	f005 f99b 	bl	8006818 <HAL_I2C_Mem_Read>
  return value;
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20004c58 	.word	0x20004c58

080014f0 <MPU9250_readReg16Bit>:

// Read a 16-bit register
uint16_t MPU9250_readReg16Bit(uint16_t Addr, uint8_t reg)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	460a      	mov	r2, r1
 80014fa:	80fb      	strh	r3, [r7, #6]
 80014fc:	4613      	mov	r3, r2
 80014fe:	717b      	strb	r3, [r7, #5]
  uint16_t value;
  uint8_t buff[2];
  MPU9250_readMulti(Addr, reg, buff, 2);
 8001500:	f107 0208 	add.w	r2, r7, #8
 8001504:	7979      	ldrb	r1, [r7, #5]
 8001506:	88f8      	ldrh	r0, [r7, #6]
 8001508:	2302      	movs	r3, #2
 800150a:	f000 f811 	bl	8001530 <MPU9250_readMulti>
  uint16_t tmp;
  tmp = buff[0];
 800150e:	7a3b      	ldrb	r3, [r7, #8]
 8001510:	81fb      	strh	r3, [r7, #14]
  tmp <<= 8;
 8001512:	89fb      	ldrh	r3, [r7, #14]
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	81fb      	strh	r3, [r7, #14]
  tmp |= buff[1];
 8001518:	7a7b      	ldrb	r3, [r7, #9]
 800151a:	b29a      	uxth	r2, r3
 800151c:	89fb      	ldrh	r3, [r7, #14]
 800151e:	4313      	orrs	r3, r2
 8001520:	81fb      	strh	r3, [r7, #14]
  value = tmp;
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	81bb      	strh	r3, [r7, #12]
  return value;
 8001526:	89bb      	ldrh	r3, [r7, #12]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <MPU9250_readMulti>:
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void MPU9250_readMulti(uint16_t Addr, uint8_t reg, uint8_t * dst, uint8_t count)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af04      	add	r7, sp, #16
 8001536:	603a      	str	r2, [r7, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4603      	mov	r3, r0
 800153c:	80fb      	strh	r3, [r7, #6]
 800153e:	460b      	mov	r3, r1
 8001540:	717b      	strb	r3, [r7, #5]
 8001542:	4613      	mov	r3, r2
 8001544:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(Addr << 1), reg, 1, dst, count, 1000);
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	b299      	uxth	r1, r3
 800154c:	797b      	ldrb	r3, [r7, #5]
 800154e:	b298      	uxth	r0, r3
 8001550:	793b      	ldrb	r3, [r7, #4]
 8001552:	b29b      	uxth	r3, r3
 8001554:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001558:	9202      	str	r2, [sp, #8]
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2301      	movs	r3, #1
 8001562:	4602      	mov	r2, r0
 8001564:	4803      	ldr	r0, [pc, #12]	; (8001574 <MPU9250_readMulti+0x44>)
 8001566:	f005 f957 	bl	8006818 <HAL_I2C_Mem_Read>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20004c58 	.word	0x20004c58

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_MspInit+0x58>)
 8001584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001586:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <HAL_MspInit+0x58>)
 8001588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800158c:	6453      	str	r3, [r2, #68]	; 0x44
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <HAL_MspInit+0x58>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <HAL_MspInit+0x58>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	4a0b      	ldr	r2, [pc, #44]	; (80015d0 <HAL_MspInit+0x58>)
 80015a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a8:	6413      	str	r3, [r2, #64]	; 0x40
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_MspInit+0x58>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2100      	movs	r1, #0
 80015ba:	2005      	movs	r0, #5
 80015bc:	f004 fce6 	bl	8005f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80015c0:	2005      	movs	r0, #5
 80015c2:	f004 fcff 	bl	8005fc4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a21      	ldr	r2, [pc, #132]	; (8001678 <HAL_CAN_MspInit+0xa4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d13c      	bne.n	8001670 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b20      	ldr	r3, [pc, #128]	; (800167c <HAL_CAN_MspInit+0xa8>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	4a1f      	ldr	r2, [pc, #124]	; (800167c <HAL_CAN_MspInit+0xa8>)
 8001600:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001604:	6413      	str	r3, [r2, #64]	; 0x40
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <HAL_CAN_MspInit+0xa8>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	4b19      	ldr	r3, [pc, #100]	; (800167c <HAL_CAN_MspInit+0xa8>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a18      	ldr	r2, [pc, #96]	; (800167c <HAL_CAN_MspInit+0xa8>)
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <HAL_CAN_MspInit+0xa8>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800162e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001640:	2309      	movs	r3, #9
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4619      	mov	r1, r3
 800164a:	480d      	ldr	r0, [pc, #52]	; (8001680 <HAL_CAN_MspInit+0xac>)
 800164c:	f004 fcf8 	bl	8006040 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2014      	movs	r0, #20
 8001656:	f004 fc99 	bl	8005f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800165a:	2014      	movs	r0, #20
 800165c:	f004 fcb2 	bl	8005fc4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001660:	2200      	movs	r2, #0
 8001662:	2100      	movs	r1, #0
 8001664:	2015      	movs	r0, #21
 8001666:	f004 fc91 	bl	8005f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800166a:	2015      	movs	r0, #21
 800166c:	f004 fcaa 	bl	8005fc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001670:	bf00      	nop
 8001672:	3728      	adds	r7, #40	; 0x28
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40006400 	.word	0x40006400
 800167c:	40023800 	.word	0x40023800
 8001680:	40020400 	.word	0x40020400

08001684 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a1d      	ldr	r2, [pc, #116]	; (8001718 <HAL_I2C_MspInit+0x94>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d133      	bne.n	800170e <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b1c      	ldr	r3, [pc, #112]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a1b      	ldr	r2, [pc, #108]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b19      	ldr	r3, [pc, #100]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016c2:	23c0      	movs	r3, #192	; 0xc0
 80016c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c6:	2312      	movs	r3, #18
 80016c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ca:	2301      	movs	r3, #1
 80016cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ce:	2303      	movs	r3, #3
 80016d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016d2:	2304      	movs	r3, #4
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	4619      	mov	r1, r3
 80016dc:	4810      	ldr	r0, [pc, #64]	; (8001720 <HAL_I2C_MspInit+0x9c>)
 80016de:	f004 fcaf 	bl	8006040 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	4b0d      	ldr	r3, [pc, #52]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	4a0c      	ldr	r2, [pc, #48]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016f0:	6413      	str	r3, [r2, #64]	; 0x40
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <HAL_I2C_MspInit+0x98>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	201f      	movs	r0, #31
 8001704:	f004 fc42 	bl	8005f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001708:	201f      	movs	r0, #31
 800170a:	f004 fc5b 	bl	8005fc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800170e:	bf00      	nop
 8001710:	3728      	adds	r7, #40	; 0x28
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40005400 	.word	0x40005400
 800171c:	40023800 	.word	0x40023800
 8001720:	40020400 	.word	0x40020400

08001724 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08c      	sub	sp, #48	; 0x30
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001734:	2200      	movs	r2, #0
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	201d      	movs	r0, #29
 800173a:	f004 fc27 	bl	8005f8c <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800173e:	201d      	movs	r0, #29
 8001740:	f004 fc40 	bl	8005fc4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <HAL_InitTick+0xa4>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174c:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <HAL_InitTick+0xa4>)
 800174e:	f043 0302 	orr.w	r3, r3, #2
 8001752:	6413      	str	r3, [r2, #64]	; 0x40
 8001754:	4b1c      	ldr	r3, [pc, #112]	; (80017c8 <HAL_InitTick+0xa4>)
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001760:	f107 0210 	add.w	r2, r7, #16
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4611      	mov	r1, r2
 800176a:	4618      	mov	r0, r3
 800176c:	f008 ff30 	bl	800a5d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001770:	f008 ff1a 	bl	800a5a8 <HAL_RCC_GetPCLK1Freq>
 8001774:	4603      	mov	r3, r0
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177c:	4a13      	ldr	r2, [pc, #76]	; (80017cc <HAL_InitTick+0xa8>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	0c9b      	lsrs	r3, r3, #18
 8001784:	3b01      	subs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <HAL_InitTick+0xac>)
 800178a:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <HAL_InitTick+0xb0>)
 800178c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_InitTick+0xac>)
 8001790:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001794:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001796:	4a0e      	ldr	r2, [pc, #56]	; (80017d0 <HAL_InitTick+0xac>)
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_InitTick+0xac>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_InitTick+0xac>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80017a8:	4809      	ldr	r0, [pc, #36]	; (80017d0 <HAL_InitTick+0xac>)
 80017aa:	f008 ff43 	bl	800a634 <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d104      	bne.n	80017be <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80017b4:	4806      	ldr	r0, [pc, #24]	; (80017d0 <HAL_InitTick+0xac>)
 80017b6:	f008 ff72 	bl	800a69e <HAL_TIM_Base_Start_IT>
 80017ba:	4603      	mov	r3, r0
 80017bc:	e000      	b.n	80017c0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	431bde83 	.word	0x431bde83
 80017d0:	20005184 	.word	0x20005184
 80017d4:	40000400 	.word	0x40000400

080017d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <HardFault_Handler+0x4>

080017ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <MemManage_Handler+0x4>

080017f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <BusFault_Handler+0x4>

080017f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <UsageFault_Handler+0x4>

080017fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <CAN1_RX0_IRQHandler+0x10>)
 8001822:	f004 f8d2 	bl	80059ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20005130 	.word	0x20005130

08001830 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001834:	4802      	ldr	r0, [pc, #8]	; (8001840 <CAN1_RX1_IRQHandler+0x10>)
 8001836:	f004 f8c8 	bl	80059ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20005130 	.word	0x20005130

08001844 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001848:	4802      	ldr	r0, [pc, #8]	; (8001854 <TIM3_IRQHandler+0x10>)
 800184a:	f008 ff4c 	bl	800a6e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20005184 	.word	0x20005184

08001858 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800185c:	4802      	ldr	r0, [pc, #8]	; (8001868 <I2C1_EV_IRQHandler+0x10>)
 800185e:	f005 fa01 	bl	8006c64 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20004c58 	.word	0x20004c58

0800186c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001870:	4802      	ldr	r0, [pc, #8]	; (800187c <OTG_FS_IRQHandler+0x10>)
 8001872:	f007 fa2b 	bl	8008ccc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20006298 	.word	0x20006298

08001880 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
	return 1;
 8001884:	2301      	movs	r3, #1
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_kill>:

int _kill(int pid, int sig)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800189a:	f00d ffa3 	bl	800f7e4 <__errno>
 800189e:	4602      	mov	r2, r0
 80018a0:	2316      	movs	r3, #22
 80018a2:	6013      	str	r3, [r2, #0]
	return -1;
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <_exit>:

void _exit (int status)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ffe7 	bl	8001890 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018c2:	e7fe      	b.n	80018c2 <_exit+0x12>

080018c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018cc:	4a14      	ldr	r2, [pc, #80]	; (8001920 <_sbrk+0x5c>)
 80018ce:	4b15      	ldr	r3, [pc, #84]	; (8001924 <_sbrk+0x60>)
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d8:	4b13      	ldr	r3, [pc, #76]	; (8001928 <_sbrk+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d102      	bne.n	80018e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <_sbrk+0x64>)
 80018e2:	4a12      	ldr	r2, [pc, #72]	; (800192c <_sbrk+0x68>)
 80018e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <_sbrk+0x64>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d207      	bcs.n	8001904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f4:	f00d ff76 	bl	800f7e4 <__errno>
 80018f8:	4602      	mov	r2, r0
 80018fa:	230c      	movs	r3, #12
 80018fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001902:	e009      	b.n	8001918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001904:	4b08      	ldr	r3, [pc, #32]	; (8001928 <_sbrk+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800190a:	4b07      	ldr	r3, [pc, #28]	; (8001928 <_sbrk+0x64>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	4a05      	ldr	r2, [pc, #20]	; (8001928 <_sbrk+0x64>)
 8001914:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001916:	68fb      	ldr	r3, [r7, #12]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20020000 	.word	0x20020000
 8001924:	00000400 	.word	0x00000400
 8001928:	200004c4 	.word	0x200004c4
 800192c:	200066a8 	.word	0x200066a8

08001930 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <SystemInit+0x28>)
 8001936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800193a:	4a07      	ldr	r2, [pc, #28]	; (8001958 <SystemInit+0x28>)
 800193c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001940:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <SystemInit+0x28>)
 8001946:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800194a:	609a      	str	r2, [r3, #8]
#endif
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800195c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001994 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001960:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001962:	e003      	b.n	800196c <LoopCopyDataInit>

08001964 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001966:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001968:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800196a:	3104      	adds	r1, #4

0800196c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800196c:	480b      	ldr	r0, [pc, #44]	; (800199c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001970:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001972:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001974:	d3f6      	bcc.n	8001964 <CopyDataInit>
  ldr  r2, =_sbss
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001978:	e002      	b.n	8001980 <LoopFillZerobss>

0800197a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800197a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800197c:	f842 3b04 	str.w	r3, [r2], #4

08001980 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001982:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001984:	d3f9      	bcc.n	800197a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001986:	f7ff ffd3 	bl	8001930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800198a:	f00d ff31 	bl	800f7f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800198e:	f7fe fdc1 	bl	8000514 <main>
  bx  lr    
 8001992:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001994:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001998:	080101ac 	.word	0x080101ac
  ldr  r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019a0:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 80019a4:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 80019a8:	200066a4 	.word	0x200066a4

080019ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC_IRQHandler>
	...

080019b0 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	0a5a      	lsrs	r2, r3, #9
 80019c0:	490f      	ldr	r1, [pc, #60]	; (8001a00 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80019c2:	fba1 1202 	umull	r1, r2, r1, r2
 80019c6:	09d2      	lsrs	r2, r2, #7
 80019c8:	490e      	ldr	r1, [pc, #56]	; (8001a04 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 80019ca:	fb01 f202 	mul.w	r2, r1, r2
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	0a5b      	lsrs	r3, r3, #9
 80019d8:	4a09      	ldr	r2, [pc, #36]	; (8001a00 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80019da:	fba2 2303 	umull	r2, r3, r2, r3
 80019de:	09db      	lsrs	r3, r3, #7
 80019e0:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	441a      	add	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	601a      	str	r2, [r3, #0]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	00044b83 	.word	0x00044b83
 8001a04:	3b9aca00 	.word	0x3b9aca00

08001a08 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8001a08:	b480      	push	{r7}
 8001a0a:	b087      	sub	sp, #28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	ed87 0a00 	vstr	s0, [r7]
  {
    const int32_t* val = (int32_t*) &f;
 8001a14:	463b      	mov	r3, r7
 8001a16:	613b      	str	r3, [r7, #16]
    int32_t exp = ((*val >> 23) & 255);
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	15db      	asrs	r3, r3, #23
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	617b      	str	r3, [r7, #20]
    if (exp != 0)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x28>
    {
      exp += 1023 - 127;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001a2e:	617b      	str	r3, [r7, #20]
    }

    int32_t sig = *val;
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]
    *(outbuffer++) = 0;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	607a      	str	r2, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig << 5) & 0xff;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	0159      	lsls	r1, r3, #5
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	b2ca      	uxtb	r2, r1
 8001a60:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 3) & 0xff;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	10d9      	asrs	r1, r3, #3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	1c5a      	adds	r2, r3, #1
 8001a6a:	607a      	str	r2, [r7, #4]
 8001a6c:	b2ca      	uxtb	r2, r1
 8001a6e:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 11) & 0xff;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	12d9      	asrs	r1, r3, #11
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	b2ca      	uxtb	r2, r1
 8001a7c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	b25a      	sxtb	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	14db      	asrs	r3, r3, #19
 8001a88:	b25b      	sxtb	r3, r3
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	4313      	orrs	r3, r2
 8001a92:	b259      	sxtb	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	b2ca      	uxtb	r2, r1
 8001a9c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	111b      	asrs	r3, r3, #4
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	1c59      	adds	r1, r3, #1
 8001aa8:	6079      	str	r1, [r7, #4]
 8001aaa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 8001ab2:	edd7 7a00 	vldr	s15, [r7]
 8001ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	d508      	bpl.n	8001ad2 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0xca>
    {
      *(outbuffer - 1) |= 0x80;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	781a      	ldrb	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 8001ad2:	2308      	movs	r3, #8
  }
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	371c      	adds	r7, #28
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  {
    uint32_t* val = (uint32_t*)f;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	60fb      	str	r3, [r7, #12]
    inbuffer += 3;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3303      	adds	r3, #3
 8001af2:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	607a      	str	r2, [r7, #4]
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	095b      	lsrs	r3, r3, #5
 8001afe:	f003 0207 	and.w	r2, r3, #7
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	607a      	str	r2, [r7, #4]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	00da      	lsls	r2, r3, #3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	431a      	orrs	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	607a      	str	r2, [r7, #4]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	02da      	lsls	r2, r3, #11
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	04db      	lsls	r3, r3, #19
 8001b38:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	601a      	str	r2, [r3, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	607a      	str	r2, [r7, #4]
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	091b      	lsrs	r3, r3, #4
 8001b4c:	f003 030f 	and.w	r3, r3, #15
 8001b50:	60bb      	str	r3, [r7, #8]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	011b      	lsls	r3, r3, #4
 8001b58:	f403 62fe 	and.w	r2, r3, #2032	; 0x7f0
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	60bb      	str	r3, [r7, #8]
    if (exp != 0)
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d008      	beq.n	8001b7a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x9a>
    {
      *val |= ((exp) - 1023 + 127) << 23;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8001b72:	05db      	lsls	r3, r3, #23
 8001b74:	431a      	orrs	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	601a      	str	r2, [r3, #0]
    }

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	607a      	str	r2, [r7, #4]
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	061b      	lsls	r3, r3, #24
 8001b84:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	601a      	str	r2, [r3, #0]

    return 8;
 8001b92:	2308      	movs	r3, #8
  }
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
	...

08001bc4 <_ZN3ros3MsgC1Ev>:
class Msg
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <_ZN3ros3MsgC1Ev+0x1c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	08010188 	.word	0x08010188

08001be4 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
      data()
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ffe8 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8001bf4:	4a06      	ldr	r2, [pc, #24]	; (8001c10 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff ffce 	bl	8001ba0 <_ZN3ros4TimeC1Ev>
    {
    }
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	08010170 	.word	0x08010170

08001c14 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6859      	ldr	r1, [r3, #4]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	b2ca      	uxtb	r2, r1
 8001c2e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	0a19      	lsrs	r1, r3, #8
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	b2ca      	uxtb	r2, r1
 8001c40:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	0c19      	lsrs	r1, r3, #16
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	b2ca      	uxtb	r2, r1
 8001c52:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	0e19      	lsrs	r1, r3, #24
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	3303      	adds	r3, #3
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	4413      	add	r3, r2
 8001c62:	b2ca      	uxtb	r2, r1
 8001c64:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	3304      	adds	r3, #4
 8001c6a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6899      	ldr	r1, [r3, #8]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	4413      	add	r3, r2
 8001c76:	b2ca      	uxtb	r2, r1
 8001c78:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	0a19      	lsrs	r1, r3, #8
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	3301      	adds	r3, #1
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	b2ca      	uxtb	r2, r1
 8001c8a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	0c19      	lsrs	r1, r3, #16
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	3302      	adds	r3, #2
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	4413      	add	r3, r2
 8001c9a:	b2ca      	uxtb	r2, r1
 8001c9c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	0e19      	lsrs	r1, r3, #24
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	3303      	adds	r3, #3
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	b2ca      	uxtb	r2, r1
 8001cae:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	60fb      	str	r3, [r7, #12]
      return offset;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
    }
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	6839      	ldr	r1, [r7, #0]
 8001cea:	440b      	add	r3, r1
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	021b      	lsls	r3, r3, #8
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3302      	adds	r3, #2
 8001cfe:	6839      	ldr	r1, [r7, #0]
 8001d00:	440b      	add	r3, r1
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	041b      	lsls	r3, r3, #16
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3303      	adds	r3, #3
 8001d14:	6839      	ldr	r1, [r7, #0]
 8001d16:	440b      	add	r3, r1
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	061b      	lsls	r3, r3, #24
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	3304      	adds	r3, #4
 8001d26:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	6839      	ldr	r1, [r7, #0]
 8001d40:	440b      	add	r3, r1
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	431a      	orrs	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	3302      	adds	r3, #2
 8001d54:	6839      	ldr	r1, [r7, #0]
 8001d56:	440b      	add	r3, r1
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	041b      	lsls	r3, r3, #16
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3303      	adds	r3, #3
 8001d6a:	6839      	ldr	r1, [r7, #0]
 8001d6c:	440b      	add	r3, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	061b      	lsls	r3, r3, #24
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	60fb      	str	r3, [r7, #12]
     return offset;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    }
 8001d80:	4618      	mov	r0, r3
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	0800fbdc 	.word	0x0800fbdc

08001da8 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	4b03      	ldr	r3, [pc, #12]	; (8001dc0 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8001db2:	4618      	mov	r0, r3
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	0800fbec 	.word	0x0800fbec

08001dc4 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fef8 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8001dd4:	4a0b      	ldr	r2, [pc, #44]	; (8001e04 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	809a      	strh	r2, [r3, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a07      	ldr	r2, [pc, #28]	; (8001e08 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001dea:	60da      	str	r2, [r3, #12]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001df0:	611a      	str	r2, [r3, #16]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	615a      	str	r2, [r3, #20]
    {
    }
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	08010158 	.word	0x08010158
 8001e08:	0800fc10 	.word	0x0800fc10

08001e0c <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	8899      	ldrh	r1, [r3, #4]
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	4413      	add	r3, r2
 8001e24:	b2ca      	uxtb	r2, r1
 8001e26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	889b      	ldrh	r3, [r3, #4]
 8001e2c:	0a1b      	lsrs	r3, r3, #8
 8001e2e:	b299      	uxth	r1, r3
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	3301      	adds	r3, #1
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	4413      	add	r3, r2
 8001e38:	b2ca      	uxtb	r2, r1
 8001e3a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	3302      	adds	r3, #2
 8001e40:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe f9c2 	bl	80001d0 <strlen>
 8001e4c:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	4413      	add	r3, r2
 8001e54:	69b9      	ldr	r1, [r7, #24]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f002 f8a0 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	3304      	adds	r3, #4
 8001e60:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	18d0      	adds	r0, r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f00d fcf2 	bl	800f858 <memcpy>
      offset += length_topic_name;
 8001e74:	69fa      	ldr	r2, [r7, #28]
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4413      	add	r3, r2
 8001e7a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe f9a5 	bl	80001d0 <strlen>
 8001e86:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	6979      	ldr	r1, [r7, #20]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f002 f883 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3304      	adds	r3, #4
 8001e9a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	18d0      	adds	r0, r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f00d fcd5 	bl	800f858 <memcpy>
      offset += length_message_type;
 8001eae:	69fa      	ldr	r2, [r7, #28]
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe f988 	bl	80001d0 <strlen>
 8001ec0:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	683a      	ldr	r2, [r7, #0]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	6939      	ldr	r1, [r7, #16]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f002 f866 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	3304      	adds	r3, #4
 8001ed4:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	18d0      	adds	r0, r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	f00d fcb8 	bl	800f858 <memcpy>
      offset += length_md5sum;
 8001ee8:	69fa      	ldr	r2, [r7, #28]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4413      	add	r3, r2
 8001eee:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8001ef6:	68f9      	ldr	r1, [r7, #12]
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	4413      	add	r3, r2
 8001efe:	b2ca      	uxtb	r2, r1
 8001f00:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	0a19      	lsrs	r1, r3, #8
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b2ca      	uxtb	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	0c19      	lsrs	r1, r3, #16
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3302      	adds	r3, #2
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	b2ca      	uxtb	r2, r1
 8001f20:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	0e19      	lsrs	r1, r3, #24
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	3303      	adds	r3, #3
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	b2ca      	uxtb	r2, r1
 8001f30:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3304      	adds	r3, #4
 8001f36:	61fb      	str	r3, [r7, #28]
      return offset;
 8001f38:	69fb      	ldr	r3, [r7, #28]
    }
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b08a      	sub	sp, #40	; 0x28
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	4413      	add	r3, r2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	889b      	ldrh	r3, [r3, #4]
 8001f62:	b21a      	sxth	r2, r3
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	3301      	adds	r3, #1
 8001f68:	6839      	ldr	r1, [r7, #0]
 8001f6a:	440b      	add	r3, r1
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	4313      	orrs	r3, r2
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	3302      	adds	r3, #2
 8001f80:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	441a      	add	r2, r3
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f002 f822 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	3304      	adds	r3, #4
 8001f98:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d20c      	bcs.n	8001fc4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	441a      	add	r2, r3
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6839      	ldr	r1, [r7, #0]
 8001fb6:	440b      	add	r3, r1
 8001fb8:	7812      	ldrb	r2, [r2, #0]
 8001fba:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8001fc2:	e7ec      	b.n	8001f9e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	4413      	add	r3, r2
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	441a      	add	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	441a      	add	r2, r3
 8001fee:	f107 0310 	add.w	r3, r7, #16
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f001 ffef 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	623b      	str	r3, [r7, #32]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	4413      	add	r3, r2
 800200a:	6a3a      	ldr	r2, [r7, #32]
 800200c:	429a      	cmp	r2, r3
 800200e:	d20c      	bcs.n	800202a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	441a      	add	r2, r3
 8002016:	6a3b      	ldr	r3, [r7, #32]
 8002018:	3b01      	subs	r3, #1
 800201a:	6839      	ldr	r1, [r7, #0]
 800201c:	440b      	add	r3, r1
 800201e:	7812      	ldrb	r2, [r2, #0]
 8002020:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002022:	6a3b      	ldr	r3, [r7, #32]
 8002024:	3301      	adds	r3, #1
 8002026:	623b      	str	r3, [r7, #32]
 8002028:	e7ec      	b.n	8002004 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4413      	add	r3, r2
 8002030:	3b01      	subs	r3, #1
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	4413      	add	r3, r2
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	3b01      	subs	r3, #1
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	441a      	add	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	4413      	add	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	441a      	add	r2, r3
 8002054:	f107 030c 	add.w	r3, r7, #12
 8002058:	4611      	mov	r1, r2
 800205a:	4618      	mov	r0, r3
 800205c:	f001 ffbc 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	3304      	adds	r3, #4
 8002064:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	61fb      	str	r3, [r7, #28]
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4413      	add	r3, r2
 8002070:	69fa      	ldr	r2, [r7, #28]
 8002072:	429a      	cmp	r2, r3
 8002074:	d20c      	bcs.n	8002090 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	441a      	add	r2, r3
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	3b01      	subs	r3, #1
 8002080:	6839      	ldr	r1, [r7, #0]
 8002082:	440b      	add	r3, r1
 8002084:	7812      	ldrb	r2, [r2, #0]
 8002086:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	3301      	adds	r3, #1
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	e7ec      	b.n	800206a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4413      	add	r3, r2
 8002096:	3b01      	subs	r3, #1
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	4413      	add	r3, r2
 800209c:	2200      	movs	r2, #0
 800209e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	441a      	add	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	4413      	add	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	6839      	ldr	r1, [r7, #0]
 80020be:	440a      	add	r2, r1
 80020c0:	7812      	ldrb	r2, [r2, #0]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	3301      	adds	r3, #1
 80020cc:	6839      	ldr	r1, [r7, #0]
 80020ce:	440b      	add	r3, r1
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	3302      	adds	r3, #2
 80020de:	6839      	ldr	r1, [r7, #0]
 80020e0:	440b      	add	r3, r1
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	041b      	lsls	r3, r3, #16
 80020e6:	4313      	orrs	r3, r2
 80020e8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	3303      	adds	r3, #3
 80020f0:	6839      	ldr	r1, [r7, #0]
 80020f2:	440b      	add	r3, r1
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	061b      	lsls	r3, r3, #24
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80020fc:	68ba      	ldr	r2, [r7, #8]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	3304      	adds	r3, #4
 8002106:	61bb      	str	r3, [r7, #24]
     return offset;
 8002108:	69bb      	ldr	r3, [r7, #24]
    }
 800210a:	4618      	mov	r0, r3
 800210c:	3728      	adds	r7, #40	; 0x28
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	0800fc14 	.word	0x0800fc14

08002130 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	4b03      	ldr	r3, [pc, #12]	; (8002148 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	0800fc30 	.word	0x0800fc30

0800214c <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff fd34 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 800215c:	4a06      	ldr	r2, [pc, #24]	; (8002178 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	711a      	strb	r2, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a04      	ldr	r2, [pc, #16]	; (800217c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800216c:	609a      	str	r2, [r3, #8]
    {
    }
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	08010140 	.word	0x08010140
 800217c:	0800fc10 	.word	0x0800fc10

08002180 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	4413      	add	r3, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	7912      	ldrb	r2, [r2, #4]
 8002198:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3301      	adds	r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7fe f813 	bl	80001d0 <strlen>
 80021aa:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	4413      	add	r3, r2
 80021b2:	68b9      	ldr	r1, [r7, #8]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f001 fef1 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	3304      	adds	r3, #4
 80021be:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	18d0      	adds	r0, r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	4619      	mov	r1, r3
 80021ce:	f00d fb43 	bl	800f858 <memcpy>
      offset += length_msg;
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4413      	add	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
      return offset;
 80021da:	68fb      	ldr	r3, [r7, #12]
    }
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	4413      	add	r3, r2
 80021f8:	781a      	ldrb	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	3301      	adds	r3, #1
 8002202:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	441a      	add	r2, r3
 800220a:	f107 030c 	add.w	r3, r7, #12
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f001 fee1 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	3304      	adds	r3, #4
 800221a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4413      	add	r3, r2
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	429a      	cmp	r2, r3
 800222a:	d20c      	bcs.n	8002246 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	441a      	add	r2, r3
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	3b01      	subs	r3, #1
 8002236:	6839      	ldr	r1, [r7, #0]
 8002238:	440b      	add	r3, r1
 800223a:	7812      	ldrb	r2, [r2, #0]
 800223c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	3301      	adds	r3, #1
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	e7ec      	b.n	8002220 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4413      	add	r3, r2
 800224c:	3b01      	subs	r3, #1
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	4413      	add	r3, r2
 8002252:	2200      	movs	r2, #0
 8002254:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	3b01      	subs	r3, #1
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	441a      	add	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4413      	add	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
     return offset;
 800226a:	693b      	ldr	r3, [r7, #16]
    }
 800226c:	4618      	mov	r0, r3
 800226e:	3718      	adds	r7, #24
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	0800fc54 	.word	0x0800fc54

08002290 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	4b03      	ldr	r3, [pc, #12]	; (80022a8 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	0800fc68 	.word	0x0800fc68

080022ac <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fc84 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 80022bc:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	61da      	str	r2, [r3, #28]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	08010128 	.word	0x08010128

080022f4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6859      	ldr	r1, [r3, #4]
 8002306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	4413      	add	r3, r2
 800230c:	b2ca      	uxtb	r2, r1
 800230e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	0a19      	lsrs	r1, r3, #8
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	3301      	adds	r3, #1
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	4413      	add	r3, r2
 800231e:	b2ca      	uxtb	r2, r1
 8002320:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	0c19      	lsrs	r1, r3, #16
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	3302      	adds	r3, #2
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	4413      	add	r3, r2
 8002330:	b2ca      	uxtb	r2, r1
 8002332:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	0e19      	lsrs	r1, r3, #24
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	3303      	adds	r3, #3
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	4413      	add	r3, r2
 8002342:	b2ca      	uxtb	r2, r1
 8002344:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	3304      	adds	r3, #4
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 800234c:	2300      	movs	r3, #0
 800234e:	623b      	str	r3, [r7, #32]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	6a3a      	ldr	r2, [r7, #32]
 8002356:	429a      	cmp	r2, r3
 8002358:	d22b      	bcs.n	80023b2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68da      	ldr	r2, [r3, #12]
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002368:	6939      	ldr	r1, [r7, #16]
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	4413      	add	r3, r2
 8002370:	b2ca      	uxtb	r2, r1
 8002372:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	0a19      	lsrs	r1, r3, #8
 8002378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237a:	3301      	adds	r3, #1
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	4413      	add	r3, r2
 8002380:	b2ca      	uxtb	r2, r1
 8002382:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	0c19      	lsrs	r1, r3, #16
 8002388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238a:	3302      	adds	r3, #2
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	4413      	add	r3, r2
 8002390:	b2ca      	uxtb	r2, r1
 8002392:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	0e19      	lsrs	r1, r3, #24
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	3303      	adds	r3, #3
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	b2ca      	uxtb	r2, r1
 80023a2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	3304      	adds	r3, #4
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	3301      	adds	r3, #1
 80023ae:	623b      	str	r3, [r7, #32]
 80023b0:	e7ce      	b.n	8002350 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6919      	ldr	r1, [r3, #16]
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	4413      	add	r3, r2
 80023bc:	b2ca      	uxtb	r2, r1
 80023be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	0a19      	lsrs	r1, r3, #8
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	3301      	adds	r3, #1
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	4413      	add	r3, r2
 80023ce:	b2ca      	uxtb	r2, r1
 80023d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	0c19      	lsrs	r1, r3, #16
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	3302      	adds	r3, #2
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	b2ca      	uxtb	r2, r1
 80023e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	0e19      	lsrs	r1, r3, #24
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	3303      	adds	r3, #3
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	4413      	add	r3, r2
 80023f2:	b2ca      	uxtb	r2, r1
 80023f4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	3304      	adds	r3, #4
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	69fa      	ldr	r2, [r7, #28]
 8002406:	429a      	cmp	r2, r3
 8002408:	d22b      	bcs.n	8002462 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699a      	ldr	r2, [r3, #24]
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002418:	68f9      	ldr	r1, [r7, #12]
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	4413      	add	r3, r2
 8002420:	b2ca      	uxtb	r2, r1
 8002422:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	0a19      	lsrs	r1, r3, #8
 8002428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242a:	3301      	adds	r3, #1
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	4413      	add	r3, r2
 8002430:	b2ca      	uxtb	r2, r1
 8002432:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	0c19      	lsrs	r1, r3, #16
 8002438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243a:	3302      	adds	r3, #2
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	4413      	add	r3, r2
 8002440:	b2ca      	uxtb	r2, r1
 8002442:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	0e19      	lsrs	r1, r3, #24
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	3303      	adds	r3, #3
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	4413      	add	r3, r2
 8002450:	b2ca      	uxtb	r2, r1
 8002452:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	3304      	adds	r3, #4
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3301      	adds	r3, #1
 800245e:	61fb      	str	r3, [r7, #28]
 8002460:	e7ce      	b.n	8002400 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	69d9      	ldr	r1, [r3, #28]
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	4413      	add	r3, r2
 800246c:	b2ca      	uxtb	r2, r1
 800246e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	0a19      	lsrs	r1, r3, #8
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	3301      	adds	r3, #1
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	4413      	add	r3, r2
 800247e:	b2ca      	uxtb	r2, r1
 8002480:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	0c19      	lsrs	r1, r3, #16
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	3302      	adds	r3, #2
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	4413      	add	r3, r2
 8002490:	b2ca      	uxtb	r2, r1
 8002492:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	0e19      	lsrs	r1, r3, #24
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	3303      	adds	r3, #3
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	4413      	add	r3, r2
 80024a2:	b2ca      	uxtb	r2, r1
 80024a4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	3304      	adds	r3, #4
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80024ac:	2300      	movs	r3, #0
 80024ae:	61bb      	str	r3, [r7, #24]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	69db      	ldr	r3, [r3, #28]
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d228      	bcs.n	800250c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	4413      	add	r3, r2
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fd fe82 	bl	80001d0 <strlen>
 80024cc:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80024ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	4413      	add	r3, r2
 80024d4:	6979      	ldr	r1, [r7, #20]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f001 fd60 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80024dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024de:	3304      	adds	r3, #4
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	18d0      	adds	r0, r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	4619      	mov	r1, r3
 80024f8:	f00d f9ae 	bl	800f858 <memcpy>
      offset += length_stringsi;
 80024fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	4413      	add	r3, r2
 8002502:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	3301      	adds	r3, #1
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	e7d1      	b.n	80024b0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800250e:	4618      	mov	r0, r3
 8002510:	3728      	adds	r7, #40	; 0x28
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002516:	b580      	push	{r7, lr}
 8002518:	b08e      	sub	sp, #56	; 0x38
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
 800251e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	4413      	add	r3, r2
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800252e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002530:	3301      	adds	r3, #1
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	4413      	add	r3, r2
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	021b      	lsls	r3, r3, #8
 800253a:	6a3a      	ldr	r2, [r7, #32]
 800253c:	4313      	orrs	r3, r2
 800253e:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002542:	3302      	adds	r3, #2
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	4413      	add	r3, r2
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	041b      	lsls	r3, r3, #16
 800254c:	6a3a      	ldr	r2, [r7, #32]
 800254e:	4313      	orrs	r3, r2
 8002550:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002554:	3303      	adds	r3, #3
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	4413      	add	r3, r2
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	6a3a      	ldr	r2, [r7, #32]
 8002560:	4313      	orrs	r3, r2
 8002562:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002566:	3304      	adds	r3, #4
 8002568:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	6a3a      	ldr	r2, [r7, #32]
 8002570:	429a      	cmp	r2, r3
 8002572:	d90a      	bls.n	800258a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4619      	mov	r1, r3
 800257e:	4610      	mov	r0, r2
 8002580:	f00d fa26 	bl	800f9d0 <realloc>
 8002584:	4602      	mov	r2, r0
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a3a      	ldr	r2, [r7, #32]
 800258e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002590:	2300      	movs	r3, #0
 8002592:	633b      	str	r3, [r7, #48]	; 0x30
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800259a:	429a      	cmp	r2, r3
 800259c:	d236      	bcs.n	800260c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025a6:	6839      	ldr	r1, [r7, #0]
 80025a8:	440a      	add	r2, r1
 80025aa:	7812      	ldrb	r2, [r2, #0]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b4:	3301      	adds	r3, #1
 80025b6:	6839      	ldr	r1, [r7, #0]
 80025b8:	440b      	add	r3, r1
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	021b      	lsls	r3, r3, #8
 80025be:	4313      	orrs	r3, r2
 80025c0:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c6:	3302      	adds	r3, #2
 80025c8:	6839      	ldr	r1, [r7, #0]
 80025ca:	440b      	add	r3, r1
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	041b      	lsls	r3, r3, #16
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d8:	3303      	adds	r3, #3
 80025da:	6839      	ldr	r1, [r7, #0]
 80025dc:	440b      	add	r3, r1
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	061b      	lsls	r3, r3, #24
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 80025ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ee:	3304      	adds	r3, #4
 80025f0:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	3208      	adds	r2, #8
 8002600:	6812      	ldr	r2, [r2, #0]
 8002602:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002606:	3301      	adds	r3, #1
 8002608:	633b      	str	r3, [r7, #48]	; 0x30
 800260a:	e7c3      	b.n	8002594 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800260c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	4413      	add	r3, r2
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002618:	3301      	adds	r3, #1
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	4413      	add	r3, r2
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	021b      	lsls	r3, r3, #8
 8002622:	69fa      	ldr	r2, [r7, #28]
 8002624:	4313      	orrs	r3, r2
 8002626:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800262a:	3302      	adds	r3, #2
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	4413      	add	r3, r2
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	041b      	lsls	r3, r3, #16
 8002634:	69fa      	ldr	r2, [r7, #28]
 8002636:	4313      	orrs	r3, r2
 8002638:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800263a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800263c:	3303      	adds	r3, #3
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	4413      	add	r3, r2
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	061b      	lsls	r3, r3, #24
 8002646:	69fa      	ldr	r2, [r7, #28]
 8002648:	4313      	orrs	r3, r2
 800264a:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 800264c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800264e:	3304      	adds	r3, #4
 8002650:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	69fa      	ldr	r2, [r7, #28]
 8002658:	429a      	cmp	r2, r3
 800265a:	d90a      	bls.n	8002672 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699a      	ldr	r2, [r3, #24]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4619      	mov	r1, r3
 8002666:	4610      	mov	r0, r2
 8002668:	f00d f9b2 	bl	800f9d0 <realloc>
 800266c:	4602      	mov	r2, r0
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002678:	2300      	movs	r3, #0
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002682:	429a      	cmp	r2, r3
 8002684:	d236      	bcs.n	80026f4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800268e:	6839      	ldr	r1, [r7, #0]
 8002690:	440a      	add	r2, r1
 8002692:	7812      	ldrb	r2, [r2, #0]
 8002694:	4313      	orrs	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800269c:	3301      	adds	r3, #1
 800269e:	6839      	ldr	r1, [r7, #0]
 80026a0:	440b      	add	r3, r1
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ae:	3302      	adds	r3, #2
 80026b0:	6839      	ldr	r1, [r7, #0]
 80026b2:	440b      	add	r3, r1
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	041b      	lsls	r3, r3, #16
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c0:	3303      	adds	r3, #3
 80026c2:	6839      	ldr	r1, [r7, #0]
 80026c4:	440b      	add	r3, r1
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	061b      	lsls	r3, r3, #24
 80026ca:	4313      	orrs	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	3304      	adds	r3, #4
 80026d8:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699a      	ldr	r2, [r3, #24]
 80026de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	3214      	adds	r2, #20
 80026e8:	6812      	ldr	r2, [r2, #0]
 80026ea:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 80026ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ee:	3301      	adds	r3, #1
 80026f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026f2:	e7c3      	b.n	800267c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80026f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	4413      	add	r3, r2
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80026fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002700:	3301      	adds	r3, #1
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	4413      	add	r3, r2
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002712:	3302      	adds	r3, #2
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	4413      	add	r3, r2
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	041b      	lsls	r3, r3, #16
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	4313      	orrs	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002724:	3303      	adds	r3, #3
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	4413      	add	r3, r2
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	061b      	lsls	r3, r3, #24
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002736:	3304      	adds	r3, #4
 8002738:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	429a      	cmp	r2, r3
 8002742:	d90a      	bls.n	800275a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4619      	mov	r1, r3
 800274e:	4610      	mov	r0, r2
 8002750:	f00d f93e 	bl	800f9d0 <realloc>
 8002754:	4602      	mov	r2, r0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002760:	2300      	movs	r3, #0
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800276a:	429a      	cmp	r2, r3
 800276c:	d23f      	bcs.n	80027ee <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 800276e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	441a      	add	r2, r3
 8002774:	f107 030c 	add.w	r3, r7, #12
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f001 fc2c 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002782:	3304      	adds	r3, #4
 8002784:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4413      	add	r3, r2
 8002790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002792:	429a      	cmp	r2, r3
 8002794:	d20c      	bcs.n	80027b0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	441a      	add	r2, r3
 800279c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279e:	3b01      	subs	r3, #1
 80027a0:	6839      	ldr	r1, [r7, #0]
 80027a2:	440b      	add	r3, r1
 80027a4:	7812      	ldrb	r2, [r2, #0]
 80027a6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	3301      	adds	r3, #1
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
 80027ae:	e7ec      	b.n	800278a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 80027b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4413      	add	r3, r2
 80027b6:	3b01      	subs	r3, #1
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 80027c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c2:	3b01      	subs	r3, #1
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	441a      	add	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 80027cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4413      	add	r3, r2
 80027d2:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	3220      	adds	r2, #32
 80027e2:	6812      	ldr	r2, [r2, #0]
 80027e4:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 80027e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027e8:	3301      	adds	r3, #1
 80027ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80027ec:	e7ba      	b.n	8002764 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 80027ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80027f0:	4618      	mov	r0, r3
 80027f2:	3738      	adds	r7, #56	; 0x38
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8002802:	4618      	mov	r0, r3
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	0800ffec 	.word	0x0800ffec

08002814 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	0800fc8c 	.word	0x0800fc8c

08002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
 800283c:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	605a      	str	r2, [r3, #4]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	611a      	str	r2, [r3, #16]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
 8002866:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68d8      	ldr	r0, [r3, #12]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6891      	ldr	r1, [r2, #8]
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	4798      	blx	r3
 800287c:	4603      	mov	r3, r0
  };
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
  }
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <_ZN13STM32HardwareC1Ev>:
extern struct ringbuffer rb;

class STM32Hardware
{
public:
	STM32Hardware() {
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
	}
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <_ZN13STM32Hardware4initEv>:

	void init() {
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <_ZN13STM32Hardware4readEv>:

	// Read a byte of data from ROS connection.
	// If no data , returns -1
	int read()
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	{
		uint32_t r;
		uint8_t ch = -1;
 80028d0:	23ff      	movs	r3, #255	; 0xff
 80028d2:	72fb      	strb	r3, [r7, #11]

		r = ringbuffer_getchar(&rb, &ch);
 80028d4:	f107 030b 	add.w	r3, r7, #11
 80028d8:	4619      	mov	r1, r3
 80028da:	4807      	ldr	r0, [pc, #28]	; (80028f8 <_ZN13STM32Hardware4readEv+0x30>)
 80028dc:	f002 fb56 	bl	8004f8c <_Z18ringbuffer_getcharP10ringbufferPh>
 80028e0:	60f8      	str	r0, [r7, #12]

		if (1 == r)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <_ZN13STM32Hardware4readEv+0x24>
			return ch;
 80028e8:	7afb      	ldrb	r3, [r7, #11]
 80028ea:	e001      	b.n	80028f0 <_ZN13STM32Hardware4readEv+0x28>
		else
			return -1;
 80028ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	200004c8 	.word	0x200004c8

080028fc <_ZN13STM32Hardware5writeEPhi>:


	// Send a byte of data to ROS connection
	void write(uint8_t* data, int length)
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
	{
		CDC_Transmit_FS(data, length);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	b29b      	uxth	r3, r3
 800290c:	4619      	mov	r1, r3
 800290e:	68b8      	ldr	r0, [r7, #8]
 8002910:	f00c fb0a 	bl	800ef28 <CDC_Transmit_FS>
	}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <_ZN13STM32Hardware4timeEv>:

	// Returns milliseconds since start of program
	unsigned long time(void)
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
	{
		return HAL_GetTick();
 8002924:	f002 fbf0 	bl	8005108 <HAL_GetTick>
 8002928:	4603      	mov	r3, r0
	}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <_ZN8std_msgs4Int8C1Ev>:
  {
    public:
      typedef int8_t _data_type;
      _data_type data;

    Int8():
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
      data(0)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff f940 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8002944:	4a05      	ldr	r2, [pc, #20]	; (800295c <_ZN8std_msgs4Int8C1Ev+0x28>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	711a      	strb	r2, [r3, #4]
    {
    }
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	080100e4 	.word	0x080100e4

08002960 <_ZNK8std_msgs4Int89serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002974:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	4413      	add	r3, r2
 800297c:	7a3a      	ldrb	r2, [r7, #8]
 800297e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3301      	adds	r3, #1
 8002984:	60fb      	str	r3, [r7, #12]
      return offset;
 8002986:	68fb      	ldr	r3, [r7, #12]
    }
 8002988:	4618      	mov	r0, r3
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <_ZN8std_msgs4Int811deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80029a6:	7a3a      	ldrb	r2, [r7, #8]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6839      	ldr	r1, [r7, #0]
 80029ac:	440b      	add	r3, r1
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 80029b6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	3301      	adds	r3, #1
 80029c2:	60fb      	str	r3, [r7, #12]
     return offset;
 80029c4:	68fb      	ldr	r3, [r7, #12]
    }
 80029c6:	4618      	mov	r0, r3
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
	...

080029d4 <_ZN8std_msgs4Int87getTypeEv>:

    const char * getType(){ return "std_msgs/Int8"; };
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <_ZN8std_msgs4Int87getTypeEv+0x18>)
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	0800fcb0 	.word	0x0800fcb0

080029f0 <_ZN8std_msgs4Int86getMD5Ev>:
    const char * getMD5(){ return "27ffa0c9c4b8fb8492252bcad9e5c57b"; };
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <_ZN8std_msgs4Int86getMD5Ev+0x18>)
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	0800fcc0 	.word	0x0800fcc0

08002a0c <_ZN8std_msgs5UInt8C1Ev>:
  {
    public:
      typedef uint8_t _data_type;
      _data_type data;

    UInt8():
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
      data(0)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff f8d4 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8002a1c:	4a05      	ldr	r2, [pc, #20]	; (8002a34 <_ZN8std_msgs5UInt8C1Ev+0x28>)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	711a      	strb	r2, [r3, #4]
    {
    }
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	080100cc 	.word	0x080100cc

08002a38 <_ZNK8std_msgs5UInt89serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	7912      	ldrb	r2, [r2, #4]
 8002a50:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	3301      	adds	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
      return offset;
 8002a58:	68fb      	ldr	r3, [r7, #12]
    }
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <_ZN8std_msgs5UInt811deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002a66:	b480      	push	{r7}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
 8002a6e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
      this->data =  ((uint8_t) (*(inbuffer + offset)));
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	4413      	add	r3, r2
 8002a7a:	781a      	ldrb	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3301      	adds	r3, #1
 8002a84:	60fb      	str	r3, [r7, #12]
     return offset;
 8002a86:	68fb      	ldr	r3, [r7, #12]
    }
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <_ZN8std_msgs5UInt87getTypeEv>:

    const char * getType(){ return "std_msgs/UInt8"; };
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	4b03      	ldr	r3, [pc, #12]	; (8002aac <_ZN8std_msgs5UInt87getTypeEv+0x18>)
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	0800fce4 	.word	0x0800fce4

08002ab0 <_ZN8std_msgs5UInt86getMD5Ev>:
    const char * getMD5(){ return "7c8164229e7d2c17eb95e9231617fdee"; };
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	4b03      	ldr	r3, [pc, #12]	; (8002ac8 <_ZN8std_msgs5UInt86getMD5Ev+0x18>)
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	0800fcf4 	.word	0x0800fcf4

08002acc <_ZN8std_msgs19MultiArrayDimensionC1Ev>:
      typedef uint32_t _size_type;
      _size_type size;
      typedef uint32_t _stride_type;
      _stride_type stride;

    MultiArrayDimension():
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
      label(""),
      size(0),
      stride(0)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f874 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8002adc:	4a08      	ldr	r2, [pc, #32]	; (8002b00 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x34>)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x38>)
 8002ae6:	605a      	str	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	609a      	str	r2, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	60da      	str	r2, [r3, #12]
    {
    }
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4618      	mov	r0, r3
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	080100b4 	.word	0x080100b4
 8002b04:	0800fc10 	.word	0x0800fc10

08002b08 <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
      uint32_t length_label = strlen(this->label);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fd fb58 	bl	80001d0 <strlen>
 8002b20:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_label);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	4413      	add	r3, r2
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f001 fa36 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	3304      	adds	r3, #4
 8002b34:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->label, length_label);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	18d0      	adds	r0, r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	4619      	mov	r1, r3
 8002b44:	f00c fe88 	bl	800f858 <memcpy>
      offset += length_label;
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6899      	ldr	r1, [r3, #8]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	4413      	add	r3, r2
 8002b5a:	b2ca      	uxtb	r2, r1
 8002b5c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	0a19      	lsrs	r1, r3, #8
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	3301      	adds	r3, #1
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	b2ca      	uxtb	r2, r1
 8002b6e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	0c19      	lsrs	r1, r3, #16
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	3302      	adds	r3, #2
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	b2ca      	uxtb	r2, r1
 8002b80:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	0e19      	lsrs	r1, r3, #24
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	3303      	adds	r3, #3
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	4413      	add	r3, r2
 8002b90:	b2ca      	uxtb	r2, r1
 8002b92:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->size);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3304      	adds	r3, #4
 8002b98:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68d9      	ldr	r1, [r3, #12]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	b2ca      	uxtb	r2, r1
 8002ba6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	0a19      	lsrs	r1, r3, #8
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	b2ca      	uxtb	r2, r1
 8002bb8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	0c19      	lsrs	r1, r3, #16
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3302      	adds	r3, #2
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	b2ca      	uxtb	r2, r1
 8002bca:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	0e19      	lsrs	r1, r3, #24
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3303      	adds	r3, #3
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	4413      	add	r3, r2
 8002bda:	b2ca      	uxtb	r2, r1
 8002bdc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stride);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	3304      	adds	r3, #4
 8002be2:	60fb      	str	r3, [r7, #12]
      return offset;
 8002be4:	68fb      	ldr	r3, [r7, #12]
    }
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
 8002bf6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	613b      	str	r3, [r7, #16]
      uint32_t length_label;
      arrToVar(length_label, (inbuffer + offset));
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	441a      	add	r2, r3
 8002c02:	f107 030c 	add.w	r3, r7, #12
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f001 f9e5 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	3304      	adds	r3, #4
 8002c12:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d20c      	bcs.n	8002c3e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	441a      	add	r2, r3
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	6839      	ldr	r1, [r7, #0]
 8002c30:	440b      	add	r3, r1
 8002c32:	7812      	ldrb	r2, [r2, #0]
 8002c34:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	e7ec      	b.n	8002c18 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_label-1]=0;
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4413      	add	r3, r2
 8002c44:	3b01      	subs	r3, #1
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	4413      	add	r3, r2
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]
      this->label = (char *)(inbuffer + offset-1);
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	3b01      	subs	r3, #1
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	441a      	add	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	605a      	str	r2, [r3, #4]
      offset += length_label;
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4413      	add	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	4413      	add	r3, r2
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	3301      	adds	r3, #1
 8002c78:	6839      	ldr	r1, [r7, #0]
 8002c7a:	440b      	add	r3, r1
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	021b      	lsls	r3, r3, #8
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	3302      	adds	r3, #2
 8002c8e:	6839      	ldr	r1, [r7, #0]
 8002c90:	440b      	add	r3, r1
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	041b      	lsls	r3, r3, #16
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	3303      	adds	r3, #3
 8002ca4:	6839      	ldr	r1, [r7, #0]
 8002ca6:	440b      	add	r3, r1
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	061b      	lsls	r3, r3, #24
 8002cac:	431a      	orrs	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->size);
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	613b      	str	r3, [r7, #16]
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	6839      	ldr	r1, [r7, #0]
 8002cd0:	440b      	add	r3, r1
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	021b      	lsls	r3, r3, #8
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	68da      	ldr	r2, [r3, #12]
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	3302      	adds	r3, #2
 8002ce4:	6839      	ldr	r1, [r7, #0]
 8002ce6:	440b      	add	r3, r1
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	041b      	lsls	r3, r3, #16
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	3303      	adds	r3, #3
 8002cfa:	6839      	ldr	r1, [r7, #0]
 8002cfc:	440b      	add	r3, r1
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	061b      	lsls	r3, r3, #24
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stride);
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	613b      	str	r3, [r7, #16]
     return offset;
 8002d0e:	693b      	ldr	r3, [r7, #16]
    }
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayDimension"; };
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x18>)
 8002d22:	4618      	mov	r0, r3
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	0800fd18 	.word	0x0800fd18

08002d34 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
    const char * getMD5(){ return "4cd0c83a8683deae40ecdac60e53bfa8"; };
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x18>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	0800fd38 	.word	0x0800fd38

08002d50 <_ZN8std_msgs16MultiArrayLayoutC1Ev>:
      _dim_type st_dim;
      _dim_type * dim;
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
      dim_length(0), dim(NULL),
      data_offset(0)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe ff32 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8002d60:	4a0a      	ldr	r2, [pc, #40]	; (8002d8c <_ZN8std_msgs16MultiArrayLayoutC1Ev+0x3c>)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	605a      	str	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3308      	adds	r3, #8
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff feab 	bl	8002acc <_ZN8std_msgs19MultiArrayDimensionC1Ev>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61da      	str	r2, [r3, #28]
    {
    }
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	0801009c 	.word	0x0801009c

08002d90 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6859      	ldr	r1, [r3, #4]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	4413      	add	r3, r2
 8002da8:	b2ca      	uxtb	r2, r1
 8002daa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	0a19      	lsrs	r1, r3, #8
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	3301      	adds	r3, #1
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	4413      	add	r3, r2
 8002dba:	b2ca      	uxtb	r2, r1
 8002dbc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	0c19      	lsrs	r1, r3, #16
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	3302      	adds	r3, #2
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	b2ca      	uxtb	r2, r1
 8002dce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	0e19      	lsrs	r1, r3, #24
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	3303      	adds	r3, #3
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	4413      	add	r3, r2
 8002dde:	b2ca      	uxtb	r2, r1
 8002de0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->dim_length);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	3304      	adds	r3, #4
 8002de6:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002de8:	2300      	movs	r3, #0
 8002dea:	60bb      	str	r3, [r7, #8]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d218      	bcs.n	8002e28 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x98>
      offset += this->dim[i].serialize(outbuffer + offset);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699a      	ldr	r2, [r3, #24]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	18d0      	adds	r0, r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	699a      	ldr	r2, [r3, #24]
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	4413      	add	r3, r2
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	6839      	ldr	r1, [r7, #0]
 8002e12:	440a      	add	r2, r1
 8002e14:	4611      	mov	r1, r2
 8002e16:	4798      	blx	r3
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	3301      	adds	r3, #1
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	e7e1      	b.n	8002dec <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69d9      	ldr	r1, [r3, #28]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	4413      	add	r3, r2
 8002e32:	b2ca      	uxtb	r2, r1
 8002e34:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	0a19      	lsrs	r1, r3, #8
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	4413      	add	r3, r2
 8002e44:	b2ca      	uxtb	r2, r1
 8002e46:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	0c19      	lsrs	r1, r3, #16
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	3302      	adds	r3, #2
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	4413      	add	r3, r2
 8002e56:	b2ca      	uxtb	r2, r1
 8002e58:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	0e19      	lsrs	r1, r3, #24
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3303      	adds	r3, #3
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	4413      	add	r3, r2
 8002e68:	b2ca      	uxtb	r2, r1
 8002e6a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_offset);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3304      	adds	r3, #4
 8002e70:	60fb      	str	r3, [r7, #12]
      return offset;
 8002e72:	68fb      	ldr	r3, [r7, #12]
    }
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	4413      	add	r3, r2
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	3301      	adds	r3, #1
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	021b      	lsls	r3, r3, #8
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	3302      	adds	r3, #2
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	4413      	add	r3, r2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	041b      	lsls	r3, r3, #16
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	3303      	adds	r3, #3
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	061b      	lsls	r3, r3, #24
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->dim_length);
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	617b      	str	r3, [r7, #20]
      if(dim_lengthT > dim_length)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d90a      	bls.n	8002ef0 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x74>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	f00c fd73 	bl	800f9d0 <realloc>
 8002eea:	4602      	mov	r2, r0
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	619a      	str	r2, [r3, #24]
      dim_length = dim_lengthT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	613b      	str	r3, [r7, #16]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d21b      	bcs.n	8002f3c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xc0>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f103 0008 	add.w	r0, r3, #8
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	4413      	add	r3, r2
 8002f10:	4619      	mov	r1, r3
 8002f12:	f7ff fe6c 	bl	8002bee <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>
 8002f16:	4602      	mov	r2, r0
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	18d0      	adds	r0, r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	4619      	mov	r1, r3
 8002f30:	f00c fc92 	bl	800f858 <memcpy>
      for( uint32_t i = 0; i < dim_length; i++){
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	3301      	adds	r3, #1
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	e7de      	b.n	8002efa <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x7e>
      }
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	4413      	add	r3, r2
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69da      	ldr	r2, [r3, #28]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	3301      	adds	r3, #1
 8002f52:	6839      	ldr	r1, [r7, #0]
 8002f54:	440b      	add	r3, r1
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	021b      	lsls	r3, r3, #8
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69da      	ldr	r2, [r3, #28]
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	3302      	adds	r3, #2
 8002f68:	6839      	ldr	r1, [r7, #0]
 8002f6a:	440b      	add	r3, r1
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	041b      	lsls	r3, r3, #16
 8002f70:	431a      	orrs	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69da      	ldr	r2, [r3, #28]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	3303      	adds	r3, #3
 8002f7e:	6839      	ldr	r1, [r7, #0]
 8002f80:	440b      	add	r3, r1
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	061b      	lsls	r3, r3, #24
 8002f86:	431a      	orrs	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->data_offset);
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	617b      	str	r3, [r7, #20]
     return offset;
 8002f92:	697b      	ldr	r3, [r7, #20]
    }
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayLayout"; };
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x18>)
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	0800fd5c 	.word	0x0800fd5c

08002fb8 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    const char * getMD5(){ return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	4b03      	ldr	r3, [pc, #12]	; (8002fd0 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x18>)
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	0800fd78 	.word	0x0800fd78

08002fd4 <_ZN8std_msgs15UInt8MultiArrayC1Ev>:
      uint32_t data_length;
      typedef uint8_t _data_type;
      _data_type st_data;
      _data_type * data;

    UInt8MultiArray():
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
      layout(),
      data_length(0), data(NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fdf0 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8002fe4:	4a09      	ldr	r2, [pc, #36]	; (800300c <_ZN8std_msgs15UInt8MultiArrayC1Ev+0x38>)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3304      	adds	r3, #4
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff feae 	bl	8002d50 <_ZN8std_msgs16MultiArrayLayoutC1Ev>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	625a      	str	r2, [r3, #36]	; 0x24
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
    {
    }
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	08010084 	.word	0x08010084

08003010 <_ZNK8std_msgs15UInt8MultiArray9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
      offset += this->layout.serialize(outbuffer + offset);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	1d18      	adds	r0, r3, #4
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	4413      	add	r3, r2
 8003028:	4619      	mov	r1, r3
 800302a:	f7ff feb1 	bl	8002d90 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>
 800302e:	4602      	mov	r2, r0
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	683a      	ldr	r2, [r7, #0]
 800303e:	4413      	add	r3, r2
 8003040:	b2ca      	uxtb	r2, r1
 8003042:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	0a19      	lsrs	r1, r3, #8
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	3301      	adds	r3, #1
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	4413      	add	r3, r2
 8003052:	b2ca      	uxtb	r2, r1
 8003054:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305a:	0c19      	lsrs	r1, r3, #16
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3302      	adds	r3, #2
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	4413      	add	r3, r2
 8003064:	b2ca      	uxtb	r2, r1
 8003066:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	0e19      	lsrs	r1, r3, #24
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3303      	adds	r3, #3
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	4413      	add	r3, r2
 8003076:	b2ca      	uxtb	r2, r1
 8003078:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_length);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3304      	adds	r3, #4
 800307e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 8003080:	2300      	movs	r3, #0
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	68ba      	ldr	r2, [r7, #8]
 800308a:	429a      	cmp	r2, r3
 800308c:	d20f      	bcs.n	80030ae <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x9e>
      *(outbuffer + offset + 0) = (this->data[i] >> (8 * 0)) & 0xFF;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	441a      	add	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6839      	ldr	r1, [r7, #0]
 800309a:	440b      	add	r3, r1
 800309c:	7812      	ldrb	r2, [r2, #0]
 800309e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data[i]);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	3301      	adds	r3, #1
 80030a4:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < data_length; i++){
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	3301      	adds	r3, #1
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	e7ea      	b.n	8003084 <_ZNK8std_msgs15UInt8MultiArray9serializeEPh+0x74>
      }
      return offset;
 80030ae:	68fb      	ldr	r3, [r7, #12]
    }
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80030c2:	2300      	movs	r3, #0
 80030c4:	617b      	str	r3, [r7, #20]
      offset += this->layout.deserialize(inbuffer + offset);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	1d18      	adds	r0, r3, #4
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	4413      	add	r3, r2
 80030d0:	4619      	mov	r1, r3
 80030d2:	f7ff fed3 	bl	8002e7c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>
 80030d6:	4602      	mov	r2, r0
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	4413      	add	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	4413      	add	r3, r2
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	3301      	adds	r3, #1
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	3302      	adds	r3, #2
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	4413      	add	r3, r2
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	041b      	lsls	r3, r3, #16
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4313      	orrs	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	3303      	adds	r3, #3
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	4413      	add	r3, r2
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	061b      	lsls	r3, r3, #24
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	4313      	orrs	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->data_length);
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	3304      	adds	r3, #4
 8003122:	617b      	str	r3, [r7, #20]
      if(data_lengthT > data_length)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	429a      	cmp	r2, r3
 800312c:	d908      	bls.n	8003140 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x88>
        this->data = (uint8_t*)realloc(this->data, data_lengthT * sizeof(uint8_t));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	68f9      	ldr	r1, [r7, #12]
 8003134:	4618      	mov	r0, r3
 8003136:	f00c fc4b 	bl	800f9d0 <realloc>
 800313a:	4602      	mov	r2, r0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	62da      	str	r2, [r3, #44]	; 0x2c
      data_length = data_lengthT;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	625a      	str	r2, [r3, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	429a      	cmp	r2, r3
 8003152:	d215      	bcs.n	8003180 <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0xc8>
      this->st_data =  ((uint8_t) (*(inbuffer + offset)));
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	4413      	add	r3, r2
 800315a:	781a      	ldrb	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      offset += sizeof(this->st_data);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	3301      	adds	r3, #1
 8003166:	617b      	str	r3, [r7, #20]
        memcpy( &(this->data[i]), &(this->st_data), sizeof(uint8_t));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4413      	add	r3, r2
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	3228      	adds	r2, #40	; 0x28
 8003174:	7812      	ldrb	r2, [r2, #0]
 8003176:	701a      	strb	r2, [r3, #0]
      for( uint32_t i = 0; i < data_length; i++){
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	3301      	adds	r3, #1
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	e7e4      	b.n	800314a <_ZN8std_msgs15UInt8MultiArray11deserializeEPh+0x92>
      }
     return offset;
 8003180:	697b      	ldr	r3, [r7, #20]
    }
 8003182:	4618      	mov	r0, r3
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <_ZN8std_msgs15UInt8MultiArray7getTypeEv>:

    const char * getType(){ return "std_msgs/UInt8MultiArray"; };
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	4b03      	ldr	r3, [pc, #12]	; (80031a4 <_ZN8std_msgs15UInt8MultiArray7getTypeEv+0x18>)
 8003196:	4618      	mov	r0, r3
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	0800fd9c 	.word	0x0800fd9c

080031a8 <_ZN8std_msgs15UInt8MultiArray6getMD5Ev>:
    const char * getMD5(){ return "82373f1612381bb6ee473b5cd6f5d89c"; };
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <_ZN8std_msgs15UInt8MultiArray6getMD5Ev+0x18>)
 80031b2:	4618      	mov	r0, r3
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	0800fdb8 	.word	0x0800fdb8

080031c4 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe fcf8 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 80031d4:	4a09      	ldr	r2, [pc, #36]	; (80031fc <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	609a      	str	r2, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	60da      	str	r2, [r3, #12]
    {
    }
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4618      	mov	r0, r3
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	0801006c 	.word	0x0801006c

08003200 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	441a      	add	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	edd3 7a01 	vldr	s15, [r3, #4]
 800321a:	eeb0 0a67 	vmov.f32	s0, s15
 800321e:	4610      	mov	r0, r2
 8003220:	f7fe fbf2 	bl	8001a08 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003224:	4602      	mov	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4413      	add	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	441a      	add	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	edd3 7a02 	vldr	s15, [r3, #8]
 8003238:	eeb0 0a67 	vmov.f32	s0, s15
 800323c:	4610      	mov	r0, r2
 800323e:	f7fe fbe3 	bl	8001a08 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003242:	4602      	mov	r2, r0
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	4413      	add	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	441a      	add	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	edd3 7a03 	vldr	s15, [r3, #12]
 8003256:	eeb0 0a67 	vmov.f32	s0, s15
 800325a:	4610      	mov	r0, r2
 800325c:	f7fe fbd4 	bl	8001a08 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003260:	4602      	mov	r2, r0
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4413      	add	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]
      return offset;
 8003268:	68fb      	ldr	r3, [r7, #12]
    }
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003272:	b580      	push	{r7, lr}
 8003274:	b084      	sub	sp, #16
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
 800327a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	441a      	add	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3304      	adds	r3, #4
 800328a:	4619      	mov	r1, r3
 800328c:	4610      	mov	r0, r2
 800328e:	f7fe fc27 	bl	8001ae0 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003292:	4602      	mov	r2, r0
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4413      	add	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	441a      	add	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3308      	adds	r3, #8
 80032a4:	4619      	mov	r1, r3
 80032a6:	4610      	mov	r0, r2
 80032a8:	f7fe fc1a 	bl	8001ae0 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4413      	add	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	441a      	add	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	330c      	adds	r3, #12
 80032be:	4619      	mov	r1, r3
 80032c0:	4610      	mov	r0, r2
 80032c2:	f7fe fc0d 	bl	8001ae0 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80032c6:	4602      	mov	r2, r0
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4413      	add	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
     return offset;
 80032ce:	68fb      	ldr	r3, [r7, #12]
    }
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	4b03      	ldr	r3, [pc, #12]	; (80032f0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 80032e2:	4618      	mov	r0, r3
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	0800fddc 	.word	0x0800fddc

080032f4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	4b03      	ldr	r3, [pc, #12]	; (800330c <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	0800fdf4 	.word	0x0800fdf4

08003310 <_ZN8std_msgs6HeaderC1Ev>:
      typedef ros::Time _stamp_type;
      _stamp_type stamp;
      typedef const char* _frame_id_type;
      _frame_id_type frame_id;

    Header():
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
      seq(0),
      stamp(),
      frame_id("")
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4618      	mov	r0, r3
 800331c:	f7fe fc52 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8003320:	4a09      	ldr	r2, [pc, #36]	; (8003348 <_ZN8std_msgs6HeaderC1Ev+0x38>)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	605a      	str	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3308      	adds	r3, #8
 8003330:	4618      	mov	r0, r3
 8003332:	f7fe fc35 	bl	8001ba0 <_ZN3ros4TimeC1Ev>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a04      	ldr	r2, [pc, #16]	; (800334c <_ZN8std_msgs6HeaderC1Ev+0x3c>)
 800333a:	611a      	str	r2, [r3, #16]
    {
    }
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	08010054 	.word	0x08010054
 800334c:	0800fc10 	.word	0x0800fc10

08003350 <_ZNK8std_msgs6Header9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6859      	ldr	r1, [r3, #4]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	4413      	add	r3, r2
 8003368:	b2ca      	uxtb	r2, r1
 800336a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	0a19      	lsrs	r1, r3, #8
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	3301      	adds	r3, #1
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	4413      	add	r3, r2
 800337a:	b2ca      	uxtb	r2, r1
 800337c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	0c19      	lsrs	r1, r3, #16
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	3302      	adds	r3, #2
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	4413      	add	r3, r2
 800338c:	b2ca      	uxtb	r2, r1
 800338e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	0e19      	lsrs	r1, r3, #24
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	3303      	adds	r3, #3
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	4413      	add	r3, r2
 800339e:	b2ca      	uxtb	r2, r1
 80033a0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->seq);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	3304      	adds	r3, #4
 80033a6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6899      	ldr	r1, [r3, #8]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	4413      	add	r3, r2
 80033b2:	b2ca      	uxtb	r2, r1
 80033b4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	0a19      	lsrs	r1, r3, #8
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	3301      	adds	r3, #1
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	4413      	add	r3, r2
 80033c4:	b2ca      	uxtb	r2, r1
 80033c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	0c19      	lsrs	r1, r3, #16
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	3302      	adds	r3, #2
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	4413      	add	r3, r2
 80033d6:	b2ca      	uxtb	r2, r1
 80033d8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	0e19      	lsrs	r1, r3, #24
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	3303      	adds	r3, #3
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	4413      	add	r3, r2
 80033e8:	b2ca      	uxtb	r2, r1
 80033ea:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.sec);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	3304      	adds	r3, #4
 80033f0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68d9      	ldr	r1, [r3, #12]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	4413      	add	r3, r2
 80033fc:	b2ca      	uxtb	r2, r1
 80033fe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	0a19      	lsrs	r1, r3, #8
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	3301      	adds	r3, #1
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	4413      	add	r3, r2
 800340e:	b2ca      	uxtb	r2, r1
 8003410:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	0c19      	lsrs	r1, r3, #16
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3302      	adds	r3, #2
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	4413      	add	r3, r2
 8003420:	b2ca      	uxtb	r2, r1
 8003422:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	0e19      	lsrs	r1, r3, #24
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	3303      	adds	r3, #3
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	4413      	add	r3, r2
 8003432:	b2ca      	uxtb	r2, r1
 8003434:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.nsec);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	3304      	adds	r3, #4
 800343a:	60fb      	str	r3, [r7, #12]
      uint32_t length_frame_id = strlen(this->frame_id);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fc fec5 	bl	80001d0 <strlen>
 8003446:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_frame_id);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	4413      	add	r3, r2
 800344e:	68b9      	ldr	r1, [r7, #8]
 8003450:	4618      	mov	r0, r3
 8003452:	f000 fda3 	bl	8003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3304      	adds	r3, #4
 800345a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	18d0      	adds	r0, r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	4619      	mov	r1, r3
 800346a:	f00c f9f5 	bl	800f858 <memcpy>
      offset += length_frame_id;
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4413      	add	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]
      return offset;
 8003476:	68fb      	ldr	r3, [r7, #12]
    }
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <_ZN8std_msgs6Header11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	4413      	add	r3, r2
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	3301      	adds	r3, #1
 80034a4:	6839      	ldr	r1, [r7, #0]
 80034a6:	440b      	add	r3, r1
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	431a      	orrs	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	3302      	adds	r3, #2
 80034ba:	6839      	ldr	r1, [r7, #0]
 80034bc:	440b      	add	r3, r1
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	041b      	lsls	r3, r3, #16
 80034c2:	431a      	orrs	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	3303      	adds	r3, #3
 80034d0:	6839      	ldr	r1, [r7, #0]
 80034d2:	440b      	add	r3, r1
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	061b      	lsls	r3, r3, #24
 80034d8:	431a      	orrs	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	3304      	adds	r3, #4
 80034e2:	613b      	str	r3, [r7, #16]
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	4413      	add	r3, r2
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	3301      	adds	r3, #1
 80034fa:	6839      	ldr	r1, [r7, #0]
 80034fc:	440b      	add	r3, r1
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	3302      	adds	r3, #2
 8003510:	6839      	ldr	r1, [r7, #0]
 8003512:	440b      	add	r3, r1
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	041b      	lsls	r3, r3, #16
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	3303      	adds	r3, #3
 8003526:	6839      	ldr	r1, [r7, #0]
 8003528:	440b      	add	r3, r1
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	3304      	adds	r3, #4
 8003538:	613b      	str	r3, [r7, #16]
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	4413      	add	r3, r2
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68da      	ldr	r2, [r3, #12]
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	3301      	adds	r3, #1
 8003550:	6839      	ldr	r1, [r7, #0]
 8003552:	440b      	add	r3, r1
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	3302      	adds	r3, #2
 8003566:	6839      	ldr	r1, [r7, #0]
 8003568:	440b      	add	r3, r1
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	041b      	lsls	r3, r3, #16
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	3303      	adds	r3, #3
 800357c:	6839      	ldr	r1, [r7, #0]
 800357e:	440b      	add	r3, r1
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	061b      	lsls	r3, r3, #24
 8003584:	431a      	orrs	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	3304      	adds	r3, #4
 800358e:	613b      	str	r3, [r7, #16]
      uint32_t length_frame_id;
      arrToVar(length_frame_id, (inbuffer + offset));
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	441a      	add	r2, r3
 8003596:	f107 030c 	add.w	r3, r7, #12
 800359a:	4611      	mov	r1, r2
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fd1b 	bl	8003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	3304      	adds	r3, #4
 80035a6:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4413      	add	r3, r2
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d20c      	bcs.n	80035d2 <_ZN8std_msgs6Header11deserializeEPh+0x152>
          inbuffer[k-1]=inbuffer[k];
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	441a      	add	r2, r3
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	6839      	ldr	r1, [r7, #0]
 80035c4:	440b      	add	r3, r1
 80035c6:	7812      	ldrb	r2, [r2, #0]
 80035c8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3301      	adds	r3, #1
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	e7ec      	b.n	80035ac <_ZN8std_msgs6Header11deserializeEPh+0x12c>
      }
      inbuffer[offset+length_frame_id-1]=0;
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4413      	add	r3, r2
 80035d8:	3b01      	subs	r3, #1
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	4413      	add	r3, r2
 80035de:	2200      	movs	r2, #0
 80035e0:	701a      	strb	r2, [r3, #0]
      this->frame_id = (char *)(inbuffer + offset-1);
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	441a      	add	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	611a      	str	r2, [r3, #16]
      offset += length_frame_id;
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4413      	add	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
     return offset;
 80035f6:	693b      	ldr	r3, [r7, #16]
    }
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <_ZN8std_msgs6Header7getTypeEv>:

    const char * getType(){ return "std_msgs/Header"; };
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	4b03      	ldr	r3, [pc, #12]	; (8003618 <_ZN8std_msgs6Header7getTypeEv+0x18>)
 800360a:	4618      	mov	r0, r3
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	0800fe18 	.word	0x0800fe18

0800361c <_ZN8std_msgs6Header6getMD5Ev>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <_ZN8std_msgs6Header6getMD5Ev+0x18>)
 8003626:	4618      	mov	r0, r3
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	0800fe28 	.word	0x0800fe28

08003638 <_ZN11sensor_msgs5RangeC1Ev>:
      typedef float _range_type;
      _range_type range;
      enum { ULTRASOUND = 0 };
      enum { INFRARED = 1 };

    Range():
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
      header(),
      radiation_type(0),
      field_of_view(0),
      min_range(0),
      max_range(0),
      range(0)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe fabe 	bl	8001bc4 <_ZN3ros3MsgC1Ev>
 8003648:	4a0f      	ldr	r2, [pc, #60]	; (8003688 <_ZN11sensor_msgs5RangeC1Ev+0x50>)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3304      	adds	r3, #4
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff fe5c 	bl	8003310 <_ZN8std_msgs6HeaderC1Ev>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	761a      	strb	r2, [r3, #24]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f04f 0200 	mov.w	r2, #0
 800366c:	621a      	str	r2, [r3, #32]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f04f 0200 	mov.w	r2, #0
 8003674:	625a      	str	r2, [r3, #36]	; 0x24
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	629a      	str	r2, [r3, #40]	; 0x28
    {
    }
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	0801003c 	.word	0x0801003c

0800368c <_ZNK11sensor_msgs5Range9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
      offset += this->header.serialize(outbuffer + offset);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	1d18      	adds	r0, r3, #4
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	4413      	add	r3, r2
 80036a4:	4619      	mov	r1, r3
 80036a6:	f7ff fe53 	bl	8003350 <_ZNK8std_msgs6Header9serializeEPh>
 80036aa:	4602      	mov	r2, r0
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	4413      	add	r3, r2
 80036b0:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->radiation_type >> (8 * 0)) & 0xFF;
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	4413      	add	r3, r2
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	7e12      	ldrb	r2, [r2, #24]
 80036bc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->radiation_type);
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	3301      	adds	r3, #1
 80036c2:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_field_of_view;
      u_field_of_view.real = this->field_of_view;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	61bb      	str	r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_field_of_view.base >> (8 * 0)) & 0xFF;
 80036ca:	69b9      	ldr	r1, [r7, #24]
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	4413      	add	r3, r2
 80036d2:	b2ca      	uxtb	r2, r1
 80036d4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_field_of_view.base >> (8 * 1)) & 0xFF;
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	0a19      	lsrs	r1, r3, #8
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	3301      	adds	r3, #1
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	4413      	add	r3, r2
 80036e2:	b2ca      	uxtb	r2, r1
 80036e4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_field_of_view.base >> (8 * 2)) & 0xFF;
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	0c19      	lsrs	r1, r3, #16
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3302      	adds	r3, #2
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	4413      	add	r3, r2
 80036f2:	b2ca      	uxtb	r2, r1
 80036f4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_field_of_view.base >> (8 * 3)) & 0xFF;
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	0e19      	lsrs	r1, r3, #24
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	3303      	adds	r3, #3
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	4413      	add	r3, r2
 8003702:	b2ca      	uxtb	r2, r1
 8003704:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->field_of_view);
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	3304      	adds	r3, #4
 800370a:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_min_range;
      u_min_range.real = this->min_range;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	617b      	str	r3, [r7, #20]
      *(outbuffer + offset + 0) = (u_min_range.base >> (8 * 0)) & 0xFF;
 8003712:	6979      	ldr	r1, [r7, #20]
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	4413      	add	r3, r2
 800371a:	b2ca      	uxtb	r2, r1
 800371c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_min_range.base >> (8 * 1)) & 0xFF;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	0a19      	lsrs	r1, r3, #8
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3301      	adds	r3, #1
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	4413      	add	r3, r2
 800372a:	b2ca      	uxtb	r2, r1
 800372c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_min_range.base >> (8 * 2)) & 0xFF;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	0c19      	lsrs	r1, r3, #16
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3302      	adds	r3, #2
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	4413      	add	r3, r2
 800373a:	b2ca      	uxtb	r2, r1
 800373c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_min_range.base >> (8 * 3)) & 0xFF;
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	0e19      	lsrs	r1, r3, #24
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3303      	adds	r3, #3
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	4413      	add	r3, r2
 800374a:	b2ca      	uxtb	r2, r1
 800374c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->min_range);
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	3304      	adds	r3, #4
 8003752:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_max_range;
      u_max_range.real = this->max_range;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_max_range.base >> (8 * 0)) & 0xFF;
 800375a:	6939      	ldr	r1, [r7, #16]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	4413      	add	r3, r2
 8003762:	b2ca      	uxtb	r2, r1
 8003764:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_max_range.base >> (8 * 1)) & 0xFF;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	0a19      	lsrs	r1, r3, #8
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3301      	adds	r3, #1
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	4413      	add	r3, r2
 8003772:	b2ca      	uxtb	r2, r1
 8003774:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_max_range.base >> (8 * 2)) & 0xFF;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	0c19      	lsrs	r1, r3, #16
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3302      	adds	r3, #2
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	4413      	add	r3, r2
 8003782:	b2ca      	uxtb	r2, r1
 8003784:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_max_range.base >> (8 * 3)) & 0xFF;
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	0e19      	lsrs	r1, r3, #24
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	3303      	adds	r3, #3
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	4413      	add	r3, r2
 8003792:	b2ca      	uxtb	r2, r1
 8003794:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->max_range);
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3304      	adds	r3, #4
 800379a:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_range;
      u_range.real = this->range;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_range.base >> (8 * 0)) & 0xFF;
 80037a2:	68f9      	ldr	r1, [r7, #12]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	4413      	add	r3, r2
 80037aa:	b2ca      	uxtb	r2, r1
 80037ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_range.base >> (8 * 1)) & 0xFF;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	0a19      	lsrs	r1, r3, #8
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3301      	adds	r3, #1
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	4413      	add	r3, r2
 80037ba:	b2ca      	uxtb	r2, r1
 80037bc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_range.base >> (8 * 2)) & 0xFF;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	0c19      	lsrs	r1, r3, #16
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3302      	adds	r3, #2
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	4413      	add	r3, r2
 80037ca:	b2ca      	uxtb	r2, r1
 80037cc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_range.base >> (8 * 3)) & 0xFF;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	0e19      	lsrs	r1, r3, #24
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3303      	adds	r3, #3
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	4413      	add	r3, r2
 80037da:	b2ca      	uxtb	r2, r1
 80037dc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->range);
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	3304      	adds	r3, #4
 80037e2:	61fb      	str	r3, [r7, #28]
      return offset;
 80037e4:	69fb      	ldr	r3, [r7, #28]
    }
 80037e6:	4618      	mov	r0, r3
 80037e8:	3720      	adds	r7, #32
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <_ZN11sensor_msgs5Range11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b088      	sub	sp, #32
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80037f8:	2300      	movs	r3, #0
 80037fa:	61fb      	str	r3, [r7, #28]
      offset += this->header.deserialize(inbuffer + offset);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	1d18      	adds	r0, r3, #4
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	4413      	add	r3, r2
 8003806:	4619      	mov	r1, r3
 8003808:	f7ff fe3a 	bl	8003480 <_ZN8std_msgs6Header11deserializeEPh>
 800380c:	4602      	mov	r2, r0
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	4413      	add	r3, r2
 8003812:	61fb      	str	r3, [r7, #28]
      this->radiation_type =  ((uint8_t) (*(inbuffer + offset)));
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	4413      	add	r3, r2
 800381a:	781a      	ldrb	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	761a      	strb	r2, [r3, #24]
      offset += sizeof(this->radiation_type);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	3301      	adds	r3, #1
 8003824:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_field_of_view;
      u_field_of_view.base = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	6839      	ldr	r1, [r7, #0]
 8003830:	440a      	add	r2, r1
 8003832:	7812      	ldrb	r2, [r2, #0]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3301      	adds	r3, #1
 800383e:	6839      	ldr	r1, [r7, #0]
 8003840:	440b      	add	r3, r1
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	021b      	lsls	r3, r3, #8
 8003846:	4313      	orrs	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	3302      	adds	r3, #2
 8003850:	6839      	ldr	r1, [r7, #0]
 8003852:	440b      	add	r3, r1
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	041b      	lsls	r3, r3, #16
 8003858:	4313      	orrs	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3303      	adds	r3, #3
 8003862:	6839      	ldr	r1, [r7, #0]
 8003864:	440b      	add	r3, r1
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	061b      	lsls	r3, r3, #24
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
      this->field_of_view = u_field_of_view.real;
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->field_of_view);
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	3304      	adds	r3, #4
 8003878:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_min_range;
      u_min_range.base = 0;
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	6839      	ldr	r1, [r7, #0]
 8003884:	440a      	add	r2, r1
 8003886:	7812      	ldrb	r2, [r2, #0]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	3301      	adds	r3, #1
 8003892:	6839      	ldr	r1, [r7, #0]
 8003894:	440b      	add	r3, r1
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	021b      	lsls	r3, r3, #8
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	3302      	adds	r3, #2
 80038a4:	6839      	ldr	r1, [r7, #0]
 80038a6:	440b      	add	r3, r1
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	041b      	lsls	r3, r3, #16
 80038ac:	4313      	orrs	r3, r2
 80038ae:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3303      	adds	r3, #3
 80038b6:	6839      	ldr	r1, [r7, #0]
 80038b8:	440b      	add	r3, r1
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	061b      	lsls	r3, r3, #24
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
      this->min_range = u_min_range.real;
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	621a      	str	r2, [r3, #32]
      offset += sizeof(this->min_range);
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	3304      	adds	r3, #4
 80038cc:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_max_range;
      u_max_range.base = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	69fa      	ldr	r2, [r7, #28]
 80038d6:	6839      	ldr	r1, [r7, #0]
 80038d8:	440a      	add	r2, r1
 80038da:	7812      	ldrb	r2, [r2, #0]
 80038dc:	4313      	orrs	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	3301      	adds	r3, #1
 80038e6:	6839      	ldr	r1, [r7, #0]
 80038e8:	440b      	add	r3, r1
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	021b      	lsls	r3, r3, #8
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	3302      	adds	r3, #2
 80038f8:	6839      	ldr	r1, [r7, #0]
 80038fa:	440b      	add	r3, r1
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	041b      	lsls	r3, r3, #16
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	3303      	adds	r3, #3
 800390a:	6839      	ldr	r1, [r7, #0]
 800390c:	440b      	add	r3, r1
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
      this->max_range = u_max_range.real;
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	625a      	str	r2, [r3, #36]	; 0x24
      offset += sizeof(this->max_range);
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	3304      	adds	r3, #4
 8003920:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_range;
      u_range.base = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	6839      	ldr	r1, [r7, #0]
 800392c:	440a      	add	r2, r1
 800392e:	7812      	ldrb	r2, [r2, #0]
 8003930:	4313      	orrs	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3301      	adds	r3, #1
 800393a:	6839      	ldr	r1, [r7, #0]
 800393c:	440b      	add	r3, r1
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	4313      	orrs	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	3302      	adds	r3, #2
 800394c:	6839      	ldr	r1, [r7, #0]
 800394e:	440b      	add	r3, r1
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	041b      	lsls	r3, r3, #16
 8003954:	4313      	orrs	r3, r2
 8003956:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	3303      	adds	r3, #3
 800395e:	6839      	ldr	r1, [r7, #0]
 8003960:	440b      	add	r3, r1
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	061b      	lsls	r3, r3, #24
 8003966:	4313      	orrs	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
      this->range = u_range.real;
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	629a      	str	r2, [r3, #40]	; 0x28
      offset += sizeof(this->range);
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	3304      	adds	r3, #4
 8003974:	61fb      	str	r3, [r7, #28]
     return offset;
 8003976:	69fb      	ldr	r3, [r7, #28]
    }
 8003978:	4618      	mov	r0, r3
 800397a:	3720      	adds	r7, #32
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <_ZN11sensor_msgs5Range7getTypeEv>:

    const char * getType(){ return "sensor_msgs/Range"; };
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <_ZN11sensor_msgs5Range7getTypeEv+0x18>)
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	0800fe4c 	.word	0x0800fe4c

0800399c <_ZN11sensor_msgs5Range6getMD5Ev>:
    const char * getMD5(){ return "c005c34273dc426c67a020a87bc24148"; };
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	4b03      	ldr	r3, [pc, #12]	; (80039b4 <_ZN11sensor_msgs5Range6getMD5Ev+0x18>)
 80039a6:	4618      	mov	r0, r3
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	0800fe60 	.word	0x0800fe60

080039b8 <rpm_rightFront_subCb>:
static nbt_t ros_nbt;
static nbt_t state_nbt;
static nbt_t diagnostics_data_nbt;

extern "C" void rpm_rightFront_subCb(const std_msgs::Int8& msg)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80039c6:	2b05      	cmp	r3, #5
 80039c8:	dd08      	ble.n	80039dc <rpm_rightFront_subCb+0x24>
		speedDataRightFrontWheel = msg.data;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80039d0:	4b14      	ldr	r3, [pc, #80]	; (8003a24 <rpm_rightFront_subCb+0x6c>)
 80039d2:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 0; //CW
 80039d4:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <rpm_rightFront_subCb+0x70>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
	}
	else if (msg.data == 0) {
		speedDataRightFrontWheel = 0;
		sideDataRightFrontWheel = 2;
	}
}
 80039da:	e01d      	b.n	8003a18 <rpm_rightFront_subCb+0x60>
	else if (msg.data <= -6) {
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80039e2:	f113 0f05 	cmn.w	r3, #5
 80039e6:	da0c      	bge.n	8003a02 <rpm_rightFront_subCb+0x4a>
		speedDataRightFrontWheel = -(msg.data);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	425b      	negs	r3, r3
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	b25a      	sxtb	r2, r3
 80039f6:	4b0b      	ldr	r3, [pc, #44]	; (8003a24 <rpm_rightFront_subCb+0x6c>)
 80039f8:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 1; //CCW
 80039fa:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <rpm_rightFront_subCb+0x70>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
}
 8003a00:	e00a      	b.n	8003a18 <rpm_rightFront_subCb+0x60>
	else if (msg.data == 0) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d105      	bne.n	8003a18 <rpm_rightFront_subCb+0x60>
		speedDataRightFrontWheel = 0;
 8003a0c:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <rpm_rightFront_subCb+0x6c>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	701a      	strb	r2, [r3, #0]
		sideDataRightFrontWheel = 2;
 8003a12:	4b05      	ldr	r3, [pc, #20]	; (8003a28 <rpm_rightFront_subCb+0x70>)
 8003a14:	2202      	movs	r2, #2
 8003a16:	701a      	strb	r2, [r3, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	20000465 	.word	0x20000465
 8003a28:	20000469 	.word	0x20000469

08003a2c <rpm_leftFront_subCb>:

extern "C" void rpm_leftFront_subCb(const std_msgs::Int8& msg)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003a3a:	2b05      	cmp	r3, #5
 8003a3c:	dd08      	ble.n	8003a50 <rpm_leftFront_subCb+0x24>
		speedDataLeftFrontWheel = msg.data;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <rpm_leftFront_subCb+0x64>)
 8003a46:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 1; //CCW
 8003a48:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <rpm_leftFront_subCb+0x68>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftFrontWheel = 0;
		sideDataLeftFrontWheel = 2;
	}
}
 8003a4e:	e018      	b.n	8003a82 <rpm_leftFront_subCb+0x56>
	else if (msg.data <= -6) {
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003a56:	f113 0f05 	cmn.w	r3, #5
 8003a5a:	da0c      	bge.n	8003a76 <rpm_leftFront_subCb+0x4a>
		speedDataLeftFrontWheel = -(msg.data);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	425b      	negs	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	b25a      	sxtb	r2, r3
 8003a6a:	4b09      	ldr	r3, [pc, #36]	; (8003a90 <rpm_leftFront_subCb+0x64>)
 8003a6c:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 0; //CW
 8003a6e:	4b09      	ldr	r3, [pc, #36]	; (8003a94 <rpm_leftFront_subCb+0x68>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
}
 8003a74:	e005      	b.n	8003a82 <rpm_leftFront_subCb+0x56>
		speedDataLeftFrontWheel = 0;
 8003a76:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <rpm_leftFront_subCb+0x64>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
		sideDataLeftFrontWheel = 2;
 8003a7c:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <rpm_leftFront_subCb+0x68>)
 8003a7e:	2202      	movs	r2, #2
 8003a80:	701a      	strb	r2, [r3, #0]
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	20000466 	.word	0x20000466
 8003a94:	2000046a 	.word	0x2000046a

08003a98 <rpm_rightBack_subCb>:

extern "C" void rpm_rightBack_subCb(const std_msgs::Int8& msg)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003aa6:	2b05      	cmp	r3, #5
 8003aa8:	dd08      	ble.n	8003abc <rpm_rightBack_subCb+0x24>
		speedDataRightBackWheel = msg.data;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003ab0:	4b12      	ldr	r3, [pc, #72]	; (8003afc <rpm_rightBack_subCb+0x64>)
 8003ab2:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 0; //CW
 8003ab4:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <rpm_rightBack_subCb+0x68>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataRightBackWheel = 0;
		sideDataRightBackWheel = 2;
	}
}
 8003aba:	e018      	b.n	8003aee <rpm_rightBack_subCb+0x56>
	else if (msg.data <= -6) {
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003ac2:	f113 0f05 	cmn.w	r3, #5
 8003ac6:	da0c      	bge.n	8003ae2 <rpm_rightBack_subCb+0x4a>
		speedDataRightBackWheel = -(msg.data);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	425b      	negs	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	b25a      	sxtb	r2, r3
 8003ad6:	4b09      	ldr	r3, [pc, #36]	; (8003afc <rpm_rightBack_subCb+0x64>)
 8003ad8:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 1; //CCW
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <rpm_rightBack_subCb+0x68>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
}
 8003ae0:	e005      	b.n	8003aee <rpm_rightBack_subCb+0x56>
		speedDataRightBackWheel = 0;
 8003ae2:	4b06      	ldr	r3, [pc, #24]	; (8003afc <rpm_rightBack_subCb+0x64>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
		sideDataRightBackWheel = 2;
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <rpm_rightBack_subCb+0x68>)
 8003aea:	2202      	movs	r2, #2
 8003aec:	701a      	strb	r2, [r3, #0]
}
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	20000467 	.word	0x20000467
 8003b00:	2000046b 	.word	0x2000046b

08003b04 <rpm_leftBack_subCb>:

extern "C" void rpm_leftBack_subCb(const std_msgs::Int8& msg)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	if (msg.data >= 6) {
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003b12:	2b05      	cmp	r3, #5
 8003b14:	dd08      	ble.n	8003b28 <rpm_leftBack_subCb+0x24>
		speedDataLeftBackWheel = msg.data;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8003b1c:	4b12      	ldr	r3, [pc, #72]	; (8003b68 <rpm_leftBack_subCb+0x64>)
 8003b1e:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 1; //CCW
 8003b20:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <rpm_leftBack_subCb+0x68>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	701a      	strb	r2, [r3, #0]
	}
	else {
		speedDataLeftBackWheel = 0;
		sideDataLeftBackWheel = 2;
	}
}
 8003b26:	e018      	b.n	8003b5a <rpm_leftBack_subCb+0x56>
	else if (msg.data <= -6) {
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003b2e:	f113 0f05 	cmn.w	r3, #5
 8003b32:	da0c      	bge.n	8003b4e <rpm_leftBack_subCb+0x4a>
		speedDataLeftBackWheel = -(msg.data);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	425b      	negs	r3, r3
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	b25a      	sxtb	r2, r3
 8003b42:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <rpm_leftBack_subCb+0x64>)
 8003b44:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 0; //CW
 8003b46:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <rpm_leftBack_subCb+0x68>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
}
 8003b4c:	e005      	b.n	8003b5a <rpm_leftBack_subCb+0x56>
		speedDataLeftBackWheel = 0;
 8003b4e:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <rpm_leftBack_subCb+0x64>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	701a      	strb	r2, [r3, #0]
		sideDataLeftBackWheel = 2;
 8003b54:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <rpm_leftBack_subCb+0x68>)
 8003b56:	2202      	movs	r2, #2
 8003b58:	701a      	strb	r2, [r3, #0]
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	20000468 	.word	0x20000468
 8003b6c:	2000046c 	.word	0x2000046c

08003b70 <cdc_receive_put>:

extern "C" void cdc_receive_put(uint8_t value)
	{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4603      	mov	r3, r0
 8003b78:	71fb      	strb	r3, [r7, #7]
		ringbuffer_putchar(&rb, value);
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4803      	ldr	r0, [pc, #12]	; (8003b8c <cdc_receive_put+0x1c>)
 8003b80:	f001 f9af 	bl	8004ee2 <_Z18ringbuffer_putcharP10ringbufferh>
	}
 8003b84:	bf00      	nop
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	200004c8 	.word	0x200004c8

08003b90 <init_ROS>:
extern "C" void init_ROS(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
	ringbuffer_init(&rb, RxBuffer, RxBufferSize);
 8003b94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b98:	492c      	ldr	r1, [pc, #176]	; (8003c4c <init_ROS+0xbc>)
 8003b9a:	482d      	ldr	r0, [pc, #180]	; (8003c50 <init_ROS+0xc0>)
 8003b9c:	f001 fa47 	bl	800502e <_Z15ringbuffer_initP10ringbufferPhs>
	// Initialize ROS
	nh.initNode();
 8003ba0:	482c      	ldr	r0, [pc, #176]	; (8003c54 <init_ROS+0xc4>)
 8003ba2:	f000 fb01 	bl	80041a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>

	nh.subscribe(rpm_rightFront_sub);
 8003ba6:	492c      	ldr	r1, [pc, #176]	; (8003c58 <init_ROS+0xc8>)
 8003ba8:	482a      	ldr	r0, [pc, #168]	; (8003c54 <init_ROS+0xc4>)
 8003baa:	f000 fb1a 	bl	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftFront_sub);
 8003bae:	492b      	ldr	r1, [pc, #172]	; (8003c5c <init_ROS+0xcc>)
 8003bb0:	4828      	ldr	r0, [pc, #160]	; (8003c54 <init_ROS+0xc4>)
 8003bb2:	f000 fb16 	bl	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_rightBack_sub);
 8003bb6:	492a      	ldr	r1, [pc, #168]	; (8003c60 <init_ROS+0xd0>)
 8003bb8:	4826      	ldr	r0, [pc, #152]	; (8003c54 <init_ROS+0xc4>)
 8003bba:	f000 fb12 	bl	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(rpm_leftBack_sub);
 8003bbe:	4929      	ldr	r1, [pc, #164]	; (8003c64 <init_ROS+0xd4>)
 8003bc0:	4824      	ldr	r0, [pc, #144]	; (8003c54 <init_ROS+0xc4>)
 8003bc2:	f000 fb0e 	bl	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>

	nh.advertise(stm);
 8003bc6:	4928      	ldr	r1, [pc, #160]	; (8003c68 <init_ROS+0xd8>)
 8003bc8:	4822      	ldr	r0, [pc, #136]	; (8003c54 <init_ROS+0xc4>)
 8003bca:	f000 fb37 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(gyro);
 8003bce:	4927      	ldr	r1, [pc, #156]	; (8003c6c <init_ROS+0xdc>)
 8003bd0:	4820      	ldr	r0, [pc, #128]	; (8003c54 <init_ROS+0xc4>)
 8003bd2:	f000 fb33 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(accel);
 8003bd6:	4926      	ldr	r1, [pc, #152]	; (8003c70 <init_ROS+0xe0>)
 8003bd8:	481e      	ldr	r0, [pc, #120]	; (8003c54 <init_ROS+0xc4>)
 8003bda:	f000 fb2f 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_front);
 8003bde:	4925      	ldr	r1, [pc, #148]	; (8003c74 <init_ROS+0xe4>)
 8003be0:	481c      	ldr	r0, [pc, #112]	; (8003c54 <init_ROS+0xc4>)
 8003be2:	f000 fb2b 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_front);
 8003be6:	4924      	ldr	r1, [pc, #144]	; (8003c78 <init_ROS+0xe8>)
 8003be8:	481a      	ldr	r0, [pc, #104]	; (8003c54 <init_ROS+0xc4>)
 8003bea:	f000 fb27 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_left_back);
 8003bee:	4923      	ldr	r1, [pc, #140]	; (8003c7c <init_ROS+0xec>)
 8003bf0:	4818      	ldr	r0, [pc, #96]	; (8003c54 <init_ROS+0xc4>)
 8003bf2:	f000 fb23 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(rpm_right_back);
 8003bf6:	4922      	ldr	r1, [pc, #136]	; (8003c80 <init_ROS+0xf0>)
 8003bf8:	4816      	ldr	r0, [pc, #88]	; (8003c54 <init_ROS+0xc4>)
 8003bfa:	f000 fb1f 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	nh.advertise(diagnostic_data);
 8003bfe:	4921      	ldr	r1, [pc, #132]	; (8003c84 <init_ROS+0xf4>)
 8003c00:	4814      	ldr	r0, [pc, #80]	; (8003c54 <init_ROS+0xc4>)
 8003c02:	f000 fb1b 	bl	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

	NBT_init(&rpm_left_front_nbt, 9);
 8003c06:	2109      	movs	r1, #9
 8003c08:	481f      	ldr	r0, [pc, #124]	; (8003c88 <init_ROS+0xf8>)
 8003c0a:	f001 f8ce 	bl	8004daa <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_front_nbt, 9);
 8003c0e:	2109      	movs	r1, #9
 8003c10:	481e      	ldr	r0, [pc, #120]	; (8003c8c <init_ROS+0xfc>)
 8003c12:	f001 f8ca 	bl	8004daa <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_left_back_nbt, 9);
 8003c16:	2109      	movs	r1, #9
 8003c18:	481d      	ldr	r0, [pc, #116]	; (8003c90 <init_ROS+0x100>)
 8003c1a:	f001 f8c6 	bl	8004daa <_Z8NBT_initP5nbt_tm>
	NBT_init(&rpm_right_back_nbt, 9);
 8003c1e:	2109      	movs	r1, #9
 8003c20:	481c      	ldr	r0, [pc, #112]	; (8003c94 <init_ROS+0x104>)
 8003c22:	f001 f8c2 	bl	8004daa <_Z8NBT_initP5nbt_tm>

	NBT_init(&diagnostics_data_nbt, 9);
 8003c26:	2109      	movs	r1, #9
 8003c28:	481b      	ldr	r0, [pc, #108]	; (8003c98 <init_ROS+0x108>)
 8003c2a:	f001 f8be 	bl	8004daa <_Z8NBT_initP5nbt_tm>

	NBT_init(&gyro_nbt, 5);
 8003c2e:	2105      	movs	r1, #5
 8003c30:	481a      	ldr	r0, [pc, #104]	; (8003c9c <init_ROS+0x10c>)
 8003c32:	f001 f8ba 	bl	8004daa <_Z8NBT_initP5nbt_tm>
	NBT_init(&accel_nbt, 5);
 8003c36:	2105      	movs	r1, #5
 8003c38:	4819      	ldr	r0, [pc, #100]	; (8003ca0 <init_ROS+0x110>)
 8003c3a:	f001 f8b6 	bl	8004daa <_Z8NBT_initP5nbt_tm>

	NBT_init(&ros_nbt, 1);
 8003c3e:	2101      	movs	r1, #1
 8003c40:	4818      	ldr	r0, [pc, #96]	; (8003ca4 <init_ROS+0x114>)
 8003c42:	f001 f8b2 	bl	8004daa <_Z8NBT_initP5nbt_tm>
}
 8003c46:	bf00      	nop
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	20005c98 	.word	0x20005c98
 8003c50:	200004c8 	.word	0x200004c8
 8003c54:	200004d4 	.word	0x200004d4
 8003c58:	20000dc8 	.word	0x20000dc8
 8003c5c:	20000de4 	.word	0x20000de4
 8003c60:	20000e00 	.word	0x20000e00
 8003c64:	20000e1c 	.word	0x20000e1c
 8003c68:	20000d3c 	.word	0x20000d3c
 8003c6c:	20000d50 	.word	0x20000d50
 8003c70:	20000d64 	.word	0x20000d64
 8003c74:	20000d8c 	.word	0x20000d8c
 8003c78:	20000d78 	.word	0x20000d78
 8003c7c:	20000db4 	.word	0x20000db4
 8003c80:	20000da0 	.word	0x20000da0
 8003c84:	20000e38 	.word	0x20000e38
 8003c88:	20000e78 	.word	0x20000e78
 8003c8c:	20000e70 	.word	0x20000e70
 8003c90:	20000e88 	.word	0x20000e88
 8003c94:	20000e80 	.word	0x20000e80
 8003c98:	20000e98 	.word	0x20000e98
 8003c9c:	20000e60 	.word	0x20000e60
 8003ca0:	20000e68 	.word	0x20000e68
 8003ca4:	20000e90 	.word	0x20000e90

08003ca8 <diagnostics_data_handler>:

extern "C" void diagnostics_data_handler(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
	if (NBT_handler(&diagnostics_data_nbt)) {
 8003cac:	480b      	ldr	r0, [pc, #44]	; (8003cdc <diagnostics_data_handler+0x34>)
 8003cae:	f001 f88d 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00f      	beq.n	8003cd8 <diagnostics_data_handler+0x30>
		diagnostics_data_array.data_length = 6;
 8003cb8:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <diagnostics_data_handler+0x38>)
 8003cba:	2206      	movs	r2, #6
 8003cbc:	625a      	str	r2, [r3, #36]	; 0x24
		diagnostics_data_array.data = diagnostics_data;
 8003cbe:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <diagnostics_data_handler+0x38>)
 8003cc0:	4a08      	ldr	r2, [pc, #32]	; (8003ce4 <diagnostics_data_handler+0x3c>)
 8003cc2:	62da      	str	r2, [r3, #44]	; 0x2c
    	if (nh.connected()) {
 8003cc4:	4808      	ldr	r0, [pc, #32]	; (8003ce8 <diagnostics_data_handler+0x40>)
 8003cc6:	f000 fae7 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <diagnostics_data_handler+0x30>
    		diagnostic_data.publish(&diagnostics_data_array);
 8003cd0:	4903      	ldr	r1, [pc, #12]	; (8003ce0 <diagnostics_data_handler+0x38>)
 8003cd2:	4806      	ldr	r0, [pc, #24]	; (8003cec <diagnostics_data_handler+0x44>)
 8003cd4:	f7fe fdc3 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 8003cd8:	bf00      	nop
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000e98 	.word	0x20000e98
 8003ce0:	20000a24 	.word	0x20000a24
 8003ce4:	20000474 	.word	0x20000474
 8003ce8:	200004d4 	.word	0x200004d4
 8003cec:	20000e38 	.word	0x20000e38

08003cf0 <rpm_right_front_handler>:
    	}
	}
}

extern "C" void rpm_right_front_handler(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_right_front_nbt))
 8003cf4:	4815      	ldr	r0, [pc, #84]	; (8003d4c <rpm_right_front_handler+0x5c>)
 8003cf6:	f001 f869 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d022      	beq.n	8003d46 <rpm_right_front_handler+0x56>
	{
		if (sideRXDataRightFrontWheel == 2) {
 8003d00:	4b13      	ldr	r3, [pc, #76]	; (8003d50 <rpm_right_front_handler+0x60>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d105      	bne.n	8003d14 <rpm_right_front_handler+0x24>
		    uint_msg_right_front.data = speedRXDataRightFrontWheel;
 8003d08:	4b12      	ldr	r3, [pc, #72]	; (8003d54 <rpm_right_front_handler+0x64>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	b25a      	sxtb	r2, r3
 8003d0e:	4b12      	ldr	r3, [pc, #72]	; (8003d58 <rpm_right_front_handler+0x68>)
 8003d10:	711a      	strb	r2, [r3, #4]
 8003d12:	e00e      	b.n	8003d32 <rpm_right_front_handler+0x42>
		}
		else if (sideRXDataRightFrontWheel == 1) {
 8003d14:	4b0e      	ldr	r3, [pc, #56]	; (8003d50 <rpm_right_front_handler+0x60>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d107      	bne.n	8003d2c <rpm_right_front_handler+0x3c>
			uint_msg_right_front.data = -speedRXDataRightFrontWheel;
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <rpm_right_front_handler+0x64>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	425b      	negs	r3, r3
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	b25a      	sxtb	r2, r3
 8003d26:	4b0c      	ldr	r3, [pc, #48]	; (8003d58 <rpm_right_front_handler+0x68>)
 8003d28:	711a      	strb	r2, [r3, #4]
 8003d2a:	e002      	b.n	8003d32 <rpm_right_front_handler+0x42>
		}
		else {
			uint_msg_right_front.data = 0;
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	; (8003d58 <rpm_right_front_handler+0x68>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 8003d32:	480a      	ldr	r0, [pc, #40]	; (8003d5c <rpm_right_front_handler+0x6c>)
 8003d34:	f000 fab0 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <rpm_right_front_handler+0x56>
    		rpm_right_front.publish(&uint_msg_right_front);
 8003d3e:	4906      	ldr	r1, [pc, #24]	; (8003d58 <rpm_right_front_handler+0x68>)
 8003d40:	4807      	ldr	r0, [pc, #28]	; (8003d60 <rpm_right_front_handler+0x70>)
 8003d42:	f7fe fd8c 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 8003d46:	bf00      	nop
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000e70 	.word	0x20000e70
 8003d50:	20005108 	.word	0x20005108
 8003d54:	2000512c 	.word	0x2000512c
 8003d58:	20000a04 	.word	0x20000a04
 8003d5c:	200004d4 	.word	0x200004d4
 8003d60:	20000d78 	.word	0x20000d78

08003d64 <rpm_left_front_handler>:

extern "C" void rpm_left_front_handler(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_left_front_nbt))
 8003d68:	4815      	ldr	r0, [pc, #84]	; (8003dc0 <rpm_left_front_handler+0x5c>)
 8003d6a:	f001 f82f 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d022      	beq.n	8003dba <rpm_left_front_handler+0x56>
	{
		if (sideRXDataLeftFrontWheel == 1) {
 8003d74:	4b13      	ldr	r3, [pc, #76]	; (8003dc4 <rpm_left_front_handler+0x60>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d105      	bne.n	8003d88 <rpm_left_front_handler+0x24>
		    uint_msg_left_front.data = speedRXDataLeftFrontWheel;
 8003d7c:	4b12      	ldr	r3, [pc, #72]	; (8003dc8 <rpm_left_front_handler+0x64>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	b25a      	sxtb	r2, r3
 8003d82:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <rpm_left_front_handler+0x68>)
 8003d84:	711a      	strb	r2, [r3, #4]
 8003d86:	e00e      	b.n	8003da6 <rpm_left_front_handler+0x42>
		}
		else if (sideRXDataLeftFrontWheel == 2) {
 8003d88:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <rpm_left_front_handler+0x60>)
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d107      	bne.n	8003da0 <rpm_left_front_handler+0x3c>
		  	uint_msg_left_front.data = -speedRXDataLeftFrontWheel;
 8003d90:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <rpm_left_front_handler+0x64>)
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	425b      	negs	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	b25a      	sxtb	r2, r3
 8003d9a:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <rpm_left_front_handler+0x68>)
 8003d9c:	711a      	strb	r2, [r3, #4]
 8003d9e:	e002      	b.n	8003da6 <rpm_left_front_handler+0x42>
		}
		else {
		  	uint_msg_left_front.data = 0;
 8003da0:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <rpm_left_front_handler+0x68>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 8003da6:	480a      	ldr	r0, [pc, #40]	; (8003dd0 <rpm_left_front_handler+0x6c>)
 8003da8:	f000 fa76 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <rpm_left_front_handler+0x56>
    		rpm_left_front.publish(&uint_msg_left_front);
 8003db2:	4906      	ldr	r1, [pc, #24]	; (8003dcc <rpm_left_front_handler+0x68>)
 8003db4:	4807      	ldr	r0, [pc, #28]	; (8003dd4 <rpm_left_front_handler+0x70>)
 8003db6:	f7fe fd52 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000e78 	.word	0x20000e78
 8003dc4:	20005124 	.word	0x20005124
 8003dc8:	20004cc0 	.word	0x20004cc0
 8003dcc:	20000a0c 	.word	0x20000a0c
 8003dd0:	200004d4 	.word	0x200004d4
 8003dd4:	20000d8c 	.word	0x20000d8c

08003dd8 <rpm_right_back_handler>:

extern "C" void rpm_right_back_handler(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_right_back_nbt))
 8003ddc:	4815      	ldr	r0, [pc, #84]	; (8003e34 <rpm_right_back_handler+0x5c>)
 8003dde:	f000 fff5 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d022      	beq.n	8003e2e <rpm_right_back_handler+0x56>
	{
		if (sideRXDataRightBackWheel == 2) {
 8003de8:	4b13      	ldr	r3, [pc, #76]	; (8003e38 <rpm_right_back_handler+0x60>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d105      	bne.n	8003dfc <rpm_right_back_handler+0x24>
		    uint_msg_right_back.data = speedRXDataRightBackWheel;
 8003df0:	4b12      	ldr	r3, [pc, #72]	; (8003e3c <rpm_right_back_handler+0x64>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	b25a      	sxtb	r2, r3
 8003df6:	4b12      	ldr	r3, [pc, #72]	; (8003e40 <rpm_right_back_handler+0x68>)
 8003df8:	711a      	strb	r2, [r3, #4]
 8003dfa:	e00e      	b.n	8003e1a <rpm_right_back_handler+0x42>
		}
		else if (sideRXDataRightBackWheel == 1) {
 8003dfc:	4b0e      	ldr	r3, [pc, #56]	; (8003e38 <rpm_right_back_handler+0x60>)
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d107      	bne.n	8003e14 <rpm_right_back_handler+0x3c>
			uint_msg_right_back.data = -speedRXDataRightBackWheel;
 8003e04:	4b0d      	ldr	r3, [pc, #52]	; (8003e3c <rpm_right_back_handler+0x64>)
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	425b      	negs	r3, r3
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	b25a      	sxtb	r2, r3
 8003e0e:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <rpm_right_back_handler+0x68>)
 8003e10:	711a      	strb	r2, [r3, #4]
 8003e12:	e002      	b.n	8003e1a <rpm_right_back_handler+0x42>
		}
		else {
			uint_msg_right_back.data = 0;
 8003e14:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <rpm_right_back_handler+0x68>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	711a      	strb	r2, [r3, #4]
		}
    	if (nh.connected()) {
 8003e1a:	480a      	ldr	r0, [pc, #40]	; (8003e44 <rpm_right_back_handler+0x6c>)
 8003e1c:	f000 fa3c 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <rpm_right_back_handler+0x56>
    		rpm_right_back.publish(&uint_msg_right_back);
 8003e26:	4906      	ldr	r1, [pc, #24]	; (8003e40 <rpm_right_back_handler+0x68>)
 8003e28:	4807      	ldr	r0, [pc, #28]	; (8003e48 <rpm_right_back_handler+0x70>)
 8003e2a:	f7fe fd18 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
	}
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	20000e80 	.word	0x20000e80
 8003e38:	20004c30 	.word	0x20004c30
 8003e3c:	20004ce0 	.word	0x20004ce0
 8003e40:	20000a14 	.word	0x20000a14
 8003e44:	200004d4 	.word	0x200004d4
 8003e48:	20000da0 	.word	0x20000da0

08003e4c <rpm_left_back_handler>:

extern "C" void rpm_left_back_handler(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
	if (NBT_handler(&rpm_left_back_nbt))
 8003e50:	4815      	ldr	r0, [pc, #84]	; (8003ea8 <rpm_left_back_handler+0x5c>)
 8003e52:	f000 ffbb 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d022      	beq.n	8003ea2 <rpm_left_back_handler+0x56>
	{
		if (sideRXDataLeftBackWheel == 1) {
 8003e5c:	4b13      	ldr	r3, [pc, #76]	; (8003eac <rpm_left_back_handler+0x60>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <rpm_left_back_handler+0x24>
		  	uint_msg_left_back.data = speedRXDataLeftBackWheel;
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <rpm_left_back_handler+0x64>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	b25a      	sxtb	r2, r3
 8003e6a:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <rpm_left_back_handler+0x68>)
 8003e6c:	711a      	strb	r2, [r3, #4]
 8003e6e:	e00e      	b.n	8003e8e <rpm_left_back_handler+0x42>
		}
		else if (sideRXDataLeftBackWheel == 2) {
 8003e70:	4b0e      	ldr	r3, [pc, #56]	; (8003eac <rpm_left_back_handler+0x60>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d107      	bne.n	8003e88 <rpm_left_back_handler+0x3c>
			uint_msg_left_back.data = -speedRXDataLeftBackWheel;
 8003e78:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <rpm_left_back_handler+0x64>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	425b      	negs	r3, r3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	b25a      	sxtb	r2, r3
 8003e82:	4b0c      	ldr	r3, [pc, #48]	; (8003eb4 <rpm_left_back_handler+0x68>)
 8003e84:	711a      	strb	r2, [r3, #4]
 8003e86:	e002      	b.n	8003e8e <rpm_left_back_handler+0x42>
		}
		else {
			uint_msg_left_back.data = 0;
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <rpm_left_back_handler+0x68>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	711a      	strb	r2, [r3, #4]
		}
		if (nh.connected()) {
 8003e8e:	480a      	ldr	r0, [pc, #40]	; (8003eb8 <rpm_left_back_handler+0x6c>)
 8003e90:	f000 fa02 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <rpm_left_back_handler+0x56>
			rpm_left_back.publish(&uint_msg_left_back);
 8003e9a:	4906      	ldr	r1, [pc, #24]	; (8003eb4 <rpm_left_back_handler+0x68>)
 8003e9c:	4807      	ldr	r0, [pc, #28]	; (8003ebc <rpm_left_back_handler+0x70>)
 8003e9e:	f7fe fcde 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		}
	}
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000e88 	.word	0x20000e88
 8003eac:	20004cd8 	.word	0x20004cd8
 8003eb0:	20004cc8 	.word	0x20004cc8
 8003eb4:	20000a1c 	.word	0x20000a1c
 8003eb8:	200004d4 	.word	0x200004d4
 8003ebc:	20000db4 	.word	0x20000db4

08003ec0 <gyro_handler>:

extern "C" void gyro_handler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
    gyro_msg.x = gyroX;
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <gyro_handler+0x40>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0e      	ldr	r2, [pc, #56]	; (8003f04 <gyro_handler+0x44>)
 8003eca:	6053      	str	r3, [r2, #4]
    gyro_msg.y = gyroY;
 8003ecc:	4b0e      	ldr	r3, [pc, #56]	; (8003f08 <gyro_handler+0x48>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a0c      	ldr	r2, [pc, #48]	; (8003f04 <gyro_handler+0x44>)
 8003ed2:	6093      	str	r3, [r2, #8]
    gyro_msg.z = gyroZ;
 8003ed4:	4b0d      	ldr	r3, [pc, #52]	; (8003f0c <gyro_handler+0x4c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a0a      	ldr	r2, [pc, #40]	; (8003f04 <gyro_handler+0x44>)
 8003eda:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 8003edc:	480c      	ldr	r0, [pc, #48]	; (8003f10 <gyro_handler+0x50>)
 8003ede:	f000 f9db 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d009      	beq.n	8003efc <gyro_handler+0x3c>
    	if (NBT_handler(&gyro_nbt))
 8003ee8:	480a      	ldr	r0, [pc, #40]	; (8003f14 <gyro_handler+0x54>)
 8003eea:	f000 ff6f 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <gyro_handler+0x3c>
    	{
    		gyro.publish(&gyro_msg);
 8003ef4:	4903      	ldr	r1, [pc, #12]	; (8003f04 <gyro_handler+0x44>)
 8003ef6:	4808      	ldr	r0, [pc, #32]	; (8003f18 <gyro_handler+0x58>)
 8003ef8:	f7fe fcb1 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 8003efc:	bf00      	nop
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	20004cb0 	.word	0x20004cb0
 8003f04:	20000a5c 	.word	0x20000a5c
 8003f08:	20005158 	.word	0x20005158
 8003f0c:	20004ccc 	.word	0x20004ccc
 8003f10:	200004d4 	.word	0x200004d4
 8003f14:	20000e60 	.word	0x20000e60
 8003f18:	20000d50 	.word	0x20000d50

08003f1c <accel_handler>:

extern "C" void accel_handler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
    accel_msg.x = accelX;
 8003f20:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <accel_handler+0x40>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a0e      	ldr	r2, [pc, #56]	; (8003f60 <accel_handler+0x44>)
 8003f26:	6053      	str	r3, [r2, #4]
    accel_msg.y = accelY;
 8003f28:	4b0e      	ldr	r3, [pc, #56]	; (8003f64 <accel_handler+0x48>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a0c      	ldr	r2, [pc, #48]	; (8003f60 <accel_handler+0x44>)
 8003f2e:	6093      	str	r3, [r2, #8]
    accel_msg.z = accelZ;
 8003f30:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <accel_handler+0x4c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <accel_handler+0x44>)
 8003f36:	60d3      	str	r3, [r2, #12]
    if (nh.connected()) {
 8003f38:	480c      	ldr	r0, [pc, #48]	; (8003f6c <accel_handler+0x50>)
 8003f3a:	f000 f9ad 	bl	8004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d009      	beq.n	8003f58 <accel_handler+0x3c>
    	if (NBT_handler(&accel_nbt))
 8003f44:	480a      	ldr	r0, [pc, #40]	; (8003f70 <accel_handler+0x54>)
 8003f46:	f000 ff41 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <accel_handler+0x3c>
    	{
    		accel.publish(&accel_msg);
 8003f50:	4903      	ldr	r1, [pc, #12]	; (8003f60 <accel_handler+0x44>)
 8003f52:	4808      	ldr	r0, [pc, #32]	; (8003f74 <accel_handler+0x58>)
 8003f54:	f7fe fc83 	bl	800285e <_ZN3ros9Publisher7publishEPKNS_3MsgE>
    	}
    }
}
 8003f58:	bf00      	nop
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	20004c2c 	.word	0x20004c2c
 8003f60:	20000a6c 	.word	0x20000a6c
 8003f64:	20004c24 	.word	0x20004c24
 8003f68:	20005110 	.word	0x20005110
 8003f6c:	200004d4 	.word	0x200004d4
 8003f70:	20000e68 	.word	0x20000e68
 8003f74:	20000d64 	.word	0x20000d64

08003f78 <spinOnce>:

extern "C" void spinOnce(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
	if (NBT_handler(&ros_nbt))	{
 8003f7c:	4805      	ldr	r0, [pc, #20]	; (8003f94 <spinOnce+0x1c>)
 8003f7e:	f000 ff25 	bl	8004dcc <_Z11NBT_handlerP5nbt_t>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d002      	beq.n	8003f8e <spinOnce+0x16>
		nh.spinOnce();
 8003f88:	4803      	ldr	r0, [pc, #12]	; (8003f98 <spinOnce+0x20>)
 8003f8a:	f000 f992 	bl	80042b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	}
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000e90 	.word	0x20000e90
 8003f98:	200004d4 	.word	0x200004d4

08003f9c <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d80d      	bhi.n	8003fcc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	fa22 f103 	lsr.w	r1, r2, r3
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	b2ca      	uxtb	r2, r1
 8003fc2:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	e7ee      	b.n	8003faa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8003fcc:	bf00      	nop
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d811      	bhi.n	8004016 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6839      	ldr	r1, [r7, #0]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	440a      	add	r2, r1
 8003ffc:	7812      	ldrb	r2, [r2, #0]
 8003ffe:	4611      	mov	r1, r2
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	00d2      	lsls	r2, r2, #3
 8004004:	fa01 f202 	lsl.w	r2, r1, r2
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	3301      	adds	r3, #1
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	e7ea      	b.n	8003fec <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8004016:	bf00      	nop
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	4a04      	ldr	r2, [pc, #16]	; (8004040 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4618      	mov	r0, r3
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	08010114 	.word	0x08010114

08004044 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff ffe8 	bl	8004024 <_ZN3ros15NodeHandleBase_C1Ev>
 8004054:	4a39      	ldr	r2, [pc, #228]	; (800413c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xf8>)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3304      	adds	r3, #4
 800405e:	4618      	mov	r0, r3
 8004060:	f7fe fc1d 	bl	800289e <_ZN13STM32HardwareC1Ev>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe f91a 	bl	80022ac <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2b18      	cmp	r3, #24
 8004080:	d80a      	bhi.n	8004098 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x54>
      publishers[i] = 0;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800408a:	2100      	movs	r1, #0
 800408c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	3301      	adds	r3, #1
 8004094:	617b      	str	r3, [r7, #20]
 8004096:	e7f1      	b.n	800407c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004098:	2300      	movs	r3, #0
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	2b18      	cmp	r3, #24
 80040a0:	d80b      	bhi.n	80040ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	2200      	movs	r2, #0
 80040b0:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	3301      	adds	r3, #1
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	e7f0      	b.n	800409c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x58>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80040ba:	2300      	movs	r3, #0
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040c4:	d209      	bcs.n	80040da <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x96>
      message_in[i] = 0;
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4413      	add	r3, r2
 80040cc:	3318      	adds	r3, #24
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	3301      	adds	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	e7f1      	b.n	80040be <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80040da:	2300      	movs	r3, #0
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040e4:	d20a      	bcs.n	80040fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xb8>
      message_out[i] = 0;
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	4413      	add	r3, r2
 80040ec:	f503 7306 	add.w	r3, r3, #536	; 0x218
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	3301      	adds	r3, #1
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	e7f0      	b.n	80040de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9a>

    req_param_resp.ints_length = 0;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    req_param_resp.floats_length = 0;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    req_param_resp.floats = NULL;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
    req_param_resp.ints_length = 0;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    req_param_resp.ints = NULL;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514

    spin_timeout_ = 0;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	615a      	str	r2, [r3, #20]
  }
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	08010028 	.word	0x08010028

08004140 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <_ZN3ros11Subscriber_C1Ev+0x1c>)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4618      	mov	r0, r3
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	080100fc 	.word	0x080100fc

08004160 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	4618      	mov	r0, r3
 8004172:	f7ff ffe5 	bl	8004140 <_ZN3ros11Subscriber_C1Ev>
 8004176:	4a0b      	ldr	r2, [pc, #44]	; (80041a4 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei+0x44>)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	330c      	adds	r3, #12
 8004180:	4618      	mov	r0, r3
 8004182:	f7fe fbd7 	bl	8002934 <_ZN8std_msgs4Int8C1Ev>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	615a      	str	r2, [r3, #20]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	609a      	str	r2, [r3, #8]
  };
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	08010010 	.word	0x08010010

080041a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3304      	adds	r3, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe fb7d 	bl	80028b4 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
    bytes_ = 0;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
    index_ = 0;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
    topic_ = 0;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
  };
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 80041e2:	b480      	push	{r7}
 80041e4:	b085      	sub	sp, #20
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2b18      	cmp	r3, #24
 80041f4:	dc1b      	bgt.n	800422e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4c>
    {
      if (subscribers[i] == 0) // empty slot
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10e      	bne.n	8004226 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x44>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	605a      	str	r2, [r3, #4]
        s.id_ = i + 100;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	605a      	str	r2, [r3, #4]
        return true;
 8004222:	2301      	movs	r3, #1
 8004224:	e004      	b.n	8004230 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4e>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	3301      	adds	r3, #1
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	e7e0      	b.n	80041f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0xe>
      }
    }
    return false;
 800422e:	2300      	movs	r3, #0
  }
 8004230:	4618      	mov	r0, r3
 8004232:	3714      	adds	r7, #20
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b18      	cmp	r3, #24
 800424e:	dc1c      	bgt.n	800428a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4e>
      if (publishers[i] == 0) // empty slot
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d110      	bne.n	8004282 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	60da      	str	r2, [r3, #12]
        return true;
 800427e:	2301      	movs	r3, #1
 8004280:	e004      	b.n	800428c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	3301      	adds	r3, #1
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	e7df      	b.n	800424a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 800428a:	2300      	movs	r3, #0
  }
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
    return configured_;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
  };
 80042a6:	4618      	mov	r0, r3
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b084      	sub	sp, #16
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	3304      	adds	r3, #4
 80042be:	4618      	mov	r0, r3
 80042c0:	f7fe fb2c 	bl	800291c <_ZN13STM32Hardware4timeEv>
 80042c4:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d903      	bls.n	80042e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
    if (mode_ != MODE_FIRST_FF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d009      	beq.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d903      	bls.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
      if (spin_timeout_ > 0)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d013      	beq.n	800432e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3304      	adds	r3, #4
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe fb06 	bl	800291c <_ZN13STM32Hardware4timeEv>
 8004310:	4602      	mov	r2, r0
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1ad2      	subs	r2, r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	429a      	cmp	r2, r3
 800431c:	bf8c      	ite	hi
 800431e:	2301      	movhi	r3, #1
 8004320:	2300      	movls	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 8004328:	f06f 0301 	mvn.w	r3, #1
 800432c:	e193      	b.n	8004656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      int data = hardware_.read();
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	3304      	adds	r3, #4
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe fac8 	bl	80028c8 <_ZN13STM32Hardware4readEv>
 8004338:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	f2c0 8173 	blt.w	8004628 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x376>
      checksum_ += data;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	441a      	add	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004358:	2b07      	cmp	r3, #7
 800435a:	d11d      	bne.n	8004398 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004362:	1c59      	adds	r1, r3, #1
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	f8c2 14ec 	str.w	r1, [r2, #1260]	; 0x4ec
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	b2d1      	uxtb	r1, r2
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	4413      	add	r3, r2
 8004372:	460a      	mov	r2, r1
 8004374:	761a      	strb	r2, [r3, #24]
        bytes_--;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 800437c:	1e5a      	subs	r2, r3, #1
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1b7      	bne.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2208      	movs	r2, #8
 8004392:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004396:	e7b2      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d128      	bne.n	80043f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x142>
        if (data == 0xff)
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2bff      	cmp	r3, #255	; 0xff
 80043a6:	d10d      	bne.n	80043c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x112>
          mode_++;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f103 0214 	add.w	r2, r3, #20
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 80043c2:	e79c      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3304      	adds	r3, #4
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fe faa7 	bl	800291c <_ZN13STM32Hardware4timeEv>
 80043ce:	4602      	mov	r2, r0
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d8:	4293      	cmp	r3, r2
 80043da:	bf8c      	ite	hi
 80043dc:	2301      	movhi	r3, #1
 80043de:	2300      	movls	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d08b      	beq.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
          return SPIN_TIMEOUT;
 80043ee:	f06f 0301 	mvn.w	r3, #1
 80043f2:	e130      	b.n	8004656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
      else if (mode_ == MODE_PROTOCOL_VER)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d11b      	bne.n	8004436 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2bfe      	cmp	r3, #254	; 0xfe
 8004402:	d107      	bne.n	8004414 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x162>
          mode_++;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004412:	e774      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          if (configured_ == false)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004422:	f083 0301 	eor.w	r3, r3, #1
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	f43f af68 	beq.w	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f915 	bl	800465e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8004434:	e763      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800443c:	2b02      	cmp	r3, #2
 800443e:	d113      	bne.n	8004468 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        index_ = 0;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
        mode_++;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte for calculating size checksum */
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8004466:	e74a      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800446e:	2b03      	cmp	r3, #3
 8004470:	d110      	bne.n	8004494 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f8d3 24e4 	ldr.w	r2, [r3, #1252]	; 0x4e4
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	441a      	add	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        mode_++;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004492:	e734      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800449a:	2b04      	cmp	r3, #4
 800449c:	d116      	bne.n	80044cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80044a4:	425a      	negs	r2, r3
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	bf58      	it	pl
 80044ac:	4253      	negpl	r3, r2
 80044ae:	2bff      	cmp	r3, #255	; 0xff
 80044b0:	d107      	bne.n	80044c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80044c0:	e71d      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80044ca:	e718      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80044d2:	2b05      	cmp	r3, #5
 80044d4:	d10f      	bne.n	80044f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_++;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80044e4:	1c5a      	adds	r2, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte included in checksum */
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 80044f4:	e703      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80044fc:	2b06      	cmp	r3, #6
 80044fe:	d117      	bne.n	8004530 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f8d3 24e8 	ldr.w	r2, [r3, #1256]	; 0x4e8
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	021b      	lsls	r3, r3, #8
 800450a:	441a      	add	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_ = MODE_MESSAGE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2207      	movs	r2, #7
 8004516:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if (bytes_ == 0)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8004520:	2b00      	cmp	r3, #0
 8004522:	f47f aeec 	bne.w	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2208      	movs	r2, #8
 800452a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 800452e:	e6e6      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004536:	2b08      	cmp	r3, #8
 8004538:	f47f aee1 	bne.w	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if ((checksum_ % 256) == 255)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800454a:	425a      	negs	r2, r3
 800454c:	b2db      	uxtb	r3, r3
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	bf58      	it	pl
 8004552:	4253      	negpl	r3, r2
 8004554:	2bff      	cmp	r3, #255	; 0xff
 8004556:	f47f aed2 	bne.w	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004560:	2b00      	cmp	r3, #0
 8004562:	d110      	bne.n	8004586 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f87a 	bl	800465e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f894 	bl	8004698 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
            last_sync_receive_time = c_time;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
            return SPIN_ERR;
 8004580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004584:	e067      	b.n	8004656 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a4>
          else if (topic_ == TopicInfo::ID_TIME)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800458c:	2b0a      	cmp	r3, #10
 800458e:	d106      	bne.n	800459e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ec>
            syncTime(message_in);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3318      	adds	r3, #24
 8004594:	4619      	mov	r1, r3
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f964 	bl	8004864 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800459c:	e6af      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80045a4:	2b06      	cmp	r3, #6
 80045a6:	d10d      	bne.n	80045c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
            req_param_resp.deserialize(message_in);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f503 62a1 	add.w	r2, r3, #1288	; 0x508
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	3318      	adds	r3, #24
 80045b2:	4619      	mov	r1, r3
 80045b4:	4610      	mov	r0, r2
 80045b6:	f7fd ffae 	bl	8002516 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 80045c2:	e69c      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80045ca:	2b0b      	cmp	r3, #11
 80045cc:	d104      	bne.n	80045d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x326>
            configured_ = false;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 80045d6:	e692      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80045de:	3b64      	subs	r3, #100	; 0x64
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f43f ae86 	beq.w	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80045f8:	3b64      	subs	r3, #100	; 0x64
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	4413      	add	r3, r2
 8004604:	6858      	ldr	r0, [r3, #4]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800460c:	3b64      	subs	r3, #100	; 0x64
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	4413      	add	r3, r2
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	3218      	adds	r2, #24
 8004622:	4611      	mov	r1, r2
 8004624:	4798      	blx	r3
    while (true)
 8004626:	e66a      	b.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8004628:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00f      	beq.n	8004654 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004642:	4293      	cmp	r3, r2
 8004644:	d906      	bls.n	8004654 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a2>
      requestSyncTime();
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f809 	bl	800465e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    return SPIN_OK;
 8004654:	2300      	movs	r3, #0
  }
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 800465e:	b580      	push	{r7, lr}
 8004660:	b086      	sub	sp, #24
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8004666:	f107 030c 	add.w	r3, r7, #12
 800466a:	4618      	mov	r0, r3
 800466c:	f7fd faba 	bl	8001be4 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f107 020c 	add.w	r2, r7, #12
 800467a:	210a      	movs	r1, #10
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	4798      	blx	r3
    rt_time = hardware_.time();
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3304      	adds	r3, #4
 8004684:	4618      	mov	r0, r3
 8004686:	f7fe f949 	bl	800291c <_ZN13STM32Hardware4timeEv>
 800468a:	4602      	mov	r2, r0
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	609a      	str	r2, [r3, #8]
  }
 8004690:	bf00      	nop
 8004692:	3718      	adds	r7, #24
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8004698:	b590      	push	{r4, r7, lr}
 800469a:	b08b      	sub	sp, #44	; 0x2c
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 80046a0:	f107 030c 	add.w	r3, r7, #12
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fd fb8d 	bl	8001dc4 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80046aa:	2300      	movs	r3, #0
 80046ac:	627b      	str	r3, [r7, #36]	; 0x24
 80046ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b0:	2b18      	cmp	r3, #24
 80046b2:	dc5e      	bgt.n	8004772 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xda>
    {
      if (publishers[i] != 0) // non-empty slot
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b8:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80046bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d052      	beq.n	800476a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd2>
      {
        ti.topic_id = publishers[i]->id_;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c8:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80046cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046da:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80046de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ea:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80046ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046f2:	6859      	ldr	r1, [r3, #4]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f8:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80046fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3308      	adds	r3, #8
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4608      	mov	r0, r1
 800470a:	4798      	blx	r3
 800470c:	4603      	mov	r3, r0
 800470e:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004714:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800471c:	6859      	ldr	r1, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004722:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	330c      	adds	r3, #12
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4608      	mov	r0, r1
 8004734:	4798      	blx	r3
 8004736:	4603      	mov	r3, r0
 8004738:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 800473a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800473e:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681c      	ldr	r4, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474a:	f502 7283 	add.w	r2, r2, #262	; 0x106
 800474e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004752:	4618      	mov	r0, r3
 8004754:	f7fe f897 	bl	8002886 <_ZN3ros9Publisher15getEndpointTypeEv>
 8004758:	4601      	mov	r1, r0
 800475a:	f107 030c 	add.w	r3, r7, #12
 800475e:	461a      	mov	r2, r3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	47a0      	blx	r4
        HAL_Delay(10);
 8004764:	200a      	movs	r0, #10
 8004766:	f000 fcdb 	bl	8005120 <HAL_Delay>
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	3301      	adds	r3, #1
 800476e:	627b      	str	r3, [r7, #36]	; 0x24
 8004770:	e79d      	b.n	80046ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004772:	2300      	movs	r3, #0
 8004774:	627b      	str	r3, [r7, #36]	; 0x24
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	2b18      	cmp	r3, #24
 800477a:	dc6b      	bgt.n	8004854 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1bc>
    {
      if (subscribers[i] != 0) // non-empty slot
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4413      	add	r3, r2
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d05e      	beq.n	800484c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1b4>
      {
        ti.topic_id = subscribers[i]->id_;
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004792:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	6859      	ldr	r1, [r3, #4]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c6:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3308      	adds	r3, #8
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4608      	mov	r0, r1
 80047d8:	4798      	blx	r3
 80047da:	4603      	mov	r3, r0
 80047dc:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e2:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4413      	add	r3, r2
 80047ea:	6859      	ldr	r1, [r3, #4]
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f0:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	330c      	adds	r3, #12
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4608      	mov	r0, r1
 8004802:	4798      	blx	r3
 8004804:	4603      	mov	r3, r0
 8004806:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004808:	f44f 7300 	mov.w	r3, #512	; 0x200
 800480c:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681c      	ldr	r4, [r3, #0]
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4413      	add	r3, r2
 8004820:	6859      	ldr	r1, [r3, #4]
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4413      	add	r3, r2
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3304      	adds	r3, #4
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4608      	mov	r0, r1
 8004838:	4798      	blx	r3
 800483a:	4601      	mov	r1, r0
 800483c:	f107 030c 	add.w	r3, r7, #12
 8004840:	461a      	mov	r2, r3
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	47a0      	blx	r4
        HAL_Delay(10);
 8004846:	200a      	movs	r0, #10
 8004848:	f000 fc6a 	bl	8005120 <HAL_Delay>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	3301      	adds	r3, #1
 8004850:	627b      	str	r3, [r7, #36]	; 0x24
 8004852:	e790      	b.n	8004776 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
      }
    }
    configured_ = true;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  }
 800485c:	bf00      	nop
 800485e:	372c      	adds	r7, #44	; 0x2c
 8004860:	46bd      	mov	sp, r7
 8004862:	bd90      	pop	{r4, r7, pc}

08004864 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 800486e:	f107 0308 	add.w	r3, r7, #8
 8004872:	4618      	mov	r0, r3
 8004874:	f7fd f9b6 	bl	8001be4 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3304      	adds	r3, #4
 800487c:	4618      	mov	r0, r3
 800487e:	f7fe f84d 	bl	800291c <_ZN13STM32Hardware4timeEv>
 8004882:	4602      	mov	r2, r0
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800488c:	f107 0308 	add.w	r3, r7, #8
 8004890:	6839      	ldr	r1, [r7, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fd fa16 	bl	8001cc4 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	4914      	ldr	r1, [pc, #80]	; (80048f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 800489e:	fba1 1303 	umull	r1, r3, r1, r3
 80048a2:	099b      	lsrs	r3, r3, #6
 80048a4:	4413      	add	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 80048a8:	6939      	ldr	r1, [r7, #16]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4b10      	ldr	r3, [pc, #64]	; (80048f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 80048ae:	fba3 0302 	umull	r0, r3, r3, r2
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048b8:	fb00 f303 	mul.w	r3, r0, r3
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	4a0d      	ldr	r2, [pc, #52]	; (80048f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 80048c0:	fb02 f303 	mul.w	r3, r2, r3
 80048c4:	440b      	add	r3, r1
 80048c6:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 80048c8:	f107 0308 	add.w	r3, r7, #8
 80048cc:	3304      	adds	r3, #4
 80048ce:	4619      	mov	r1, r3
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 f8a3 	bl	8004a1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	3304      	adds	r3, #4
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe f81e 	bl	800291c <_ZN13STM32Hardware4timeEv>
 80048e0:	4602      	mov	r2, r0
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
  }
 80048e8:	bf00      	nop
 80048ea:	3718      	adds	r7, #24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	10624dd3 	.word	0x10624dd3
 80048f4:	000f4240 	.word	0x000f4240

080048f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b63      	cmp	r3, #99	; 0x63
 8004908:	dd09      	ble.n	800491e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004910:	f083 0301 	eor.w	r3, r3, #1
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800491a:	2300      	movs	r3, #0
 800491c:	e077      	b.n	8004a0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	f502 7206 	add.w	r2, r2, #536	; 0x218
 800492a:	3207      	adds	r2, #7
 800492c:	4611      	mov	r1, r2
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
 8004932:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	22ff      	movs	r2, #255	; 0xff
 8004938:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
    message_out[1] = PROTOCOL_VER;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	22fe      	movs	r2, #254	; 0xfe
 8004940:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	b2da      	uxtb	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	b29b      	uxth	r3, r3
 8004952:	121b      	asrs	r3, r3, #8
 8004954:	b2da      	uxtb	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 221a 	ldrb.w	r2, [r3, #538]	; 0x21a
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8004968:	4413      	add	r3, r2
 800496a:	b2db      	uxtb	r3, r3
 800496c:	43db      	mvns	r3, r3
 800496e:	b2da      	uxtb	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	b21b      	sxth	r3, r3
 8004984:	121b      	asrs	r3, r3, #8
 8004986:	b2da      	uxtb	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    /* calculate checksum */
    int chk = 0;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004992:	2305      	movs	r3, #5
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	3307      	adds	r3, #7
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	429a      	cmp	r2, r3
 800499e:	da0d      	bge.n	80049bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	4413      	add	r3, r2
 80049a6:	f503 7306 	add.w	r3, r3, #536	; 0x218
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	4413      	add	r3, r2
 80049b2:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	3301      	adds	r3, #1
 80049b8:	61bb      	str	r3, [r7, #24]
 80049ba:	e7ec      	b.n	8004996 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3307      	adds	r3, #7
 80049c0:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	425a      	negs	r2, r3
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	bf58      	it	pl
 80049cc:	4253      	negpl	r3, r2
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	1c59      	adds	r1, r3, #1
 80049d4:	6179      	str	r1, [r7, #20]
 80049d6:	43d2      	mvns	r2, r2
 80049d8:	b2d1      	uxtb	r1, r2
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4413      	add	r3, r2
 80049de:	460a      	mov	r2, r1
 80049e0:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

    if (l <= OUTPUT_SIZE)
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049ea:	dc0a      	bgt.n	8004a02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1d18      	adds	r0, r3, #4
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f503 7306 	add.w	r3, r3, #536	; 0x218
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4619      	mov	r1, r3
 80049fa:	f7fd ff7f 	bl	80028fc <_ZN13STM32Hardware5writeEPhi>
      return l;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	e005      	b.n	8004a0e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004a02:	4905      	ldr	r1, [pc, #20]	; (8004a18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f847 	bl	8004a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8004a0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3720      	adds	r7, #32
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	0800fe84 	.word	0x0800fe84

08004a1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3304      	adds	r3, #4
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fd ff76 	bl	800291c <_ZN13STM32Hardware4timeEv>
 8004a30:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4914      	ldr	r1, [pc, #80]	; (8004a8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 8004a3a:	fba1 1303 	umull	r1, r3, r1, r3
 8004a3e:	099b      	lsrs	r3, r3, #6
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	1e5a      	subs	r2, r3, #1
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	6859      	ldr	r1, [r3, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4b0f      	ldr	r3, [pc, #60]	; (8004a8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x70>)
 8004a50:	fba3 0302 	umull	r0, r3, r3, r2
 8004a54:	099b      	lsrs	r3, r3, #6
 8004a56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a5a:	fb00 f303 	mul.w	r3, r0, r3
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	4a0b      	ldr	r2, [pc, #44]	; (8004a90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8004a62:	fb02 f303 	mul.w	r3, r2, r3
 8004a66:	1aca      	subs	r2, r1, r3
 8004a68:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8004a6a:	4413      	add	r3, r2
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f103 020c 	add.w	r2, r3, #12
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3310      	adds	r3, #16
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	f7fc ff97 	bl	80019b0 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004a82:	bf00      	nop
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	10624dd3 	.word	0x10624dd3
 8004a90:	000f4240 	.word	0x000f4240
 8004a94:	3b9aca00 	.word	0x3b9aca00

08004a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	2103      	movs	r1, #3
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f000 f804 	bl	8004ab4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004aac:	bf00      	nop
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b088      	sub	sp, #32
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	460b      	mov	r3, r1
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004ac2:	f107 0314 	add.w	r3, r7, #20
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fd fb40 	bl	800214c <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004acc:	7afb      	ldrb	r3, [r7, #11]
 8004ace:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f107 0214 	add.w	r2, r7, #20
 8004ade:	2107      	movs	r1, #7
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	4798      	blx	r3
  }
 8004ae4:	bf00      	nop
 8004ae6:	3720      	adds	r7, #32
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <_Z41__static_initialization_and_destruction_0ii>:
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	f040 809f 	bne.w	8004c3c <_Z41__static_initialization_and_destruction_0ii+0x150>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b04:	4293      	cmp	r3, r2
 8004b06:	f040 8099 	bne.w	8004c3c <_Z41__static_initialization_and_destruction_0ii+0x150>
ros::NodeHandle nh;
 8004b0a:	484e      	ldr	r0, [pc, #312]	; (8004c44 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8004b0c:	f7ff fa9a 	bl	8004044 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::Int8 uint_msg_right_front;
 8004b10:	484d      	ldr	r0, [pc, #308]	; (8004c48 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8004b12:	f7fd ff0f 	bl	8002934 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_front;
 8004b16:	484d      	ldr	r0, [pc, #308]	; (8004c4c <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8004b18:	f7fd ff0c 	bl	8002934 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_right_back;
 8004b1c:	484c      	ldr	r0, [pc, #304]	; (8004c50 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004b1e:	f7fd ff09 	bl	8002934 <_ZN8std_msgs4Int8C1Ev>
std_msgs::Int8 uint_msg_left_back;
 8004b22:	484c      	ldr	r0, [pc, #304]	; (8004c54 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8004b24:	f7fd ff06 	bl	8002934 <_ZN8std_msgs4Int8C1Ev>
std_msgs::UInt8MultiArray diagnostics_data_array;
 8004b28:	484b      	ldr	r0, [pc, #300]	; (8004c58 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8004b2a:	f7fe fa53 	bl	8002fd4 <_ZN8std_msgs15UInt8MultiArrayC1Ev>
std_msgs::UInt8 state_data_msg;
 8004b2e:	484b      	ldr	r0, [pc, #300]	; (8004c5c <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004b30:	f7fd ff6c 	bl	8002a0c <_ZN8std_msgs5UInt8C1Ev>
geometry_msgs::Vector3 gyro_msg;
 8004b34:	484a      	ldr	r0, [pc, #296]	; (8004c60 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004b36:	f7fe fb45 	bl	80031c4 <_ZN13geometry_msgs7Vector3C1Ev>
geometry_msgs::Vector3 accel_msg;
 8004b3a:	484a      	ldr	r0, [pc, #296]	; (8004c64 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004b3c:	f7fe fb42 	bl	80031c4 <_ZN13geometry_msgs7Vector3C1Ev>
sensor_msgs::Range laser_sensor_msg_1;
 8004b40:	4849      	ldr	r0, [pc, #292]	; (8004c68 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8004b42:	f7fe fd79 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_2;
 8004b46:	4849      	ldr	r0, [pc, #292]	; (8004c6c <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8004b48:	f7fe fd76 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_3;
 8004b4c:	4848      	ldr	r0, [pc, #288]	; (8004c70 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8004b4e:	f7fe fd73 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_4;
 8004b52:	4848      	ldr	r0, [pc, #288]	; (8004c74 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 8004b54:	f7fe fd70 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_5;
 8004b58:	4847      	ldr	r0, [pc, #284]	; (8004c78 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8004b5a:	f7fe fd6d 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_6;
 8004b5e:	4847      	ldr	r0, [pc, #284]	; (8004c7c <_Z41__static_initialization_and_destruction_0ii+0x190>)
 8004b60:	f7fe fd6a 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_7;
 8004b64:	4846      	ldr	r0, [pc, #280]	; (8004c80 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8004b66:	f7fe fd67 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_8;
 8004b6a:	4846      	ldr	r0, [pc, #280]	; (8004c84 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8004b6c:	f7fe fd64 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_9;
 8004b70:	4845      	ldr	r0, [pc, #276]	; (8004c88 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8004b72:	f7fe fd61 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_10;
 8004b76:	4845      	ldr	r0, [pc, #276]	; (8004c8c <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8004b78:	f7fe fd5e 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_11;
 8004b7c:	4844      	ldr	r0, [pc, #272]	; (8004c90 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8004b7e:	f7fe fd5b 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_12;
 8004b82:	4844      	ldr	r0, [pc, #272]	; (8004c94 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8004b84:	f7fe fd58 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_13;
 8004b88:	4843      	ldr	r0, [pc, #268]	; (8004c98 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8004b8a:	f7fe fd55 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_14;
 8004b8e:	4843      	ldr	r0, [pc, #268]	; (8004c9c <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8004b90:	f7fe fd52 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_15;
 8004b94:	4842      	ldr	r0, [pc, #264]	; (8004ca0 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8004b96:	f7fe fd4f 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range laser_sensor_msg_16;
 8004b9a:	4842      	ldr	r0, [pc, #264]	; (8004ca4 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8004b9c:	f7fe fd4c 	bl	8003638 <_ZN11sensor_msgs5RangeC1Ev>
ros::Publisher stm("stm", &gyro_msg);
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	4a2f      	ldr	r2, [pc, #188]	; (8004c60 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004ba4:	4940      	ldr	r1, [pc, #256]	; (8004ca8 <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 8004ba6:	4841      	ldr	r0, [pc, #260]	; (8004cac <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 8004ba8:	f7fd fe42 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher gyro("gyro", &gyro_msg);
 8004bac:	2300      	movs	r3, #0
 8004bae:	4a2c      	ldr	r2, [pc, #176]	; (8004c60 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004bb0:	493f      	ldr	r1, [pc, #252]	; (8004cb0 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 8004bb2:	4840      	ldr	r0, [pc, #256]	; (8004cb4 <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 8004bb4:	f7fd fe3c 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher accel("accel", &accel_msg);
 8004bb8:	2300      	movs	r3, #0
 8004bba:	4a2a      	ldr	r2, [pc, #168]	; (8004c64 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004bbc:	493e      	ldr	r1, [pc, #248]	; (8004cb8 <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 8004bbe:	483f      	ldr	r0, [pc, #252]	; (8004cbc <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 8004bc0:	f7fd fe36 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_front("rpm_right_front", &uint_msg_right_front);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	4a20      	ldr	r2, [pc, #128]	; (8004c48 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8004bc8:	493d      	ldr	r1, [pc, #244]	; (8004cc0 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 8004bca:	483e      	ldr	r0, [pc, #248]	; (8004cc4 <_Z41__static_initialization_and_destruction_0ii+0x1d8>)
 8004bcc:	f7fd fe30 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_front("rpm_left_front", &uint_msg_left_front);
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	4a1e      	ldr	r2, [pc, #120]	; (8004c4c <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8004bd4:	493c      	ldr	r1, [pc, #240]	; (8004cc8 <_Z41__static_initialization_and_destruction_0ii+0x1dc>)
 8004bd6:	483d      	ldr	r0, [pc, #244]	; (8004ccc <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 8004bd8:	f7fd fe2a 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_right_back("rpm_right_back", &uint_msg_right_back);
 8004bdc:	2300      	movs	r3, #0
 8004bde:	4a1c      	ldr	r2, [pc, #112]	; (8004c50 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004be0:	493b      	ldr	r1, [pc, #236]	; (8004cd0 <_Z41__static_initialization_and_destruction_0ii+0x1e4>)
 8004be2:	483c      	ldr	r0, [pc, #240]	; (8004cd4 <_Z41__static_initialization_and_destruction_0ii+0x1e8>)
 8004be4:	f7fd fe24 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher rpm_left_back("rpm_left_back", &uint_msg_left_back);
 8004be8:	2300      	movs	r3, #0
 8004bea:	4a1a      	ldr	r2, [pc, #104]	; (8004c54 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8004bec:	493a      	ldr	r1, [pc, #232]	; (8004cd8 <_Z41__static_initialization_and_destruction_0ii+0x1ec>)
 8004bee:	483b      	ldr	r0, [pc, #236]	; (8004cdc <_Z41__static_initialization_and_destruction_0ii+0x1f0>)
 8004bf0:	f7fd fe1e 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Int8> rpm_rightFront_sub("rpm_rightFront_sub", rpm_rightFront_subCb);
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	4a3a      	ldr	r2, [pc, #232]	; (8004ce0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 8004bf8:	493a      	ldr	r1, [pc, #232]	; (8004ce4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 8004bfa:	483b      	ldr	r0, [pc, #236]	; (8004ce8 <_Z41__static_initialization_and_destruction_0ii+0x1fc>)
 8004bfc:	f7ff fab0 	bl	8004160 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftFront_sub("rpm_leftFront_sub", rpm_leftFront_subCb);
 8004c00:	2301      	movs	r3, #1
 8004c02:	4a3a      	ldr	r2, [pc, #232]	; (8004cec <_Z41__static_initialization_and_destruction_0ii+0x200>)
 8004c04:	493a      	ldr	r1, [pc, #232]	; (8004cf0 <_Z41__static_initialization_and_destruction_0ii+0x204>)
 8004c06:	483b      	ldr	r0, [pc, #236]	; (8004cf4 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 8004c08:	f7ff faaa 	bl	8004160 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_rightBack_sub("rpm_rightBack_sub", rpm_rightBack_subCb);
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	4a3a      	ldr	r2, [pc, #232]	; (8004cf8 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8004c10:	493a      	ldr	r1, [pc, #232]	; (8004cfc <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8004c12:	483b      	ldr	r0, [pc, #236]	; (8004d00 <_Z41__static_initialization_and_destruction_0ii+0x214>)
 8004c14:	f7ff faa4 	bl	8004160 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> rpm_leftBack_sub("rpm_leftBack_sub", rpm_leftBack_subCb);
 8004c18:	2301      	movs	r3, #1
 8004c1a:	4a3a      	ldr	r2, [pc, #232]	; (8004d04 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8004c1c:	493a      	ldr	r1, [pc, #232]	; (8004d08 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8004c1e:	483b      	ldr	r0, [pc, #236]	; (8004d0c <_Z41__static_initialization_and_destruction_0ii+0x220>)
 8004c20:	f7ff fa9e 	bl	8004160 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Publisher diagnostic_data("diagnostics_data", &diagnostics_data_array);
 8004c24:	2300      	movs	r3, #0
 8004c26:	4a0c      	ldr	r2, [pc, #48]	; (8004c58 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8004c28:	4939      	ldr	r1, [pc, #228]	; (8004d10 <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8004c2a:	483a      	ldr	r0, [pc, #232]	; (8004d14 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8004c2c:	f7fd fe00 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher state_data("state_data", &state_data_msg);
 8004c30:	2300      	movs	r3, #0
 8004c32:	4a0a      	ldr	r2, [pc, #40]	; (8004c5c <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004c34:	4938      	ldr	r1, [pc, #224]	; (8004d18 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 8004c36:	4839      	ldr	r0, [pc, #228]	; (8004d1c <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8004c38:	f7fd fdfa 	bl	8002830 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	200004d4 	.word	0x200004d4
 8004c48:	20000a04 	.word	0x20000a04
 8004c4c:	20000a0c 	.word	0x20000a0c
 8004c50:	20000a14 	.word	0x20000a14
 8004c54:	20000a1c 	.word	0x20000a1c
 8004c58:	20000a24 	.word	0x20000a24
 8004c5c:	20000a54 	.word	0x20000a54
 8004c60:	20000a5c 	.word	0x20000a5c
 8004c64:	20000a6c 	.word	0x20000a6c
 8004c68:	20000a7c 	.word	0x20000a7c
 8004c6c:	20000aa8 	.word	0x20000aa8
 8004c70:	20000ad4 	.word	0x20000ad4
 8004c74:	20000b00 	.word	0x20000b00
 8004c78:	20000b2c 	.word	0x20000b2c
 8004c7c:	20000b58 	.word	0x20000b58
 8004c80:	20000b84 	.word	0x20000b84
 8004c84:	20000bb0 	.word	0x20000bb0
 8004c88:	20000bdc 	.word	0x20000bdc
 8004c8c:	20000c08 	.word	0x20000c08
 8004c90:	20000c34 	.word	0x20000c34
 8004c94:	20000c60 	.word	0x20000c60
 8004c98:	20000c8c 	.word	0x20000c8c
 8004c9c:	20000cb8 	.word	0x20000cb8
 8004ca0:	20000ce4 	.word	0x20000ce4
 8004ca4:	20000d10 	.word	0x20000d10
 8004ca8:	0800fec0 	.word	0x0800fec0
 8004cac:	20000d3c 	.word	0x20000d3c
 8004cb0:	0800fec4 	.word	0x0800fec4
 8004cb4:	20000d50 	.word	0x20000d50
 8004cb8:	0800fecc 	.word	0x0800fecc
 8004cbc:	20000d64 	.word	0x20000d64
 8004cc0:	0800fed4 	.word	0x0800fed4
 8004cc4:	20000d78 	.word	0x20000d78
 8004cc8:	0800fee4 	.word	0x0800fee4
 8004ccc:	20000d8c 	.word	0x20000d8c
 8004cd0:	0800fef4 	.word	0x0800fef4
 8004cd4:	20000da0 	.word	0x20000da0
 8004cd8:	0800ff04 	.word	0x0800ff04
 8004cdc:	20000db4 	.word	0x20000db4
 8004ce0:	080039b9 	.word	0x080039b9
 8004ce4:	0800ff14 	.word	0x0800ff14
 8004ce8:	20000dc8 	.word	0x20000dc8
 8004cec:	08003a2d 	.word	0x08003a2d
 8004cf0:	0800ff28 	.word	0x0800ff28
 8004cf4:	20000de4 	.word	0x20000de4
 8004cf8:	08003a99 	.word	0x08003a99
 8004cfc:	0800ff3c 	.word	0x0800ff3c
 8004d00:	20000e00 	.word	0x20000e00
 8004d04:	08003b05 	.word	0x08003b05
 8004d08:	0800ff50 	.word	0x0800ff50
 8004d0c:	20000e1c 	.word	0x20000e1c
 8004d10:	0800ff64 	.word	0x0800ff64
 8004d14:	20000e38 	.word	0x20000e38
 8004d18:	0800ff78 	.word	0x0800ff78
 8004d1c:	20000e4c 	.word	0x20000e4c

08004d20 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	6839      	ldr	r1, [r7, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fd fe2f 	bl	8002994 <_ZN8std_msgs4Int811deserializeEPh>
    this->cb_(msg);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	320c      	adds	r2, #12
 8004d3e:	4610      	mov	r0, r2
 8004d40:	4798      	blx	r3
  }
 8004d42:	bf00      	nop
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <_ZN3ros10SubscriberIN8std_msgs4Int8EvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 8004d4a:	b480      	push	{r7}
 8004d4c:	b083      	sub	sp, #12
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
  }
 8004d56:	4618      	mov	r0, r3
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	330c      	adds	r3, #12
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fd fe30 	bl	80029d4 <_ZN8std_msgs4Int87getTypeEv>
 8004d74:	4603      	mov	r3, r0
  }
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <_ZN3ros10SubscriberIN8std_msgs4Int8EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b082      	sub	sp, #8
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	330c      	adds	r3, #12
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fd fe30 	bl	80029f0 <_ZN8std_msgs4Int86getMD5Ev>
 8004d90:	4603      	mov	r3, r0
  }
 8004d92:	4618      	mov	r0, r3
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <_GLOBAL__sub_I_rb>:
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004da2:	2001      	movs	r0, #1
 8004da4:	f7ff fea2 	bl	8004aec <_Z41__static_initialization_and_destruction_0ii>
 8004da8:	bd80      	pop	{r7, pc}

08004daa <_Z8NBT_initP5nbt_tm>:
#include "stm32f4xx_hal.h"
#include "nbt.h"

//NBT - Non Blocking Timer
void NBT_init(nbt_t * nbt, uint32_t interval)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
	nbt->timeout = interval;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	601a      	str	r2, [r3, #0]
	nbt->previousMillis = HAL_GetTick();
 8004dba:	f000 f9a5 	bl	8005108 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	605a      	str	r2, [r3, #4]
}
 8004dc4:	bf00      	nop
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <_Z11NBT_handlerP5nbt_t>:

bool NBT_handler(nbt_t * nbt)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick()-nbt->previousMillis>nbt->timeout){
 8004dd4:	f000 f998 	bl	8005108 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	1ad2      	subs	r2, r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	bf8c      	ite	hi
 8004de8:	2301      	movhi	r3, #1
 8004dea:	2300      	movls	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d006      	beq.n	8004e00 <_Z11NBT_handlerP5nbt_t+0x34>
		nbt->previousMillis = HAL_GetTick();
 8004df2:	f000 f989 	bl	8005108 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	605a      	str	r2, [r3, #4]
		return true;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e000      	b.n	8004e02 <_Z11NBT_handlerP5nbt_t+0x36>
	}

	return false;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <_Z17ringbuffer_statusP10ringbuffer>:
#include <string.h>

#define ASSERT(EX)                                                         \

__inline enum ringbuffer_state  ringbuffer_status(struct  ringbuffer *rb)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
	if (rb->read_index == rb->write_index) {
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	889b      	ldrh	r3, [r3, #4]
 8004e16:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	88db      	ldrh	r3, [r3, #6]
 8004e20:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d10f      	bne.n	8004e4a <_Z17ringbuffer_statusP10ringbuffer+0x40>
		if (rb->read_mirror == rb->write_mirror)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	791b      	ldrb	r3, [r3, #4]
 8004e2e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	799b      	ldrb	r3, [r3, #6]
 8004e38:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d101      	bne.n	8004e46 <_Z17ringbuffer_statusP10ringbuffer+0x3c>
			return RT_RINGBUFFER_EMPTY;
 8004e42:	2300      	movs	r3, #0
 8004e44:	e002      	b.n	8004e4c <_Z17ringbuffer_statusP10ringbuffer+0x42>
		else
			return RT_RINGBUFFER_FULL;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <_Z17ringbuffer_statusP10ringbuffer+0x42>
	}
	return RT_RINGBUFFER_HALFFULL;
 8004e4a:	2302      	movs	r3, #2
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <_Z19ringbuffer_data_lenP10ringbuffer>:

/** return the size of data in rb */
uint16_t  ringbuffer_data_len(struct  ringbuffer *rb)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
	switch ( ringbuffer_status(rb)) {
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f7ff ffd2 	bl	8004e0a <_Z17ringbuffer_statusP10ringbuffer>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <_Z19ringbuffer_data_lenP10ringbuffer+0x1a>
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d002      	beq.n	8004e76 <_Z19ringbuffer_data_lenP10ringbuffer+0x1e>
 8004e70:	e006      	b.n	8004e80 <_Z19ringbuffer_data_lenP10ringbuffer+0x28>
	case RT_RINGBUFFER_EMPTY:
		return 0;
 8004e72:	2300      	movs	r3, #0
 8004e74:	e031      	b.n	8004eda <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_FULL:
		return rb->buffer_size;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	e02c      	b.n	8004eda <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
	case RT_RINGBUFFER_HALFFULL:
	default:
		if (rb->write_index > rb->read_index)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	88db      	ldrh	r3, [r3, #6]
 8004e84:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	889b      	ldrh	r3, [r3, #4]
 8004e8e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d90d      	bls.n	8004eb4 <_Z19ringbuffer_data_lenP10ringbuffer+0x5c>
			return rb->write_index - rb->read_index;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	88db      	ldrh	r3, [r3, #6]
 8004e9c:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	889b      	ldrh	r3, [r3, #4]
 8004ea8:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	e012      	b.n	8004eda <_Z19ringbuffer_data_lenP10ringbuffer+0x82>
		else
			return rb->buffer_size - (rb->read_index - rb->write_index);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	88db      	ldrh	r3, [r3, #6]
 8004ec0:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	889b      	ldrh	r3, [r3, #4]
 8004ecc:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	1acb      	subs	r3, r1, r3
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	b29b      	uxth	r3, r3
	};
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <_Z18ringbuffer_putcharP10ringbufferh>:

/**
 * put a character into ring buffer
 */
uint32_t  ringbuffer_putchar(struct  ringbuffer *rb, const uint8_t ch)
{
 8004ee2:	b590      	push	{r4, r7, lr}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	460b      	mov	r3, r1
 8004eec:	70fb      	strb	r3, [r7, #3]
    ASSERT(rb != NULL);

    /* whether has enough space */
	if (! ringbuffer_empty_space(rb))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004ef4:	461c      	mov	r4, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ffad 	bl	8004e58 <_Z19ringbuffer_data_lenP10ringbuffer>
 8004efe:	4603      	mov	r3, r0
 8004f00:	429c      	cmp	r4, r3
 8004f02:	bf0c      	ite	eq
 8004f04:	2301      	moveq	r3, #1
 8004f06:	2300      	movne	r3, #0
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <_Z18ringbuffer_putcharP10ringbufferh+0x30>
		return 0;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	e038      	b.n	8004f84 <_Z18ringbuffer_putcharP10ringbufferh+0xa2>

	rb->buffer_ptr[rb->write_index] = ch;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	88d2      	ldrh	r2, [r2, #6]
 8004f1a:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004f1e:	b292      	uxth	r2, r2
 8004f20:	4413      	add	r3, r2
 8004f22:	78fa      	ldrb	r2, [r7, #3]
 8004f24:	701a      	strb	r2, [r3, #0]

	/* flip mirror */
	if (rb->write_index == rb->buffer_size - 1) {
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	88db      	ldrh	r3, [r3, #6]
 8004f2a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	461a      	mov	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d114      	bne.n	8004f68 <_Z18ringbuffer_putcharP10ringbufferh+0x86>
		rb->write_mirror = ~rb->write_mirror;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	799b      	ldrb	r3, [r3, #6]
 8004f42:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	43db      	mvns	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	b2d9      	uxtb	r1, r3
 8004f54:	7993      	ldrb	r3, [r2, #6]
 8004f56:	f361 0300 	bfi	r3, r1, #0, #1
 8004f5a:	7193      	strb	r3, [r2, #6]
		rb->write_index = 0;
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	88d3      	ldrh	r3, [r2, #6]
 8004f60:	f36f 034f 	bfc	r3, #1, #15
 8004f64:	80d3      	strh	r3, [r2, #6]
 8004f66:	e00c      	b.n	8004f82 <_Z18ringbuffer_putcharP10ringbufferh+0xa0>
	} else {
		rb->write_index++;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	88da      	ldrh	r2, [r3, #6]
 8004f6c:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004f70:	b292      	uxth	r2, r2
 8004f72:	3201      	adds	r2, #1
 8004f74:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004f78:	b291      	uxth	r1, r2
 8004f7a:	88da      	ldrh	r2, [r3, #6]
 8004f7c:	f361 024f 	bfi	r2, r1, #1, #15
 8004f80:	80da      	strh	r2, [r3, #6]
	}

	return 1;
 8004f82:	2301      	movs	r3, #1
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd90      	pop	{r4, r7, pc}

08004f8c <_Z18ringbuffer_getcharP10ringbufferPh>:

/**
 * get a character from a ringbuffer
 */
uint32_t  ringbuffer_getchar(struct  ringbuffer *rb, uint8_t *ch)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
    ASSERT(rb != NULL);

    /* ringbuffer is empty */
    if (! ringbuffer_data_len(rb))
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff ff5e 	bl	8004e58 <_Z19ringbuffer_data_lenP10ringbuffer>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	bf0c      	ite	eq
 8004fa2:	2301      	moveq	r3, #1
 8004fa4:	2300      	movne	r3, #0
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <_Z18ringbuffer_getcharP10ringbufferPh+0x24>
        return 0;
 8004fac:	2300      	movs	r3, #0
 8004fae:	e03a      	b.n	8005026 <_Z18ringbuffer_getcharP10ringbufferPh+0x9a>

    /* put character */
    *ch = rb->buffer_ptr[rb->read_index];
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	8892      	ldrh	r2, [r2, #4]
 8004fb8:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004fbc:	b292      	uxth	r2, r2
 8004fbe:	4413      	add	r3, r2
 8004fc0:	781a      	ldrb	r2, [r3, #0]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	701a      	strb	r2, [r3, #0]

    if (rb->read_index == rb->buffer_size-1)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	889b      	ldrh	r3, [r3, #4]
 8004fca:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d114      	bne.n	8005008 <_Z18ringbuffer_getcharP10ringbufferPh+0x7c>
    {
        rb->read_mirror = ~rb->read_mirror;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	791b      	ldrb	r3, [r3, #4]
 8004fe2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	b2d9      	uxtb	r1, r3
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	7913      	ldrb	r3, [r2, #4]
 8004ff6:	f361 0300 	bfi	r3, r1, #0, #1
 8004ffa:	7113      	strb	r3, [r2, #4]
        rb->read_index = 0;
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	8893      	ldrh	r3, [r2, #4]
 8005000:	f36f 034f 	bfc	r3, #1, #15
 8005004:	8093      	strh	r3, [r2, #4]
 8005006:	e00d      	b.n	8005024 <_Z18ringbuffer_getcharP10ringbufferPh+0x98>
    }
    else
    {
        rb->read_index++;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	889b      	ldrh	r3, [r3, #4]
 800500c:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8005010:	b29b      	uxth	r3, r3
 8005012:	3301      	adds	r3, #1
 8005014:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005018:	b299      	uxth	r1, r3
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	8893      	ldrh	r3, [r2, #4]
 800501e:	f361 034f 	bfi	r3, r1, #1, #15
 8005022:	8093      	strh	r3, [r2, #4]
    }

    return 1;
 8005024:	2301      	movs	r3, #1
}
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <_Z15ringbuffer_initP10ringbufferPhs>:
}

void  ringbuffer_init(struct  ringbuffer *rb,
                        uint8_t           *pool,
                        int16_t            size)
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	4613      	mov	r3, r2
 800503a:	80fb      	strh	r3, [r7, #6]
    ASSERT(rb != NULL);
    ASSERT(size > 0);

    /* initialize read and write index */
    rb->read_mirror = rb->read_index = 0;
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	8893      	ldrh	r3, [r2, #4]
 8005040:	f36f 034f 	bfc	r3, #1, #15
 8005044:	8093      	strh	r3, [r2, #4]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	889b      	ldrh	r3, [r3, #4]
 800504a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800504e:	b29b      	uxth	r3, r3
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	b2d9      	uxtb	r1, r3
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	7913      	ldrb	r3, [r2, #4]
 800505a:	f361 0300 	bfi	r3, r1, #0, #1
 800505e:	7113      	strb	r3, [r2, #4]
    rb->write_mirror = rb->write_index = 0;
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	88d3      	ldrh	r3, [r2, #6]
 8005064:	f36f 034f 	bfc	r3, #1, #15
 8005068:	80d3      	strh	r3, [r2, #6]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	88db      	ldrh	r3, [r3, #6]
 800506e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8005072:	b29b      	uxth	r3, r3
 8005074:	f003 0301 	and.w	r3, r3, #1
 8005078:	b2d9      	uxtb	r1, r3
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	7993      	ldrb	r3, [r2, #6]
 800507e:	f361 0300 	bfi	r3, r1, #0, #1
 8005082:	7193      	strb	r3, [r2, #6]

    /* set buffer pool and size */
    rb->buffer_ptr = pool;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	601a      	str	r2, [r3, #0]
    rb->buffer_size = size; //ALIGN_DOWN(size, ALIGN_SIZE);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88fa      	ldrh	r2, [r7, #6]
 800508e:	811a      	strh	r2, [r3, #8]
}
 8005090:	bf00      	nop
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80050a0:	4b0e      	ldr	r3, [pc, #56]	; (80050dc <HAL_Init+0x40>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a0d      	ldr	r2, [pc, #52]	; (80050dc <HAL_Init+0x40>)
 80050a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80050ac:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <HAL_Init+0x40>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a0a      	ldr	r2, [pc, #40]	; (80050dc <HAL_Init+0x40>)
 80050b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80050b8:	4b08      	ldr	r3, [pc, #32]	; (80050dc <HAL_Init+0x40>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a07      	ldr	r2, [pc, #28]	; (80050dc <HAL_Init+0x40>)
 80050be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050c4:	2003      	movs	r0, #3
 80050c6:	f000 ff56 	bl	8005f76 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050ca:	2000      	movs	r0, #0
 80050cc:	f7fc fb2a 	bl	8001724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050d0:	f7fc fa52 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40023c00 	.word	0x40023c00

080050e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <HAL_IncTick+0x20>)
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	461a      	mov	r2, r3
 80050ea:	4b06      	ldr	r3, [pc, #24]	; (8005104 <HAL_IncTick+0x24>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4413      	add	r3, r2
 80050f0:	4a04      	ldr	r2, [pc, #16]	; (8005104 <HAL_IncTick+0x24>)
 80050f2:	6013      	str	r3, [r2, #0]
}
 80050f4:	bf00      	nop
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000010 	.word	0x20000010
 8005104:	200051c4 	.word	0x200051c4

08005108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0
  return uwTick;
 800510c:	4b03      	ldr	r3, [pc, #12]	; (800511c <HAL_GetTick+0x14>)
 800510e:	681b      	ldr	r3, [r3, #0]
}
 8005110:	4618      	mov	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	200051c4 	.word	0x200051c4

08005120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005128:	f7ff ffee 	bl	8005108 <HAL_GetTick>
 800512c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005138:	d005      	beq.n	8005146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800513a:	4b09      	ldr	r3, [pc, #36]	; (8005160 <HAL_Delay+0x40>)
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	461a      	mov	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4413      	add	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005146:	bf00      	nop
 8005148:	f7ff ffde 	bl	8005108 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	429a      	cmp	r2, r3
 8005156:	d8f7      	bhi.n	8005148 <HAL_Delay+0x28>
  {
  }
}
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	20000010 	.word	0x20000010

08005164 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e0ed      	b.n	8005352 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3020 	ldrb.w	r3, [r3, #32]
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d102      	bne.n	8005188 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fc fa26 	bl	80015d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0202 	bic.w	r2, r2, #2
 8005196:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005198:	f7ff ffb6 	bl	8005108 <HAL_GetTick>
 800519c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800519e:	e012      	b.n	80051c6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80051a0:	f7ff ffb2 	bl	8005108 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b0a      	cmp	r3, #10
 80051ac:	d90b      	bls.n	80051c6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2205      	movs	r2, #5
 80051be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e0c5      	b.n	8005352 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e5      	bne.n	80051a0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0201 	orr.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051e4:	f7ff ff90 	bl	8005108 <HAL_GetTick>
 80051e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80051ea:	e012      	b.n	8005212 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80051ec:	f7ff ff8c 	bl	8005108 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b0a      	cmp	r3, #10
 80051f8:	d90b      	bls.n	8005212 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2205      	movs	r2, #5
 800520a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e09f      	b.n	8005352 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0e5      	beq.n	80051ec <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	7e1b      	ldrb	r3, [r3, #24]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d108      	bne.n	800523a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	e007      	b.n	800524a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005248:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	7e5b      	ldrb	r3, [r3, #25]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d108      	bne.n	8005264 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e007      	b.n	8005274 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005272:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	7e9b      	ldrb	r3, [r3, #26]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d108      	bne.n	800528e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0220 	orr.w	r2, r2, #32
 800528a:	601a      	str	r2, [r3, #0]
 800528c:	e007      	b.n	800529e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0220 	bic.w	r2, r2, #32
 800529c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	7edb      	ldrb	r3, [r3, #27]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d108      	bne.n	80052b8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0210 	bic.w	r2, r2, #16
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	e007      	b.n	80052c8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0210 	orr.w	r2, r2, #16
 80052c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	7f1b      	ldrb	r3, [r3, #28]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d108      	bne.n	80052e2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0208 	orr.w	r2, r2, #8
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	e007      	b.n	80052f2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0208 	bic.w	r2, r2, #8
 80052f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	7f5b      	ldrb	r3, [r3, #29]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d108      	bne.n	800530c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0204 	orr.w	r2, r2, #4
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	e007      	b.n	800531c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0204 	bic.w	r2, r2, #4
 800531a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	431a      	orrs	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	ea42 0103 	orr.w	r1, r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	1e5a      	subs	r2, r3, #1
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
	...

0800535c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800535c:	b480      	push	{r7}
 800535e:	b087      	sub	sp, #28
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005372:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005374:	7cfb      	ldrb	r3, [r7, #19]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d003      	beq.n	8005382 <HAL_CAN_ConfigFilter+0x26>
 800537a:	7cfb      	ldrb	r3, [r7, #19]
 800537c:	2b02      	cmp	r3, #2
 800537e:	f040 80be 	bne.w	80054fe <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005382:	4b65      	ldr	r3, [pc, #404]	; (8005518 <HAL_CAN_ConfigFilter+0x1bc>)
 8005384:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800538c:	f043 0201 	orr.w	r2, r3, #1
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800539c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	021b      	lsls	r3, r3, #8
 80053b2:	431a      	orrs	r2, r3
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	f003 031f 	and.w	r3, r3, #31
 80053c2:	2201      	movs	r2, #1
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	43db      	mvns	r3, r3
 80053d4:	401a      	ands	r2, r3
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	69db      	ldr	r3, [r3, #28]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d123      	bne.n	800542c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	43db      	mvns	r3, r3
 80053ee:	401a      	ands	r2, r3
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005406:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	3248      	adds	r2, #72	; 0x48
 800540c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005420:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005422:	6979      	ldr	r1, [r7, #20]
 8005424:	3348      	adds	r3, #72	; 0x48
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d122      	bne.n	800547a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	431a      	orrs	r2, r3
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005454:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	3248      	adds	r2, #72	; 0x48
 800545a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800546e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005470:	6979      	ldr	r1, [r7, #20]
 8005472:	3348      	adds	r3, #72	; 0x48
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	440b      	add	r3, r1
 8005478:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d109      	bne.n	8005496 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	43db      	mvns	r3, r3
 800548c:	401a      	ands	r2, r3
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005494:	e007      	b.n	80054a6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	431a      	orrs	r2, r3
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d109      	bne.n	80054c2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	43db      	mvns	r3, r3
 80054b8:	401a      	ands	r2, r3
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80054c0:	e007      	b.n	80054d2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	431a      	orrs	r2, r3
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d107      	bne.n	80054ea <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	431a      	orrs	r2, r3
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054f0:	f023 0201 	bic.w	r2, r3, #1
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	e006      	b.n	800550c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005502:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
  }
}
 800550c:	4618      	mov	r0, r3
 800550e:	371c      	adds	r7, #28
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	40006400 	.word	0x40006400

0800551c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3020 	ldrb.w	r3, [r3, #32]
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d12e      	bne.n	800558e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f022 0201 	bic.w	r2, r2, #1
 8005546:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005548:	f7ff fdde 	bl	8005108 <HAL_GetTick>
 800554c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800554e:	e012      	b.n	8005576 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005550:	f7ff fdda 	bl	8005108 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b0a      	cmp	r3, #10
 800555c:	d90b      	bls.n	8005576 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005562:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2205      	movs	r2, #5
 800556e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e012      	b.n	800559c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f003 0301 	and.w	r3, r3, #1
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1e5      	bne.n	8005550 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	e006      	b.n	800559c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
  }
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b089      	sub	sp, #36	; 0x24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
 80055b0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80055c2:	7ffb      	ldrb	r3, [r7, #31]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d003      	beq.n	80055d0 <HAL_CAN_AddTxMessage+0x2c>
 80055c8:	7ffb      	ldrb	r3, [r7, #31]
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	f040 80b8 	bne.w	8005740 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10a      	bne.n	80055f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d105      	bne.n	80055f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 80a0 	beq.w	8005730 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	0e1b      	lsrs	r3, r3, #24
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d907      	bls.n	8005610 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e09e      	b.n	800574e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005610:	2201      	movs	r2, #1
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	409a      	lsls	r2, r3
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10d      	bne.n	800563e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800562c:	68f9      	ldr	r1, [r7, #12]
 800562e:	6809      	ldr	r1, [r1, #0]
 8005630:	431a      	orrs	r2, r3
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	3318      	adds	r3, #24
 8005636:	011b      	lsls	r3, r3, #4
 8005638:	440b      	add	r3, r1
 800563a:	601a      	str	r2, [r3, #0]
 800563c:	e00f      	b.n	800565e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005648:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800564e:	68f9      	ldr	r1, [r7, #12]
 8005650:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005652:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	3318      	adds	r3, #24
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	440b      	add	r3, r1
 800565c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6819      	ldr	r1, [r3, #0]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	3318      	adds	r3, #24
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	440b      	add	r3, r1
 800566e:	3304      	adds	r3, #4
 8005670:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	7d1b      	ldrb	r3, [r3, #20]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d111      	bne.n	800569e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	3318      	adds	r3, #24
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	4413      	add	r3, r2
 8005686:	3304      	adds	r3, #4
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	6811      	ldr	r1, [r2, #0]
 800568e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	3318      	adds	r3, #24
 8005696:	011b      	lsls	r3, r3, #4
 8005698:	440b      	add	r3, r1
 800569a:	3304      	adds	r3, #4
 800569c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	3307      	adds	r3, #7
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	061a      	lsls	r2, r3, #24
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3306      	adds	r3, #6
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	041b      	lsls	r3, r3, #16
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3305      	adds	r3, #5
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	4313      	orrs	r3, r2
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	3204      	adds	r2, #4
 80056be:	7812      	ldrb	r2, [r2, #0]
 80056c0:	4610      	mov	r0, r2
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	6811      	ldr	r1, [r2, #0]
 80056c6:	ea43 0200 	orr.w	r2, r3, r0
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	440b      	add	r3, r1
 80056d0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80056d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	3303      	adds	r3, #3
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	061a      	lsls	r2, r3, #24
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	3302      	adds	r3, #2
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	041b      	lsls	r3, r3, #16
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	3301      	adds	r3, #1
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	021b      	lsls	r3, r3, #8
 80056f0:	4313      	orrs	r3, r2
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	7812      	ldrb	r2, [r2, #0]
 80056f6:	4610      	mov	r0, r2
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	6811      	ldr	r1, [r2, #0]
 80056fc:	ea43 0200 	orr.w	r2, r3, r0
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	440b      	add	r3, r1
 8005706:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800570a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	3318      	adds	r3, #24
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	4413      	add	r3, r2
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	6811      	ldr	r1, [r2, #0]
 800571e:	f043 0201 	orr.w	r2, r3, #1
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	3318      	adds	r3, #24
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	440b      	add	r3, r1
 800572a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800572c:	2300      	movs	r3, #0
 800572e:	e00e      	b.n	800574e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e006      	b.n	800574e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
  }
}
 800574e:	4618      	mov	r0, r3
 8005750:	3724      	adds	r7, #36	; 0x24
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800575a:	b480      	push	{r7}
 800575c:	b087      	sub	sp, #28
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	607a      	str	r2, [r7, #4]
 8005766:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800576e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005770:	7dfb      	ldrb	r3, [r7, #23]
 8005772:	2b01      	cmp	r3, #1
 8005774:	d003      	beq.n	800577e <HAL_CAN_GetRxMessage+0x24>
 8005776:	7dfb      	ldrb	r3, [r7, #23]
 8005778:	2b02      	cmp	r3, #2
 800577a:	f040 80f3 	bne.w	8005964 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10e      	bne.n	80057a2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d116      	bne.n	80057c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005796:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e0e7      	b.n	8005972 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	f003 0303 	and.w	r3, r3, #3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d107      	bne.n	80057c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0d8      	b.n	8005972 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	331b      	adds	r3, #27
 80057c8:	011b      	lsls	r3, r3, #4
 80057ca:	4413      	add	r3, r2
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0204 	and.w	r2, r3, #4
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10c      	bne.n	80057f8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	331b      	adds	r3, #27
 80057e6:	011b      	lsls	r3, r3, #4
 80057e8:	4413      	add	r3, r2
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	0d5b      	lsrs	r3, r3, #21
 80057ee:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	e00b      	b.n	8005810 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	331b      	adds	r3, #27
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	4413      	add	r3, r2
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	08db      	lsrs	r3, r3, #3
 8005808:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	331b      	adds	r3, #27
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	4413      	add	r3, r2
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0202 	and.w	r2, r3, #2
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	331b      	adds	r3, #27
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	4413      	add	r3, r2
 8005832:	3304      	adds	r3, #4
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 020f 	and.w	r2, r3, #15
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	331b      	adds	r3, #27
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	4413      	add	r3, r2
 800584a:	3304      	adds	r3, #4
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	0a1b      	lsrs	r3, r3, #8
 8005850:	b2da      	uxtb	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	331b      	adds	r3, #27
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	4413      	add	r3, r2
 8005862:	3304      	adds	r3, #4
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	0c1b      	lsrs	r3, r3, #16
 8005868:	b29a      	uxth	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	4413      	add	r3, r2
 8005878:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	b2da      	uxtb	r2, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	4413      	add	r3, r2
 800588e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	0a1a      	lsrs	r2, r3, #8
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	3301      	adds	r3, #1
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	011b      	lsls	r3, r3, #4
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	0c1a      	lsrs	r2, r3, #16
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	3302      	adds	r3, #2
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	4413      	add	r3, r2
 80058c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	0e1a      	lsrs	r2, r3, #24
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	3303      	adds	r3, #3
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	011b      	lsls	r3, r3, #4
 80058da:	4413      	add	r3, r2
 80058dc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	3304      	adds	r3, #4
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	0a1a      	lsrs	r2, r3, #8
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	3305      	adds	r3, #5
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	4413      	add	r3, r2
 800590e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	0c1a      	lsrs	r2, r3, #16
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	3306      	adds	r3, #6
 800591a:	b2d2      	uxtb	r2, r2
 800591c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	011b      	lsls	r3, r3, #4
 8005926:	4413      	add	r3, r2
 8005928:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	0e1a      	lsrs	r2, r3, #24
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	3307      	adds	r3, #7
 8005934:	b2d2      	uxtb	r2, r2
 8005936:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d108      	bne.n	8005950 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f042 0220 	orr.w	r2, r2, #32
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	e007      	b.n	8005960 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	691a      	ldr	r2, [r3, #16]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f042 0220 	orr.w	r2, r2, #32
 800595e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005960:	2300      	movs	r3, #0
 8005962:	e006      	b.n	8005972 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005968:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
  }
}
 8005972:	4618      	mov	r0, r3
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800598e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005990:	7bfb      	ldrb	r3, [r7, #15]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d002      	beq.n	800599c <HAL_CAN_ActivateNotification+0x1e>
 8005996:	7bfb      	ldrb	r3, [r7, #15]
 8005998:	2b02      	cmp	r3, #2
 800599a:	d109      	bne.n	80059b0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	6959      	ldr	r1, [r3, #20]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80059ac:	2300      	movs	r3, #0
 80059ae:	e006      	b.n	80059be <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
  }
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3714      	adds	r7, #20
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b08a      	sub	sp, #40	; 0x28
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80059d2:	2300      	movs	r3, #0
 80059d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d07c      	beq.n	8005b0a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d023      	beq.n	8005a62 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 f97d 	bl	8005d2c <HAL_CAN_TxMailbox0CompleteCallback>
 8005a32:	e016      	b.n	8005a62 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	f003 0304 	and.w	r3, r3, #4
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d004      	beq.n	8005a48 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
 8005a46:	e00c      	b.n	8005a62 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d004      	beq.n	8005a5c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005a58:	627b      	str	r3, [r7, #36]	; 0x24
 8005a5a:	e002      	b.n	8005a62 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f983 	bl	8005d68 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d024      	beq.n	8005ab6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a74:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d003      	beq.n	8005a88 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f95d 	bl	8005d40 <HAL_CAN_TxMailbox1CompleteCallback>
 8005a86:	e016      	b.n	8005ab6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d004      	beq.n	8005a9c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a98:	627b      	str	r3, [r7, #36]	; 0x24
 8005a9a:	e00c      	b.n	8005ab6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d004      	beq.n	8005ab0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aac:	627b      	str	r3, [r7, #36]	; 0x24
 8005aae:	e002      	b.n	8005ab6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f963 	bl	8005d7c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d024      	beq.n	8005b0a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005ac8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f93d 	bl	8005d54 <HAL_CAN_TxMailbox2CompleteCallback>
 8005ada:	e016      	b.n	8005b0a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d004      	beq.n	8005af0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
 8005aee:	e00c      	b.n	8005b0a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d004      	beq.n	8005b04 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24
 8005b02:	e002      	b.n	8005b0a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f943 	bl	8005d90 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	f003 0308 	and.w	r3, r3, #8
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00c      	beq.n	8005b2e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f003 0310 	and.w	r3, r3, #16
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2210      	movs	r2, #16
 8005b2c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00b      	beq.n	8005b50 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f003 0308 	and.w	r3, r3, #8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d006      	beq.n	8005b50 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2208      	movs	r2, #8
 8005b48:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f92a 	bl	8005da4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d009      	beq.n	8005b6e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f003 0303 	and.w	r3, r3, #3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7fa fec9 	bl	8000900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00c      	beq.n	8005b92 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f003 0310 	and.w	r3, r3, #16
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d007      	beq.n	8005b92 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b88:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2210      	movs	r2, #16
 8005b90:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005b92:	6a3b      	ldr	r3, [r7, #32]
 8005b94:	f003 0320 	and.w	r3, r3, #32
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00b      	beq.n	8005bb4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f003 0308 	and.w	r3, r3, #8
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d006      	beq.n	8005bb4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2208      	movs	r2, #8
 8005bac:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f90c 	bl	8005dcc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005bb4:	6a3b      	ldr	r3, [r7, #32]
 8005bb6:	f003 0310 	and.w	r3, r3, #16
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d009      	beq.n	8005bd2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	f003 0303 	and.w	r3, r3, #3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f8f3 	bl	8005db8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00b      	beq.n	8005bf4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d006      	beq.n	8005bf4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2210      	movs	r2, #16
 8005bec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f8f6 	bl	8005de0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	f003 0308 	and.w	r3, r3, #8
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d006      	beq.n	8005c16 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2208      	movs	r2, #8
 8005c0e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f8ef 	bl	8005df4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d075      	beq.n	8005d0c <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	f003 0304 	and.w	r3, r3, #4
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d06c      	beq.n	8005d04 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
 8005c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c40:	f043 0301 	orr.w	r3, r3, #1
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5c:	f043 0302 	orr.w	r3, r3, #2
 8005c60:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d008      	beq.n	8005c7e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c78:	f043 0304 	orr.w	r3, r3, #4
 8005c7c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d03d      	beq.n	8005d04 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d038      	beq.n	8005d04 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c98:	2b30      	cmp	r3, #48	; 0x30
 8005c9a:	d017      	beq.n	8005ccc <HAL_CAN_IRQHandler+0x302>
 8005c9c:	2b30      	cmp	r3, #48	; 0x30
 8005c9e:	d804      	bhi.n	8005caa <HAL_CAN_IRQHandler+0x2e0>
 8005ca0:	2b10      	cmp	r3, #16
 8005ca2:	d009      	beq.n	8005cb8 <HAL_CAN_IRQHandler+0x2ee>
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	d00c      	beq.n	8005cc2 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005ca8:	e024      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8005caa:	2b50      	cmp	r3, #80	; 0x50
 8005cac:	d018      	beq.n	8005ce0 <HAL_CAN_IRQHandler+0x316>
 8005cae:	2b60      	cmp	r3, #96	; 0x60
 8005cb0:	d01b      	beq.n	8005cea <HAL_CAN_IRQHandler+0x320>
 8005cb2:	2b40      	cmp	r3, #64	; 0x40
 8005cb4:	d00f      	beq.n	8005cd6 <HAL_CAN_IRQHandler+0x30c>
            break;
 8005cb6:	e01d      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cba:	f043 0308 	orr.w	r3, r3, #8
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cc0:	e018      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	f043 0310 	orr.w	r3, r3, #16
 8005cc8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cca:	e013      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cce:	f043 0320 	orr.w	r3, r3, #32
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cd4:	e00e      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cdc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cde:	e009      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ce6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005ce8:	e004      	b.n	8005cf4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005cf2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005d02:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d008      	beq.n	8005d24 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f872 	bl	8005e08 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005d24:	bf00      	nop
 8005d26:	3728      	adds	r7, #40	; 0x28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f003 0307 	and.w	r3, r3, #7
 8005e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e2c:	4b0c      	ldr	r3, [pc, #48]	; (8005e60 <__NVIC_SetPriorityGrouping+0x44>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e38:	4013      	ands	r3, r2
 8005e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e4e:	4a04      	ldr	r2, [pc, #16]	; (8005e60 <__NVIC_SetPriorityGrouping+0x44>)
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	60d3      	str	r3, [r2, #12]
}
 8005e54:	bf00      	nop
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr
 8005e60:	e000ed00 	.word	0xe000ed00

08005e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e68:	4b04      	ldr	r3, [pc, #16]	; (8005e7c <__NVIC_GetPriorityGrouping+0x18>)
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	0a1b      	lsrs	r3, r3, #8
 8005e6e:	f003 0307 	and.w	r3, r3, #7
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	e000ed00 	.word	0xe000ed00

08005e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	4603      	mov	r3, r0
 8005e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	db0b      	blt.n	8005eaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e92:	79fb      	ldrb	r3, [r7, #7]
 8005e94:	f003 021f 	and.w	r2, r3, #31
 8005e98:	4907      	ldr	r1, [pc, #28]	; (8005eb8 <__NVIC_EnableIRQ+0x38>)
 8005e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	2001      	movs	r0, #1
 8005ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	e000e100 	.word	0xe000e100

08005ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	6039      	str	r1, [r7, #0]
 8005ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	db0a      	blt.n	8005ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	b2da      	uxtb	r2, r3
 8005ed4:	490c      	ldr	r1, [pc, #48]	; (8005f08 <__NVIC_SetPriority+0x4c>)
 8005ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eda:	0112      	lsls	r2, r2, #4
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	440b      	add	r3, r1
 8005ee0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ee4:	e00a      	b.n	8005efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	4908      	ldr	r1, [pc, #32]	; (8005f0c <__NVIC_SetPriority+0x50>)
 8005eec:	79fb      	ldrb	r3, [r7, #7]
 8005eee:	f003 030f 	and.w	r3, r3, #15
 8005ef2:	3b04      	subs	r3, #4
 8005ef4:	0112      	lsls	r2, r2, #4
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	440b      	add	r3, r1
 8005efa:	761a      	strb	r2, [r3, #24]
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	e000e100 	.word	0xe000e100
 8005f0c:	e000ed00 	.word	0xe000ed00

08005f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b089      	sub	sp, #36	; 0x24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f003 0307 	and.w	r3, r3, #7
 8005f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	f1c3 0307 	rsb	r3, r3, #7
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	bf28      	it	cs
 8005f2e:	2304      	movcs	r3, #4
 8005f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	3304      	adds	r3, #4
 8005f36:	2b06      	cmp	r3, #6
 8005f38:	d902      	bls.n	8005f40 <NVIC_EncodePriority+0x30>
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	3b03      	subs	r3, #3
 8005f3e:	e000      	b.n	8005f42 <NVIC_EncodePriority+0x32>
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f4e:	43da      	mvns	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	401a      	ands	r2, r3
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f62:	43d9      	mvns	r1, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f68:	4313      	orrs	r3, r2
         );
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3724      	adds	r7, #36	; 0x24
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b082      	sub	sp, #8
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7ff ff4c 	bl	8005e1c <__NVIC_SetPriorityGrouping>
}
 8005f84:	bf00      	nop
 8005f86:	3708      	adds	r7, #8
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	4603      	mov	r3, r0
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f9e:	f7ff ff61 	bl	8005e64 <__NVIC_GetPriorityGrouping>
 8005fa2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	68b9      	ldr	r1, [r7, #8]
 8005fa8:	6978      	ldr	r0, [r7, #20]
 8005faa:	f7ff ffb1 	bl	8005f10 <NVIC_EncodePriority>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fb4:	4611      	mov	r1, r2
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff ff80 	bl	8005ebc <__NVIC_SetPriority>
}
 8005fbc:	bf00      	nop
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	4603      	mov	r3, r0
 8005fcc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff ff54 	bl	8005e80 <__NVIC_EnableIRQ>
}
 8005fd8:	bf00      	nop
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d004      	beq.n	8005ffe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2280      	movs	r2, #128	; 0x80
 8005ff8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e00c      	b.n	8006018 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2205      	movs	r2, #5
 8006002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0201 	bic.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006032:	b2db      	uxtb	r3, r3
}
 8006034:	4618      	mov	r0, r3
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006040:	b480      	push	{r7}
 8006042:	b089      	sub	sp, #36	; 0x24
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800604e:	2300      	movs	r3, #0
 8006050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006052:	2300      	movs	r3, #0
 8006054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006056:	2300      	movs	r3, #0
 8006058:	61fb      	str	r3, [r7, #28]
 800605a:	e16b      	b.n	8006334 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800605c:	2201      	movs	r2, #1
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	fa02 f303 	lsl.w	r3, r2, r3
 8006064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4013      	ands	r3, r2
 800606e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	429a      	cmp	r2, r3
 8006076:	f040 815a 	bne.w	800632e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d00b      	beq.n	800609a <HAL_GPIO_Init+0x5a>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b02      	cmp	r3, #2
 8006088:	d007      	beq.n	800609a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800608e:	2b11      	cmp	r3, #17
 8006090:	d003      	beq.n	800609a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	2b12      	cmp	r3, #18
 8006098:	d130      	bne.n	80060fc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	2203      	movs	r2, #3
 80060a6:	fa02 f303 	lsl.w	r3, r2, r3
 80060aa:	43db      	mvns	r3, r3
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	4013      	ands	r3, r2
 80060b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	fa02 f303 	lsl.w	r3, r2, r3
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060d0:	2201      	movs	r2, #1
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	fa02 f303 	lsl.w	r3, r2, r3
 80060d8:	43db      	mvns	r3, r3
 80060da:	69ba      	ldr	r2, [r7, #24]
 80060dc:	4013      	ands	r3, r2
 80060de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	091b      	lsrs	r3, r3, #4
 80060e6:	f003 0201 	and.w	r2, r3, #1
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	69ba      	ldr	r2, [r7, #24]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	2203      	movs	r2, #3
 8006108:	fa02 f303 	lsl.w	r3, r2, r3
 800610c:	43db      	mvns	r3, r3
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	4013      	ands	r3, r2
 8006112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	005b      	lsls	r3, r3, #1
 800611c:	fa02 f303 	lsl.w	r3, r2, r3
 8006120:	69ba      	ldr	r2, [r7, #24]
 8006122:	4313      	orrs	r3, r2
 8006124:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2b02      	cmp	r3, #2
 8006132:	d003      	beq.n	800613c <HAL_GPIO_Init+0xfc>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	2b12      	cmp	r3, #18
 800613a:	d123      	bne.n	8006184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	08da      	lsrs	r2, r3, #3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	3208      	adds	r2, #8
 8006144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	220f      	movs	r2, #15
 8006154:	fa02 f303 	lsl.w	r3, r2, r3
 8006158:	43db      	mvns	r3, r3
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	4013      	ands	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	691a      	ldr	r2, [r3, #16]
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	fa02 f303 	lsl.w	r3, r2, r3
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	4313      	orrs	r3, r2
 8006174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	08da      	lsrs	r2, r3, #3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	3208      	adds	r2, #8
 800617e:	69b9      	ldr	r1, [r7, #24]
 8006180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	2203      	movs	r2, #3
 8006190:	fa02 f303 	lsl.w	r3, r2, r3
 8006194:	43db      	mvns	r3, r3
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	4013      	ands	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f003 0203 	and.w	r2, r3, #3
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 80b4 	beq.w	800632e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061c6:	2300      	movs	r3, #0
 80061c8:	60fb      	str	r3, [r7, #12]
 80061ca:	4b5f      	ldr	r3, [pc, #380]	; (8006348 <HAL_GPIO_Init+0x308>)
 80061cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ce:	4a5e      	ldr	r2, [pc, #376]	; (8006348 <HAL_GPIO_Init+0x308>)
 80061d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061d4:	6453      	str	r3, [r2, #68]	; 0x44
 80061d6:	4b5c      	ldr	r3, [pc, #368]	; (8006348 <HAL_GPIO_Init+0x308>)
 80061d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061de:	60fb      	str	r3, [r7, #12]
 80061e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061e2:	4a5a      	ldr	r2, [pc, #360]	; (800634c <HAL_GPIO_Init+0x30c>)
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	089b      	lsrs	r3, r3, #2
 80061e8:	3302      	adds	r3, #2
 80061ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	220f      	movs	r2, #15
 80061fa:	fa02 f303 	lsl.w	r3, r2, r3
 80061fe:	43db      	mvns	r3, r3
 8006200:	69ba      	ldr	r2, [r7, #24]
 8006202:	4013      	ands	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a51      	ldr	r2, [pc, #324]	; (8006350 <HAL_GPIO_Init+0x310>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d02b      	beq.n	8006266 <HAL_GPIO_Init+0x226>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a50      	ldr	r2, [pc, #320]	; (8006354 <HAL_GPIO_Init+0x314>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d025      	beq.n	8006262 <HAL_GPIO_Init+0x222>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a4f      	ldr	r2, [pc, #316]	; (8006358 <HAL_GPIO_Init+0x318>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d01f      	beq.n	800625e <HAL_GPIO_Init+0x21e>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a4e      	ldr	r2, [pc, #312]	; (800635c <HAL_GPIO_Init+0x31c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d019      	beq.n	800625a <HAL_GPIO_Init+0x21a>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a4d      	ldr	r2, [pc, #308]	; (8006360 <HAL_GPIO_Init+0x320>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d013      	beq.n	8006256 <HAL_GPIO_Init+0x216>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a4c      	ldr	r2, [pc, #304]	; (8006364 <HAL_GPIO_Init+0x324>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d00d      	beq.n	8006252 <HAL_GPIO_Init+0x212>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a4b      	ldr	r2, [pc, #300]	; (8006368 <HAL_GPIO_Init+0x328>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d007      	beq.n	800624e <HAL_GPIO_Init+0x20e>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a4a      	ldr	r2, [pc, #296]	; (800636c <HAL_GPIO_Init+0x32c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d101      	bne.n	800624a <HAL_GPIO_Init+0x20a>
 8006246:	2307      	movs	r3, #7
 8006248:	e00e      	b.n	8006268 <HAL_GPIO_Init+0x228>
 800624a:	2308      	movs	r3, #8
 800624c:	e00c      	b.n	8006268 <HAL_GPIO_Init+0x228>
 800624e:	2306      	movs	r3, #6
 8006250:	e00a      	b.n	8006268 <HAL_GPIO_Init+0x228>
 8006252:	2305      	movs	r3, #5
 8006254:	e008      	b.n	8006268 <HAL_GPIO_Init+0x228>
 8006256:	2304      	movs	r3, #4
 8006258:	e006      	b.n	8006268 <HAL_GPIO_Init+0x228>
 800625a:	2303      	movs	r3, #3
 800625c:	e004      	b.n	8006268 <HAL_GPIO_Init+0x228>
 800625e:	2302      	movs	r3, #2
 8006260:	e002      	b.n	8006268 <HAL_GPIO_Init+0x228>
 8006262:	2301      	movs	r3, #1
 8006264:	e000      	b.n	8006268 <HAL_GPIO_Init+0x228>
 8006266:	2300      	movs	r3, #0
 8006268:	69fa      	ldr	r2, [r7, #28]
 800626a:	f002 0203 	and.w	r2, r2, #3
 800626e:	0092      	lsls	r2, r2, #2
 8006270:	4093      	lsls	r3, r2
 8006272:	69ba      	ldr	r2, [r7, #24]
 8006274:	4313      	orrs	r3, r2
 8006276:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006278:	4934      	ldr	r1, [pc, #208]	; (800634c <HAL_GPIO_Init+0x30c>)
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	089b      	lsrs	r3, r3, #2
 800627e:	3302      	adds	r3, #2
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006286:	4b3a      	ldr	r3, [pc, #232]	; (8006370 <HAL_GPIO_Init+0x330>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	43db      	mvns	r3, r3
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	4013      	ands	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062aa:	4a31      	ldr	r2, [pc, #196]	; (8006370 <HAL_GPIO_Init+0x330>)
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80062b0:	4b2f      	ldr	r3, [pc, #188]	; (8006370 <HAL_GPIO_Init+0x330>)
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	43db      	mvns	r3, r3
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	4013      	ands	r3, r2
 80062be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80062cc:	69ba      	ldr	r2, [r7, #24]
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062d4:	4a26      	ldr	r2, [pc, #152]	; (8006370 <HAL_GPIO_Init+0x330>)
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062da:	4b25      	ldr	r3, [pc, #148]	; (8006370 <HAL_GPIO_Init+0x330>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	43db      	mvns	r3, r3
 80062e4:	69ba      	ldr	r2, [r7, #24]
 80062e6:	4013      	ands	r3, r2
 80062e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d003      	beq.n	80062fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80062f6:	69ba      	ldr	r2, [r7, #24]
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80062fe:	4a1c      	ldr	r2, [pc, #112]	; (8006370 <HAL_GPIO_Init+0x330>)
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006304:	4b1a      	ldr	r3, [pc, #104]	; (8006370 <HAL_GPIO_Init+0x330>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	43db      	mvns	r3, r3
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	4013      	ands	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d003      	beq.n	8006328 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006320:	69ba      	ldr	r2, [r7, #24]
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	4313      	orrs	r3, r2
 8006326:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006328:	4a11      	ldr	r2, [pc, #68]	; (8006370 <HAL_GPIO_Init+0x330>)
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	3301      	adds	r3, #1
 8006332:	61fb      	str	r3, [r7, #28]
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	2b0f      	cmp	r3, #15
 8006338:	f67f ae90 	bls.w	800605c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800633c:	bf00      	nop
 800633e:	3724      	adds	r7, #36	; 0x24
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	40023800 	.word	0x40023800
 800634c:	40013800 	.word	0x40013800
 8006350:	40020000 	.word	0x40020000
 8006354:	40020400 	.word	0x40020400
 8006358:	40020800 	.word	0x40020800
 800635c:	40020c00 	.word	0x40020c00
 8006360:	40021000 	.word	0x40021000
 8006364:	40021400 	.word	0x40021400
 8006368:	40021800 	.word	0x40021800
 800636c:	40021c00 	.word	0x40021c00
 8006370:	40013c00 	.word	0x40013c00

08006374 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	695a      	ldr	r2, [r3, #20]
 8006384:	887b      	ldrh	r3, [r7, #2]
 8006386:	401a      	ands	r2, r3
 8006388:	887b      	ldrh	r3, [r7, #2]
 800638a:	429a      	cmp	r2, r3
 800638c:	d104      	bne.n	8006398 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800638e:	887b      	ldrh	r3, [r7, #2]
 8006390:	041a      	lsls	r2, r3, #16
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006396:	e002      	b.n	800639e <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8006398:	887a      	ldrh	r2, [r7, #2]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	619a      	str	r2, [r3, #24]
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
	...

080063ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e11f      	b.n	80065fe <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d106      	bne.n	80063d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7fb f956 	bl	8001684 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2224      	movs	r2, #36	; 0x24
 80063dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f022 0201 	bic.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800640e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006410:	f004 f8ca 	bl	800a5a8 <HAL_RCC_GetPCLK1Freq>
 8006414:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	4a7b      	ldr	r2, [pc, #492]	; (8006608 <HAL_I2C_Init+0x25c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d807      	bhi.n	8006430 <HAL_I2C_Init+0x84>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4a7a      	ldr	r2, [pc, #488]	; (800660c <HAL_I2C_Init+0x260>)
 8006424:	4293      	cmp	r3, r2
 8006426:	bf94      	ite	ls
 8006428:	2301      	movls	r3, #1
 800642a:	2300      	movhi	r3, #0
 800642c:	b2db      	uxtb	r3, r3
 800642e:	e006      	b.n	800643e <HAL_I2C_Init+0x92>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4a77      	ldr	r2, [pc, #476]	; (8006610 <HAL_I2C_Init+0x264>)
 8006434:	4293      	cmp	r3, r2
 8006436:	bf94      	ite	ls
 8006438:	2301      	movls	r3, #1
 800643a:	2300      	movhi	r3, #0
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e0db      	b.n	80065fe <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	4a72      	ldr	r2, [pc, #456]	; (8006614 <HAL_I2C_Init+0x268>)
 800644a:	fba2 2303 	umull	r2, r3, r2, r3
 800644e:	0c9b      	lsrs	r3, r3, #18
 8006450:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	430a      	orrs	r2, r1
 8006464:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	4a64      	ldr	r2, [pc, #400]	; (8006608 <HAL_I2C_Init+0x25c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d802      	bhi.n	8006480 <HAL_I2C_Init+0xd4>
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	3301      	adds	r3, #1
 800647e:	e009      	b.n	8006494 <HAL_I2C_Init+0xe8>
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006486:	fb02 f303 	mul.w	r3, r2, r3
 800648a:	4a63      	ldr	r2, [pc, #396]	; (8006618 <HAL_I2C_Init+0x26c>)
 800648c:	fba2 2303 	umull	r2, r3, r2, r3
 8006490:	099b      	lsrs	r3, r3, #6
 8006492:	3301      	adds	r3, #1
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	6812      	ldr	r2, [r2, #0]
 8006498:	430b      	orrs	r3, r1
 800649a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80064a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	4956      	ldr	r1, [pc, #344]	; (8006608 <HAL_I2C_Init+0x25c>)
 80064b0:	428b      	cmp	r3, r1
 80064b2:	d80d      	bhi.n	80064d0 <HAL_I2C_Init+0x124>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	1e59      	subs	r1, r3, #1
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	fbb1 f3f3 	udiv	r3, r1, r3
 80064c2:	3301      	adds	r3, #1
 80064c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	bf38      	it	cc
 80064cc:	2304      	movcc	r3, #4
 80064ce:	e04f      	b.n	8006570 <HAL_I2C_Init+0x1c4>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d111      	bne.n	80064fc <HAL_I2C_Init+0x150>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	1e58      	subs	r0, r3, #1
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6859      	ldr	r1, [r3, #4]
 80064e0:	460b      	mov	r3, r1
 80064e2:	005b      	lsls	r3, r3, #1
 80064e4:	440b      	add	r3, r1
 80064e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80064ea:	3301      	adds	r3, #1
 80064ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	bf0c      	ite	eq
 80064f4:	2301      	moveq	r3, #1
 80064f6:	2300      	movne	r3, #0
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	e012      	b.n	8006522 <HAL_I2C_Init+0x176>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	1e58      	subs	r0, r3, #1
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6859      	ldr	r1, [r3, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	440b      	add	r3, r1
 800650a:	0099      	lsls	r1, r3, #2
 800650c:	440b      	add	r3, r1
 800650e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006512:	3301      	adds	r3, #1
 8006514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006518:	2b00      	cmp	r3, #0
 800651a:	bf0c      	ite	eq
 800651c:	2301      	moveq	r3, #1
 800651e:	2300      	movne	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <HAL_I2C_Init+0x17e>
 8006526:	2301      	movs	r3, #1
 8006528:	e022      	b.n	8006570 <HAL_I2C_Init+0x1c4>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10e      	bne.n	8006550 <HAL_I2C_Init+0x1a4>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	1e58      	subs	r0, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6859      	ldr	r1, [r3, #4]
 800653a:	460b      	mov	r3, r1
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	440b      	add	r3, r1
 8006540:	fbb0 f3f3 	udiv	r3, r0, r3
 8006544:	3301      	adds	r3, #1
 8006546:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800654a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800654e:	e00f      	b.n	8006570 <HAL_I2C_Init+0x1c4>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	1e58      	subs	r0, r3, #1
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6859      	ldr	r1, [r3, #4]
 8006558:	460b      	mov	r3, r1
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	440b      	add	r3, r1
 800655e:	0099      	lsls	r1, r3, #2
 8006560:	440b      	add	r3, r1
 8006562:	fbb0 f3f3 	udiv	r3, r0, r3
 8006566:	3301      	adds	r3, #1
 8006568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800656c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006570:	6879      	ldr	r1, [r7, #4]
 8006572:	6809      	ldr	r1, [r1, #0]
 8006574:	4313      	orrs	r3, r2
 8006576:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	69da      	ldr	r2, [r3, #28]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	431a      	orrs	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	430a      	orrs	r2, r1
 8006592:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800659e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	6911      	ldr	r1, [r2, #16]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	68d2      	ldr	r2, [r2, #12]
 80065aa:	4311      	orrs	r1, r2
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6812      	ldr	r2, [r2, #0]
 80065b0:	430b      	orrs	r3, r1
 80065b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	695a      	ldr	r2, [r3, #20]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	430a      	orrs	r2, r1
 80065ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f042 0201 	orr.w	r2, r2, #1
 80065de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	000186a0 	.word	0x000186a0
 800660c:	001e847f 	.word	0x001e847f
 8006610:	003d08ff 	.word	0x003d08ff
 8006614:	431bde83 	.word	0x431bde83
 8006618:	10624dd3 	.word	0x10624dd3

0800661c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b088      	sub	sp, #32
 8006620:	af02      	add	r7, sp, #8
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	607a      	str	r2, [r7, #4]
 8006626:	461a      	mov	r2, r3
 8006628:	460b      	mov	r3, r1
 800662a:	817b      	strh	r3, [r7, #10]
 800662c:	4613      	mov	r3, r2
 800662e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006630:	f7fe fd6a 	bl	8005108 <HAL_GetTick>
 8006634:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800663c:	b2db      	uxtb	r3, r3
 800663e:	2b20      	cmp	r3, #32
 8006640:	f040 80e0 	bne.w	8006804 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	2319      	movs	r3, #25
 800664a:	2201      	movs	r2, #1
 800664c:	4970      	ldr	r1, [pc, #448]	; (8006810 <HAL_I2C_Master_Transmit+0x1f4>)
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f001 ffc2 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800665a:	2302      	movs	r3, #2
 800665c:	e0d3      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <HAL_I2C_Master_Transmit+0x50>
 8006668:	2302      	movs	r3, #2
 800666a:	e0cc      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d007      	beq.n	8006692 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f042 0201 	orr.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2221      	movs	r2, #33	; 0x21
 80066a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2210      	movs	r2, #16
 80066ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	893a      	ldrh	r2, [r7, #8]
 80066c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	4a50      	ldr	r2, [pc, #320]	; (8006814 <HAL_I2C_Master_Transmit+0x1f8>)
 80066d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80066d4:	8979      	ldrh	r1, [r7, #10]
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	6a3a      	ldr	r2, [r7, #32]
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f001 fd6a 	bl	80081b4 <I2C_MasterRequestWrite>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e08d      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ea:	2300      	movs	r3, #0
 80066ec:	613b      	str	r3, [r7, #16]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	613b      	str	r3, [r7, #16]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	613b      	str	r3, [r7, #16]
 80066fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006700:	e066      	b.n	80067d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	6a39      	ldr	r1, [r7, #32]
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f002 f83c 	bl	8008784 <I2C_WaitOnTXEFlagUntilTimeout>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00d      	beq.n	800672e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006716:	2b04      	cmp	r3, #4
 8006718:	d107      	bne.n	800672a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006728:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e06b      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	781a      	ldrb	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673e:	1c5a      	adds	r2, r3, #1
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006748:	b29b      	uxth	r3, r3
 800674a:	3b01      	subs	r3, #1
 800674c:	b29a      	uxth	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006756:	3b01      	subs	r3, #1
 8006758:	b29a      	uxth	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	f003 0304 	and.w	r3, r3, #4
 8006768:	2b04      	cmp	r3, #4
 800676a:	d11b      	bne.n	80067a4 <HAL_I2C_Master_Transmit+0x188>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006770:	2b00      	cmp	r3, #0
 8006772:	d017      	beq.n	80067a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006778:	781a      	ldrb	r2, [r3, #0]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	6a39      	ldr	r1, [r7, #32]
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f002 f82c 	bl	8008806 <I2C_WaitOnBTFFlagUntilTimeout>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00d      	beq.n	80067d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b8:	2b04      	cmp	r3, #4
 80067ba:	d107      	bne.n	80067cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e01a      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d194      	bne.n	8006702 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2220      	movs	r2, #32
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006800:	2300      	movs	r3, #0
 8006802:	e000      	b.n	8006806 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006804:	2302      	movs	r3, #2
  }
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	00100002 	.word	0x00100002
 8006814:	ffff0000 	.word	0xffff0000

08006818 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08c      	sub	sp, #48	; 0x30
 800681c:	af02      	add	r7, sp, #8
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	4608      	mov	r0, r1
 8006822:	4611      	mov	r1, r2
 8006824:	461a      	mov	r2, r3
 8006826:	4603      	mov	r3, r0
 8006828:	817b      	strh	r3, [r7, #10]
 800682a:	460b      	mov	r3, r1
 800682c:	813b      	strh	r3, [r7, #8]
 800682e:	4613      	mov	r3, r2
 8006830:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006832:	f7fe fc69 	bl	8005108 <HAL_GetTick>
 8006836:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683e:	b2db      	uxtb	r3, r3
 8006840:	2b20      	cmp	r3, #32
 8006842:	f040 8208 	bne.w	8006c56 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	2319      	movs	r3, #25
 800684c:	2201      	movs	r2, #1
 800684e:	497b      	ldr	r1, [pc, #492]	; (8006a3c <HAL_I2C_Mem_Read+0x224>)
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f001 fec1 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800685c:	2302      	movs	r3, #2
 800685e:	e1fb      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006866:	2b01      	cmp	r3, #1
 8006868:	d101      	bne.n	800686e <HAL_I2C_Mem_Read+0x56>
 800686a:	2302      	movs	r3, #2
 800686c:	e1f4      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b01      	cmp	r3, #1
 8006882:	d007      	beq.n	8006894 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f042 0201 	orr.w	r2, r2, #1
 8006892:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2222      	movs	r2, #34	; 0x22
 80068a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2240      	movs	r2, #64	; 0x40
 80068b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80068c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	4a5b      	ldr	r2, [pc, #364]	; (8006a40 <HAL_I2C_Mem_Read+0x228>)
 80068d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068d6:	88f8      	ldrh	r0, [r7, #6]
 80068d8:	893a      	ldrh	r2, [r7, #8]
 80068da:	8979      	ldrh	r1, [r7, #10]
 80068dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	4603      	mov	r3, r0
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f001 fce6 	bl	80082b8 <I2C_RequestMemoryRead>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e1b0      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d113      	bne.n	8006926 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068fe:	2300      	movs	r3, #0
 8006900:	623b      	str	r3, [r7, #32]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	623b      	str	r3, [r7, #32]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	623b      	str	r3, [r7, #32]
 8006912:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	e184      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800692a:	2b01      	cmp	r3, #1
 800692c:	d11b      	bne.n	8006966 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800693c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	695b      	ldr	r3, [r3, #20]
 8006948:	61fb      	str	r3, [r7, #28]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	61fb      	str	r3, [r7, #28]
 8006952:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	e164      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800696a:	2b02      	cmp	r3, #2
 800696c:	d11b      	bne.n	80069a6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800697c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800698c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800698e:	2300      	movs	r3, #0
 8006990:	61bb      	str	r3, [r7, #24]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	61bb      	str	r3, [r7, #24]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	61bb      	str	r3, [r7, #24]
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	e144      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069a6:	2300      	movs	r3, #0
 80069a8:	617b      	str	r3, [r7, #20]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	617b      	str	r3, [r7, #20]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80069bc:	e138      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	f200 80f1 	bhi.w	8006baa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d123      	bne.n	8006a18 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f001 ff89 	bl	80088ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d001      	beq.n	80069e4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e139      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	691a      	ldr	r2, [r3, #16]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ee:	b2d2      	uxtb	r2, r2
 80069f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f6:	1c5a      	adds	r2, r3, #1
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a16:	e10b      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d14e      	bne.n	8006abe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a26:	2200      	movs	r2, #0
 8006a28:	4906      	ldr	r1, [pc, #24]	; (8006a44 <HAL_I2C_Mem_Read+0x22c>)
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f001 fdd4 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d008      	beq.n	8006a48 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e10e      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
 8006a3a:	bf00      	nop
 8006a3c:	00100002 	.word	0x00100002
 8006a40:	ffff0000 	.word	0xffff0000
 8006a44:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	691a      	ldr	r2, [r3, #16]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a62:	b2d2      	uxtb	r2, r2
 8006a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	3b01      	subs	r3, #1
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006abc:	e0b8      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	4966      	ldr	r1, [pc, #408]	; (8006c60 <HAL_I2C_Mem_Read+0x448>)
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f001 fd85 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e0bf      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ae6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	691a      	ldr	r2, [r3, #16]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af2:	b2d2      	uxtb	r2, r2
 8006af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b01      	subs	r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b20:	2200      	movs	r2, #0
 8006b22:	494f      	ldr	r1, [pc, #316]	; (8006c60 <HAL_I2C_Mem_Read+0x448>)
 8006b24:	68f8      	ldr	r0, [r7, #12]
 8006b26:	f001 fd57 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e091      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	691a      	ldr	r2, [r3, #16]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4e:	b2d2      	uxtb	r2, r2
 8006b50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	691a      	ldr	r2, [r3, #16]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b80:	b2d2      	uxtb	r2, r2
 8006b82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b92:	3b01      	subs	r3, #1
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ba8:	e042      	b.n	8006c30 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f001 fe9c 	bl	80088ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e04c      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	691a      	ldr	r2, [r3, #16]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	b2d2      	uxtb	r2, r2
 8006bca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd0:	1c5a      	adds	r2, r3, #1
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	3b01      	subs	r3, #1
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	f003 0304 	and.w	r3, r3, #4
 8006bfa:	2b04      	cmp	r3, #4
 8006bfc:	d118      	bne.n	8006c30 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	691a      	ldr	r2, [r3, #16]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f47f aec2 	bne.w	80069be <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2220      	movs	r2, #32
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006c52:	2300      	movs	r3, #0
 8006c54:	e000      	b.n	8006c58 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006c56:	2302      	movs	r3, #2
  }
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3728      	adds	r7, #40	; 0x28
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	00010004 	.word	0x00010004

08006c64 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b088      	sub	sp, #32
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c84:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	2b10      	cmp	r3, #16
 8006c92:	d003      	beq.n	8006c9c <HAL_I2C_EV_IRQHandler+0x38>
 8006c94:	7bfb      	ldrb	r3, [r7, #15]
 8006c96:	2b40      	cmp	r3, #64	; 0x40
 8006c98:	f040 80bd 	bne.w	8006e16 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	695b      	ldr	r3, [r3, #20]
 8006caa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10d      	bne.n	8006cd2 <HAL_I2C_EV_IRQHandler+0x6e>
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006cbc:	d003      	beq.n	8006cc6 <HAL_I2C_EV_IRQHandler+0x62>
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006cc4:	d101      	bne.n	8006cca <HAL_I2C_EV_IRQHandler+0x66>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e000      	b.n	8006ccc <HAL_I2C_EV_IRQHandler+0x68>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	f000 812e 	beq.w	8006f2e <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00c      	beq.n	8006cf6 <HAL_I2C_EV_IRQHandler+0x92>
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	0a5b      	lsrs	r3, r3, #9
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d006      	beq.n	8006cf6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f001 fe84 	bl	80089f6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fcbb 	bl	800766a <I2C_Master_SB>
 8006cf4:	e08e      	b.n	8006e14 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	08db      	lsrs	r3, r3, #3
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d009      	beq.n	8006d16 <HAL_I2C_EV_IRQHandler+0xb2>
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	0a5b      	lsrs	r3, r3, #9
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 fd31 	bl	8007776 <I2C_Master_ADD10>
 8006d14:	e07e      	b.n	8006e14 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	085b      	lsrs	r3, r3, #1
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d009      	beq.n	8006d36 <HAL_I2C_EV_IRQHandler+0xd2>
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	0a5b      	lsrs	r3, r3, #9
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d003      	beq.n	8006d36 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 fd4b 	bl	80077ca <I2C_Master_ADDR>
 8006d34:	e06e      	b.n	8006e14 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	089b      	lsrs	r3, r3, #2
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d037      	beq.n	8006db2 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d50:	f000 80ef 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	09db      	lsrs	r3, r3, #7
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00f      	beq.n	8006d80 <HAL_I2C_EV_IRQHandler+0x11c>
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	0a9b      	lsrs	r3, r3, #10
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d009      	beq.n	8006d80 <HAL_I2C_EV_IRQHandler+0x11c>
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	089b      	lsrs	r3, r3, #2
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d103      	bne.n	8006d80 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 f948 	bl	800700e <I2C_MasterTransmit_TXE>
 8006d7e:	e049      	b.n	8006e14 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	089b      	lsrs	r3, r3, #2
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 80d2 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	0a5b      	lsrs	r3, r3, #9
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f000 80cb 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
 8006d9e:	2b10      	cmp	r3, #16
 8006da0:	d103      	bne.n	8006daa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f9cf 	bl	8007146 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006da8:	e0c3      	b.n	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fa33 	bl	8007216 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006db0:	e0bf      	b.n	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc0:	f000 80b7 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	099b      	lsrs	r3, r3, #6
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00f      	beq.n	8006df0 <HAL_I2C_EV_IRQHandler+0x18c>
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	0a9b      	lsrs	r3, r3, #10
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d009      	beq.n	8006df0 <HAL_I2C_EV_IRQHandler+0x18c>
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	089b      	lsrs	r3, r3, #2
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d103      	bne.n	8006df0 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 faa3 	bl	8007334 <I2C_MasterReceive_RXNE>
 8006dee:	e011      	b.n	8006e14 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	089b      	lsrs	r3, r3, #2
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 809a 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	0a5b      	lsrs	r3, r3, #9
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 8093 	beq.w	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fb42 	bl	8007496 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e12:	e08e      	b.n	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006e14:	e08d      	b.n	8006f32 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d004      	beq.n	8006e28 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	61fb      	str	r3, [r7, #28]
 8006e26:	e007      	b.n	8006e38 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	085b      	lsrs	r3, r3, #1
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d012      	beq.n	8006e6a <HAL_I2C_EV_IRQHandler+0x206>
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	0a5b      	lsrs	r3, r3, #9
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00c      	beq.n	8006e6a <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d003      	beq.n	8006e60 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006e60:	69b9      	ldr	r1, [r7, #24]
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 ff00 	bl	8007c68 <I2C_Slave_ADDR>
 8006e68:	e066      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	091b      	lsrs	r3, r3, #4
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d009      	beq.n	8006e8a <HAL_I2C_EV_IRQHandler+0x226>
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	0a5b      	lsrs	r3, r3, #9
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 ff34 	bl	8007cf0 <I2C_Slave_STOPF>
 8006e88:	e056      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e8a:	7bbb      	ldrb	r3, [r7, #14]
 8006e8c:	2b21      	cmp	r3, #33	; 0x21
 8006e8e:	d002      	beq.n	8006e96 <HAL_I2C_EV_IRQHandler+0x232>
 8006e90:	7bbb      	ldrb	r3, [r7, #14]
 8006e92:	2b29      	cmp	r3, #41	; 0x29
 8006e94:	d125      	bne.n	8006ee2 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	09db      	lsrs	r3, r3, #7
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00f      	beq.n	8006ec2 <HAL_I2C_EV_IRQHandler+0x25e>
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	0a9b      	lsrs	r3, r3, #10
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d009      	beq.n	8006ec2 <HAL_I2C_EV_IRQHandler+0x25e>
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	089b      	lsrs	r3, r3, #2
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d103      	bne.n	8006ec2 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fe16 	bl	8007aec <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ec0:	e039      	b.n	8006f36 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	089b      	lsrs	r3, r3, #2
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d033      	beq.n	8006f36 <HAL_I2C_EV_IRQHandler+0x2d2>
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	0a5b      	lsrs	r3, r3, #9
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d02d      	beq.n	8006f36 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 fe43 	bl	8007b66 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ee0:	e029      	b.n	8006f36 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	099b      	lsrs	r3, r3, #6
 8006ee6:	f003 0301 	and.w	r3, r3, #1
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00f      	beq.n	8006f0e <HAL_I2C_EV_IRQHandler+0x2aa>
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	0a9b      	lsrs	r3, r3, #10
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d009      	beq.n	8006f0e <HAL_I2C_EV_IRQHandler+0x2aa>
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	089b      	lsrs	r3, r3, #2
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d103      	bne.n	8006f0e <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fe4e 	bl	8007ba8 <I2C_SlaveReceive_RXNE>
 8006f0c:	e014      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	089b      	lsrs	r3, r3, #2
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00e      	beq.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	0a5b      	lsrs	r3, r3, #9
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d008      	beq.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fe7c 	bl	8007c24 <I2C_SlaveReceive_BTF>
 8006f2c:	e004      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006f2e:	bf00      	nop
 8006f30:	e002      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f32:	bf00      	nop
 8006f34:	e000      	b.n	8006f38 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006f36:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006f38:	3720      	adds	r7, #32
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006f46:	bf00      	nop
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b083      	sub	sp, #12
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006f5a:	bf00      	nop
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr

08006f66 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f66:	b480      	push	{r7}
 8006f68:	b083      	sub	sp, #12
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006f6e:	bf00      	nop
 8006f70:	370c      	adds	r7, #12
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr

08006f7a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b083      	sub	sp, #12
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b083      	sub	sp, #12
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
 8006f96:	460b      	mov	r3, r1
 8006f98:	70fb      	strb	r3, [r7, #3]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b083      	sub	sp, #12
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b083      	sub	sp, #12
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006fc6:	bf00      	nop
 8006fc8:	370c      	adds	r7, #12
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b083      	sub	sp, #12
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr

08006fe6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b083      	sub	sp, #12
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006fee:	bf00      	nop
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr

08006ffa <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800700e:	b580      	push	{r7, lr}
 8007010:	b084      	sub	sp, #16
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800701c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007024:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007030:	2b00      	cmp	r3, #0
 8007032:	d150      	bne.n	80070d6 <I2C_MasterTransmit_TXE+0xc8>
 8007034:	7bfb      	ldrb	r3, [r7, #15]
 8007036:	2b21      	cmp	r3, #33	; 0x21
 8007038:	d14d      	bne.n	80070d6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	2b08      	cmp	r3, #8
 800703e:	d01d      	beq.n	800707c <I2C_MasterTransmit_TXE+0x6e>
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	2b20      	cmp	r3, #32
 8007044:	d01a      	beq.n	800707c <I2C_MasterTransmit_TXE+0x6e>
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800704c:	d016      	beq.n	800707c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	685a      	ldr	r2, [r3, #4]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800705c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2211      	movs	r2, #17
 8007062:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2220      	movs	r2, #32
 8007070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff ff62 	bl	8006f3e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800707a:	e060      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800708a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b40      	cmp	r3, #64	; 0x40
 80070b4:	d107      	bne.n	80070c6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff ff7d 	bl	8006fbe <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070c4:	e03b      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7ff ff35 	bl	8006f3e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070d4:	e033      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80070d6:	7bfb      	ldrb	r3, [r7, #15]
 80070d8:	2b21      	cmp	r3, #33	; 0x21
 80070da:	d005      	beq.n	80070e8 <I2C_MasterTransmit_TXE+0xda>
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	2b40      	cmp	r3, #64	; 0x40
 80070e0:	d12d      	bne.n	800713e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b22      	cmp	r3, #34	; 0x22
 80070e6:	d12a      	bne.n	800713e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d108      	bne.n	8007104 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007100:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007102:	e01c      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800710a:	b2db      	uxtb	r3, r3
 800710c:	2b40      	cmp	r3, #64	; 0x40
 800710e:	d103      	bne.n	8007118 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 f880 	bl	8007216 <I2C_MemoryTransmit_TXE_BTF>
}
 8007116:	e012      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	781a      	ldrb	r2, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007132:	b29b      	uxth	r3, r3
 8007134:	3b01      	subs	r3, #1
 8007136:	b29a      	uxth	r2, r3
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800713c:	e7ff      	b.n	800713e <I2C_MasterTransmit_TXE+0x130>
 800713e:	bf00      	nop
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b084      	sub	sp, #16
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007152:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715a:	b2db      	uxtb	r3, r3
 800715c:	2b21      	cmp	r3, #33	; 0x21
 800715e:	d156      	bne.n	800720e <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007164:	b29b      	uxth	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	d012      	beq.n	8007190 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	781a      	ldrb	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717a:	1c5a      	adds	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007184:	b29b      	uxth	r3, r3
 8007186:	3b01      	subs	r3, #1
 8007188:	b29a      	uxth	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800718e:	e03e      	b.n	800720e <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2b08      	cmp	r3, #8
 8007194:	d01d      	beq.n	80071d2 <I2C_MasterTransmit_BTF+0x8c>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2b20      	cmp	r3, #32
 800719a:	d01a      	beq.n	80071d2 <I2C_MasterTransmit_BTF+0x8c>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80071a2:	d016      	beq.n	80071d2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071b2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2211      	movs	r2, #17
 80071b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2220      	movs	r2, #32
 80071c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7ff feb7 	bl	8006f3e <HAL_I2C_MasterTxCpltCallback>
}
 80071d0:	e01d      	b.n	800720e <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	685a      	ldr	r2, [r3, #4]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071e0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071f0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7ff fe98 	bl	8006f3e <HAL_I2C_MasterTxCpltCallback>
}
 800720e:	bf00      	nop
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007224:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800722a:	2b00      	cmp	r3, #0
 800722c:	d11d      	bne.n	800726a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	2b01      	cmp	r3, #1
 8007234:	d10b      	bne.n	800724e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800723a:	b2da      	uxtb	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007246:	1c9a      	adds	r2, r3, #2
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800724c:	e06e      	b.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007252:	b29b      	uxth	r3, r3
 8007254:	121b      	asrs	r3, r3, #8
 8007256:	b2da      	uxtb	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007268:	e060      	b.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800726e:	2b01      	cmp	r3, #1
 8007270:	d10b      	bne.n	800728a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007276:	b2da      	uxtb	r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007282:	1c5a      	adds	r2, r3, #1
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007288:	e050      	b.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800728e:	2b02      	cmp	r3, #2
 8007290:	d14c      	bne.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007292:	7bfb      	ldrb	r3, [r7, #15]
 8007294:	2b22      	cmp	r3, #34	; 0x22
 8007296:	d108      	bne.n	80072aa <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072a6:	601a      	str	r2, [r3, #0]
}
 80072a8:	e040      	b.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d015      	beq.n	80072e0 <I2C_MemoryTransmit_TXE_BTF+0xca>
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
 80072b6:	2b21      	cmp	r3, #33	; 0x21
 80072b8:	d112      	bne.n	80072e0 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	781a      	ldrb	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ca:	1c5a      	adds	r2, r3, #1
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	3b01      	subs	r3, #1
 80072d8:	b29a      	uxth	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80072de:	e025      	b.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d120      	bne.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	2b21      	cmp	r3, #33	; 0x21
 80072ee:	d11d      	bne.n	800732c <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072fe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800730e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2220      	movs	r2, #32
 800731a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7ff fe49 	bl	8006fbe <HAL_I2C_MemTxCpltCallback>
}
 800732c:	bf00      	nop
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b22      	cmp	r3, #34	; 0x22
 8007346:	f040 80a2 	bne.w	800748e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800734e:	b29b      	uxth	r3, r3
 8007350:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2b03      	cmp	r3, #3
 8007356:	d921      	bls.n	800739c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	691a      	ldr	r2, [r3, #16]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007362:	b2d2      	uxtb	r2, r2
 8007364:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736a:	1c5a      	adds	r2, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007374:	b29b      	uxth	r3, r3
 8007376:	3b01      	subs	r3, #1
 8007378:	b29a      	uxth	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b03      	cmp	r3, #3
 8007386:	f040 8082 	bne.w	800748e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	685a      	ldr	r2, [r3, #4]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007398:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800739a:	e078      	b.n	800748e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d074      	beq.n	800748e <I2C_MasterReceive_RXNE+0x15a>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d002      	beq.n	80073b0 <I2C_MasterReceive_RXNE+0x7c>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d16e      	bne.n	800748e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f001 fa69 	bl	8008888 <I2C_WaitOnSTOPRequestThroughIT>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d142      	bne.n	8007442 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ca:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073da:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	691a      	ldr	r2, [r3, #16]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	b2d2      	uxtb	r2, r2
 80073e8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ee:	1c5a      	adds	r2, r3, #1
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	3b01      	subs	r3, #1
 80073fc:	b29a      	uxth	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2220      	movs	r2, #32
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b40      	cmp	r3, #64	; 0x40
 8007414:	d10a      	bne.n	800742c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7ff fdd4 	bl	8006fd2 <HAL_I2C_MemRxCpltCallback>
}
 800742a:	e030      	b.n	800748e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2212      	movs	r2, #18
 8007438:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7ff fd89 	bl	8006f52 <HAL_I2C_MasterRxCpltCallback>
}
 8007440:	e025      	b.n	800748e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007450:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	691a      	ldr	r2, [r3, #16]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	b2d2      	uxtb	r2, r2
 800745e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800746e:	b29b      	uxth	r3, r3
 8007470:	3b01      	subs	r3, #1
 8007472:	b29a      	uxth	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2220      	movs	r2, #32
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7ff fdac 	bl	8006fe6 <HAL_I2C_ErrorCallback>
}
 800748e:	bf00      	nop
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d11b      	bne.n	80074e6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074bc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c8:	b2d2      	uxtb	r2, r2
 80074ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d0:	1c5a      	adds	r2, r3, #1
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074da:	b29b      	uxth	r3, r3
 80074dc:	3b01      	subs	r3, #1
 80074de:	b29a      	uxth	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80074e4:	e0bd      	b.n	8007662 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2b03      	cmp	r3, #3
 80074ee:	d129      	bne.n	8007544 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074fe:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2b04      	cmp	r3, #4
 8007504:	d00a      	beq.n	800751c <I2C_MasterReceive_BTF+0x86>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2b02      	cmp	r3, #2
 800750a:	d007      	beq.n	800751c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800751a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	691a      	ldr	r2, [r3, #16]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007526:	b2d2      	uxtb	r2, r2
 8007528:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752e:	1c5a      	adds	r2, r3, #1
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007538:	b29b      	uxth	r3, r3
 800753a:	3b01      	subs	r3, #1
 800753c:	b29a      	uxth	r2, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007542:	e08e      	b.n	8007662 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007548:	b29b      	uxth	r3, r3
 800754a:	2b02      	cmp	r3, #2
 800754c:	d176      	bne.n	800763c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d002      	beq.n	800755a <I2C_MasterReceive_BTF+0xc4>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2b10      	cmp	r3, #16
 8007558:	d108      	bne.n	800756c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007568:	601a      	str	r2, [r3, #0]
 800756a:	e019      	b.n	80075a0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2b04      	cmp	r3, #4
 8007570:	d002      	beq.n	8007578 <I2C_MasterReceive_BTF+0xe2>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2b02      	cmp	r3, #2
 8007576:	d108      	bne.n	800758a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	e00a      	b.n	80075a0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2b10      	cmp	r3, #16
 800758e:	d007      	beq.n	80075a0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800759e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	691a      	ldr	r2, [r3, #16]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075bc:	b29b      	uxth	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691a      	ldr	r2, [r3, #16]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	b2d2      	uxtb	r2, r2
 80075d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685a      	ldr	r2, [r3, #4]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80075fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b40      	cmp	r3, #64	; 0x40
 800760e:	d10a      	bne.n	8007626 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7ff fcd7 	bl	8006fd2 <HAL_I2C_MemRxCpltCallback>
}
 8007624:	e01d      	b.n	8007662 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2212      	movs	r2, #18
 8007632:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff fc8c 	bl	8006f52 <HAL_I2C_MasterRxCpltCallback>
}
 800763a:	e012      	b.n	8007662 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	691a      	ldr	r2, [r3, #16]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	b2d2      	uxtb	r2, r2
 8007648:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764e:	1c5a      	adds	r2, r3, #1
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007658:	b29b      	uxth	r3, r3
 800765a:	3b01      	subs	r3, #1
 800765c:	b29a      	uxth	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007662:	bf00      	nop
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b40      	cmp	r3, #64	; 0x40
 800767c:	d117      	bne.n	80076ae <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007682:	2b00      	cmp	r3, #0
 8007684:	d109      	bne.n	800769a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768a:	b2db      	uxtb	r3, r3
 800768c:	461a      	mov	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007696:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007698:	e067      	b.n	800776a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	611a      	str	r2, [r3, #16]
}
 80076ac:	e05d      	b.n	800776a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076b6:	d133      	bne.n	8007720 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	2b21      	cmp	r3, #33	; 0x21
 80076c2:	d109      	bne.n	80076d8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	461a      	mov	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076d4:	611a      	str	r2, [r3, #16]
 80076d6:	e008      	b.n	80076ea <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	f043 0301 	orr.w	r3, r3, #1
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d004      	beq.n	80076fc <I2C_Master_SB+0x92>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d108      	bne.n	800770e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007700:	2b00      	cmp	r3, #0
 8007702:	d032      	beq.n	800776a <I2C_Master_SB+0x100>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800770a:	2b00      	cmp	r3, #0
 800770c:	d02d      	beq.n	800776a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800771c:	605a      	str	r2, [r3, #4]
}
 800771e:	e024      	b.n	800776a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10e      	bne.n	8007746 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800772c:	b29b      	uxth	r3, r3
 800772e:	11db      	asrs	r3, r3, #7
 8007730:	b2db      	uxtb	r3, r3
 8007732:	f003 0306 	and.w	r3, r3, #6
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f063 030f 	orn	r3, r3, #15
 800773c:	b2da      	uxtb	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	611a      	str	r2, [r3, #16]
}
 8007744:	e011      	b.n	800776a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800774a:	2b01      	cmp	r3, #1
 800774c:	d10d      	bne.n	800776a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007752:	b29b      	uxth	r3, r3
 8007754:	11db      	asrs	r3, r3, #7
 8007756:	b2db      	uxtb	r3, r3
 8007758:	f003 0306 	and.w	r3, r3, #6
 800775c:	b2db      	uxtb	r3, r3
 800775e:	f063 030e 	orn	r3, r3, #14
 8007762:	b2da      	uxtb	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	611a      	str	r2, [r3, #16]
}
 800776a:	bf00      	nop
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007776:	b480      	push	{r7}
 8007778:	b083      	sub	sp, #12
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007782:	b2da      	uxtb	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778e:	2b00      	cmp	r3, #0
 8007790:	d103      	bne.n	800779a <I2C_Master_ADD10+0x24>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007796:	2b00      	cmp	r3, #0
 8007798:	d011      	beq.n	80077be <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d104      	bne.n	80077ae <I2C_Master_ADD10+0x38>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d007      	beq.n	80077be <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077bc:	605a      	str	r2, [r3, #4]
    }
  }
}
 80077be:	bf00      	nop
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b091      	sub	sp, #68	; 0x44
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b22      	cmp	r3, #34	; 0x22
 80077f2:	f040 8169 	bne.w	8007ac8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d10f      	bne.n	800781e <I2C_Master_ADDR+0x54>
 80077fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007802:	2b40      	cmp	r3, #64	; 0x40
 8007804:	d10b      	bne.n	800781e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007806:	2300      	movs	r3, #0
 8007808:	633b      	str	r3, [r7, #48]	; 0x30
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	633b      	str	r3, [r7, #48]	; 0x30
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	633b      	str	r3, [r7, #48]	; 0x30
 800781a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781c:	e160      	b.n	8007ae0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007822:	2b00      	cmp	r3, #0
 8007824:	d11d      	bne.n	8007862 <I2C_Master_ADDR+0x98>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800782e:	d118      	bne.n	8007862 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007830:	2300      	movs	r3, #0
 8007832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007844:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007854:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	651a      	str	r2, [r3, #80]	; 0x50
 8007860:	e13e      	b.n	8007ae0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007866:	b29b      	uxth	r3, r3
 8007868:	2b00      	cmp	r3, #0
 800786a:	d113      	bne.n	8007894 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800786c:	2300      	movs	r3, #0
 800786e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	695b      	ldr	r3, [r3, #20]
 8007876:	62bb      	str	r3, [r7, #40]	; 0x28
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007880:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	e115      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007898:	b29b      	uxth	r3, r3
 800789a:	2b01      	cmp	r3, #1
 800789c:	f040 808a 	bne.w	80079b4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80078a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80078a6:	d137      	bne.n	8007918 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078b6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078c6:	d113      	bne.n	80078f0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078d6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d8:	2300      	movs	r3, #0
 80078da:	627b      	str	r3, [r7, #36]	; 0x24
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	627b      	str	r3, [r7, #36]	; 0x24
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	627b      	str	r3, [r7, #36]	; 0x24
 80078ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ee:	e0e7      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078f0:	2300      	movs	r3, #0
 80078f2:	623b      	str	r3, [r7, #32]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	623b      	str	r3, [r7, #32]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	623b      	str	r3, [r7, #32]
 8007904:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	e0d3      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791a:	2b08      	cmp	r3, #8
 800791c:	d02e      	beq.n	800797c <I2C_Master_ADDR+0x1b2>
 800791e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007920:	2b20      	cmp	r3, #32
 8007922:	d02b      	beq.n	800797c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007926:	2b12      	cmp	r3, #18
 8007928:	d102      	bne.n	8007930 <I2C_Master_ADDR+0x166>
 800792a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792c:	2b01      	cmp	r3, #1
 800792e:	d125      	bne.n	800797c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007932:	2b04      	cmp	r3, #4
 8007934:	d00e      	beq.n	8007954 <I2C_Master_ADDR+0x18a>
 8007936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007938:	2b02      	cmp	r3, #2
 800793a:	d00b      	beq.n	8007954 <I2C_Master_ADDR+0x18a>
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	2b10      	cmp	r3, #16
 8007940:	d008      	beq.n	8007954 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007950:	601a      	str	r2, [r3, #0]
 8007952:	e007      	b.n	8007964 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007962:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007964:	2300      	movs	r3, #0
 8007966:	61fb      	str	r3, [r7, #28]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	61fb      	str	r3, [r7, #28]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	61fb      	str	r3, [r7, #28]
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	e0a1      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800798a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800798c:	2300      	movs	r3, #0
 800798e:	61bb      	str	r3, [r7, #24]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	61bb      	str	r3, [r7, #24]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	61bb      	str	r3, [r7, #24]
 80079a0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	e085      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	2b02      	cmp	r3, #2
 80079bc:	d14d      	bne.n	8007a5a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80079be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c0:	2b04      	cmp	r3, #4
 80079c2:	d016      	beq.n	80079f2 <I2C_Master_ADDR+0x228>
 80079c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d013      	beq.n	80079f2 <I2C_Master_ADDR+0x228>
 80079ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079cc:	2b10      	cmp	r3, #16
 80079ce:	d010      	beq.n	80079f2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079de:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	e007      	b.n	8007a02 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a00:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a10:	d117      	bne.n	8007a42 <I2C_Master_ADDR+0x278>
 8007a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a18:	d00b      	beq.n	8007a32 <I2C_Master_ADDR+0x268>
 8007a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d008      	beq.n	8007a32 <I2C_Master_ADDR+0x268>
 8007a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a22:	2b08      	cmp	r3, #8
 8007a24:	d005      	beq.n	8007a32 <I2C_Master_ADDR+0x268>
 8007a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d002      	beq.n	8007a32 <I2C_Master_ADDR+0x268>
 8007a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a2e:	2b20      	cmp	r3, #32
 8007a30:	d107      	bne.n	8007a42 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a40:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a42:	2300      	movs	r3, #0
 8007a44:	617b      	str	r3, [r7, #20]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	617b      	str	r3, [r7, #20]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	617b      	str	r3, [r7, #20]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	e032      	b.n	8007ac0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a68:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a78:	d117      	bne.n	8007aaa <I2C_Master_ADDR+0x2e0>
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a80:	d00b      	beq.n	8007a9a <I2C_Master_ADDR+0x2d0>
 8007a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d008      	beq.n	8007a9a <I2C_Master_ADDR+0x2d0>
 8007a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8a:	2b08      	cmp	r3, #8
 8007a8c:	d005      	beq.n	8007a9a <I2C_Master_ADDR+0x2d0>
 8007a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a90:	2b10      	cmp	r3, #16
 8007a92:	d002      	beq.n	8007a9a <I2C_Master_ADDR+0x2d0>
 8007a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a96:	2b20      	cmp	r3, #32
 8007a98:	d107      	bne.n	8007aaa <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007aa8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aaa:	2300      	movs	r3, #0
 8007aac:	613b      	str	r3, [r7, #16]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	695b      	ldr	r3, [r3, #20]
 8007ab4:	613b      	str	r3, [r7, #16]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007ac6:	e00b      	b.n	8007ae0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ac8:	2300      	movs	r3, #0
 8007aca:	60fb      	str	r3, [r7, #12]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	60fb      	str	r3, [r7, #12]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
}
 8007ade:	e7ff      	b.n	8007ae0 <I2C_Master_ADDR+0x316>
 8007ae0:	bf00      	nop
 8007ae2:	3744      	adds	r7, #68	; 0x44
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007afa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d02b      	beq.n	8007b5e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0a:	781a      	ldrb	r2, [r3, #0]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d114      	bne.n	8007b5e <I2C_SlaveTransmit_TXE+0x72>
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
 8007b36:	2b29      	cmp	r3, #41	; 0x29
 8007b38:	d111      	bne.n	8007b5e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b48:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2221      	movs	r2, #33	; 0x21
 8007b4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2228      	movs	r2, #40	; 0x28
 8007b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff fa04 	bl	8006f66 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007b5e:	bf00      	nop
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b66:	b480      	push	{r7}
 8007b68:	b083      	sub	sp, #12
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d011      	beq.n	8007b9c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7c:	781a      	ldrb	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b88:	1c5a      	adds	r2, r3, #1
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bb6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d02c      	beq.n	8007c1c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	691a      	ldr	r2, [r3, #16]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bcc:	b2d2      	uxtb	r2, r2
 8007bce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	3b01      	subs	r3, #1
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d114      	bne.n	8007c1c <I2C_SlaveReceive_RXNE+0x74>
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
 8007bf4:	2b2a      	cmp	r3, #42	; 0x2a
 8007bf6:	d111      	bne.n	8007c1c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c06:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2222      	movs	r2, #34	; 0x22
 8007c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2228      	movs	r2, #40	; 0x28
 8007c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7ff f9af 	bl	8006f7a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007c1c:	bf00      	nop
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d012      	beq.n	8007c5c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	691a      	ldr	r2, [r3, #16]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3b01      	subs	r3, #1
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c82:	2b28      	cmp	r3, #40	; 0x28
 8007c84:	d127      	bne.n	8007cd6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c94:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	089b      	lsrs	r3, r3, #2
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d101      	bne.n	8007ca6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	09db      	lsrs	r3, r3, #7
 8007caa:	f003 0301 	and.w	r3, r3, #1
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d103      	bne.n	8007cba <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	81bb      	strh	r3, [r7, #12]
 8007cb8:	e002      	b.n	8007cc0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007cc8:	89ba      	ldrh	r2, [r7, #12]
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	4619      	mov	r1, r3
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f7ff f95d 	bl	8006f8e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007cd4:	e008      	b.n	8007ce8 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f06f 0202 	mvn.w	r2, #2
 8007cde:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007ce8:	bf00      	nop
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cfe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d0e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007d10:	2300      	movs	r3, #0
 8007d12:	60bb      	str	r3, [r7, #8]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	695b      	ldr	r3, [r3, #20]
 8007d1a:	60bb      	str	r3, [r7, #8]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f042 0201 	orr.w	r2, r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]
 8007d2c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d3c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d4c:	d172      	bne.n	8007e34 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007d4e:	7bfb      	ldrb	r3, [r7, #15]
 8007d50:	2b22      	cmp	r3, #34	; 0x22
 8007d52:	d002      	beq.n	8007d5a <I2C_Slave_STOPF+0x6a>
 8007d54:	7bfb      	ldrb	r3, [r7, #15]
 8007d56:	2b2a      	cmp	r3, #42	; 0x2a
 8007d58:	d135      	bne.n	8007dc6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d005      	beq.n	8007d7e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	f043 0204 	orr.w	r2, r3, #4
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	685a      	ldr	r2, [r3, #4]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d8c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fe f946 	bl	8006024 <HAL_DMA_GetState>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d049      	beq.n	8007e32 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da2:	4a69      	ldr	r2, [pc, #420]	; (8007f48 <I2C_Slave_STOPF+0x258>)
 8007da4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fe f918 	bl	8005fe0 <HAL_DMA_Abort_IT>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d03d      	beq.n	8007e32 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007dc0:	4610      	mov	r0, r2
 8007dc2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007dc4:	e035      	b.n	8007e32 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d005      	beq.n	8007dea <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de2:	f043 0204 	orr.w	r2, r3, #4
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	685a      	ldr	r2, [r3, #4]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007df8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fe f910 	bl	8006024 <HAL_DMA_GetState>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d014      	beq.n	8007e34 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e0e:	4a4e      	ldr	r2, [pc, #312]	; (8007f48 <I2C_Slave_STOPF+0x258>)
 8007e10:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7fe f8e2 	bl	8005fe0 <HAL_DMA_Abort_IT>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d008      	beq.n	8007e34 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007e2c:	4610      	mov	r0, r2
 8007e2e:	4798      	blx	r3
 8007e30:	e000      	b.n	8007e34 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e32:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d03e      	beq.n	8007ebc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	695b      	ldr	r3, [r3, #20]
 8007e44:	f003 0304 	and.w	r3, r3, #4
 8007e48:	2b04      	cmp	r3, #4
 8007e4a:	d112      	bne.n	8007e72 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	691a      	ldr	r2, [r3, #16]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e56:	b2d2      	uxtb	r2, r2
 8007e58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5e:	1c5a      	adds	r2, r3, #1
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	695b      	ldr	r3, [r3, #20]
 8007e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e7c:	2b40      	cmp	r3, #64	; 0x40
 8007e7e:	d112      	bne.n	8007ea6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	691a      	ldr	r2, [r3, #16]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8a:	b2d2      	uxtb	r2, r2
 8007e8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d005      	beq.n	8007ebc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb4:	f043 0204 	orr.w	r2, r3, #4
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d003      	beq.n	8007ecc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 f843 	bl	8007f50 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007eca:	e039      	b.n	8007f40 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ecc:	7bfb      	ldrb	r3, [r7, #15]
 8007ece:	2b2a      	cmp	r3, #42	; 0x2a
 8007ed0:	d109      	bne.n	8007ee6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2228      	movs	r2, #40	; 0x28
 8007edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7ff f84a 	bl	8006f7a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b28      	cmp	r3, #40	; 0x28
 8007ef0:	d111      	bne.n	8007f16 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a15      	ldr	r2, [pc, #84]	; (8007f4c <I2C_Slave_STOPF+0x25c>)
 8007ef6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2220      	movs	r2, #32
 8007f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff f84b 	bl	8006faa <HAL_I2C_ListenCpltCallback>
}
 8007f14:	e014      	b.n	8007f40 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f1a:	2b22      	cmp	r3, #34	; 0x22
 8007f1c:	d002      	beq.n	8007f24 <I2C_Slave_STOPF+0x234>
 8007f1e:	7bfb      	ldrb	r3, [r7, #15]
 8007f20:	2b22      	cmp	r3, #34	; 0x22
 8007f22:	d10d      	bne.n	8007f40 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f7ff f81d 	bl	8006f7a <HAL_I2C_SlaveRxCpltCallback>
}
 8007f40:	bf00      	nop
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	08008489 	.word	0x08008489
 8007f4c:	ffff0000 	.word	0xffff0000

08007f50 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f5e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f66:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007f68:	7bbb      	ldrb	r3, [r7, #14]
 8007f6a:	2b10      	cmp	r3, #16
 8007f6c:	d002      	beq.n	8007f74 <I2C_ITError+0x24>
 8007f6e:	7bbb      	ldrb	r3, [r7, #14]
 8007f70:	2b40      	cmp	r3, #64	; 0x40
 8007f72:	d10a      	bne.n	8007f8a <I2C_ITError+0x3a>
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	2b22      	cmp	r3, #34	; 0x22
 8007f78:	d107      	bne.n	8007f8a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f88:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007f90:	2b28      	cmp	r3, #40	; 0x28
 8007f92:	d107      	bne.n	8007fa4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2228      	movs	r2, #40	; 0x28
 8007f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007fa2:	e015      	b.n	8007fd0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fb2:	d00a      	beq.n	8007fca <I2C_ITError+0x7a>
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
 8007fb6:	2b60      	cmp	r3, #96	; 0x60
 8007fb8:	d007      	beq.n	8007fca <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2220      	movs	r2, #32
 8007fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fde:	d162      	bne.n	80080a6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	685a      	ldr	r2, [r3, #4]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007fee:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d020      	beq.n	8008040 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008002:	4a6a      	ldr	r2, [pc, #424]	; (80081ac <I2C_ITError+0x25c>)
 8008004:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800a:	4618      	mov	r0, r3
 800800c:	f7fd ffe8 	bl	8005fe0 <HAL_DMA_Abort_IT>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	f000 8089 	beq.w	800812a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f022 0201 	bic.w	r2, r2, #1
 8008026:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800803a:	4610      	mov	r0, r2
 800803c:	4798      	blx	r3
 800803e:	e074      	b.n	800812a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008044:	4a59      	ldr	r2, [pc, #356]	; (80081ac <I2C_ITError+0x25c>)
 8008046:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804c:	4618      	mov	r0, r3
 800804e:	f7fd ffc7 	bl	8005fe0 <HAL_DMA_Abort_IT>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d068      	beq.n	800812a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008062:	2b40      	cmp	r3, #64	; 0x40
 8008064:	d10b      	bne.n	800807e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	691a      	ldr	r2, [r3, #16]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008070:	b2d2      	uxtb	r2, r2
 8008072:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 0201 	bic.w	r2, r2, #1
 800808c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2220      	movs	r2, #32
 8008092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80080a0:	4610      	mov	r0, r2
 80080a2:	4798      	blx	r3
 80080a4:	e041      	b.n	800812a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b60      	cmp	r3, #96	; 0x60
 80080b0:	d125      	bne.n	80080fe <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2220      	movs	r2, #32
 80080b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ca:	2b40      	cmp	r3, #64	; 0x40
 80080cc:	d10b      	bne.n	80080e6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	691a      	ldr	r2, [r3, #16]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d8:	b2d2      	uxtb	r2, r2
 80080da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e0:	1c5a      	adds	r2, r3, #1
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f022 0201 	bic.w	r2, r2, #1
 80080f4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f7fe ff7f 	bl	8006ffa <HAL_I2C_AbortCpltCallback>
 80080fc:	e015      	b.n	800812a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	695b      	ldr	r3, [r3, #20]
 8008104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008108:	2b40      	cmp	r3, #64	; 0x40
 800810a:	d10b      	bne.n	8008124 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	691a      	ldr	r2, [r3, #16]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008116:	b2d2      	uxtb	r2, r2
 8008118:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f7fe ff5e 	bl	8006fe6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800812e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10e      	bne.n	8008158 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008140:	2b00      	cmp	r3, #0
 8008142:	d109      	bne.n	8008158 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800814a:	2b00      	cmp	r3, #0
 800814c:	d104      	bne.n	8008158 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008154:	2b00      	cmp	r3, #0
 8008156:	d007      	beq.n	8008168 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008166:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800816e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008174:	f003 0304 	and.w	r3, r3, #4
 8008178:	2b04      	cmp	r3, #4
 800817a:	d113      	bne.n	80081a4 <I2C_ITError+0x254>
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	2b28      	cmp	r3, #40	; 0x28
 8008180:	d110      	bne.n	80081a4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a0a      	ldr	r2, [pc, #40]	; (80081b0 <I2C_ITError+0x260>)
 8008186:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2220      	movs	r2, #32
 8008192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7fe ff03 	bl	8006faa <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80081a4:	bf00      	nop
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	08008489 	.word	0x08008489
 80081b0:	ffff0000 	.word	0xffff0000

080081b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b088      	sub	sp, #32
 80081b8:	af02      	add	r7, sp, #8
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	607a      	str	r2, [r7, #4]
 80081be:	603b      	str	r3, [r7, #0]
 80081c0:	460b      	mov	r3, r1
 80081c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d006      	beq.n	80081de <I2C_MasterRequestWrite+0x2a>
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d003      	beq.n	80081de <I2C_MasterRequestWrite+0x2a>
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80081dc:	d108      	bne.n	80081f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081ec:	601a      	str	r2, [r3, #0]
 80081ee:	e00b      	b.n	8008208 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f4:	2b12      	cmp	r3, #18
 80081f6:	d107      	bne.n	8008208 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008206:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	9300      	str	r3, [sp, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 f9df 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00d      	beq.n	800823c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800822a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800822e:	d103      	bne.n	8008238 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008236:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e035      	b.n	80082a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008244:	d108      	bne.n	8008258 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008246:	897b      	ldrh	r3, [r7, #10]
 8008248:	b2db      	uxtb	r3, r3
 800824a:	461a      	mov	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008254:	611a      	str	r2, [r3, #16]
 8008256:	e01b      	b.n	8008290 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008258:	897b      	ldrh	r3, [r7, #10]
 800825a:	11db      	asrs	r3, r3, #7
 800825c:	b2db      	uxtb	r3, r3
 800825e:	f003 0306 	and.w	r3, r3, #6
 8008262:	b2db      	uxtb	r3, r3
 8008264:	f063 030f 	orn	r3, r3, #15
 8008268:	b2da      	uxtb	r2, r3
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	490e      	ldr	r1, [pc, #56]	; (80082b0 <I2C_MasterRequestWrite+0xfc>)
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f000 fa05 	bl	8008686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e010      	b.n	80082a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008286:	897b      	ldrh	r3, [r7, #10]
 8008288:	b2da      	uxtb	r2, r3
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	4907      	ldr	r1, [pc, #28]	; (80082b4 <I2C_MasterRequestWrite+0x100>)
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f000 f9f5 	bl	8008686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800829c:	4603      	mov	r3, r0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e000      	b.n	80082a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	00010008 	.word	0x00010008
 80082b4:	00010002 	.word	0x00010002

080082b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b088      	sub	sp, #32
 80082bc:	af02      	add	r7, sp, #8
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	4608      	mov	r0, r1
 80082c2:	4611      	mov	r1, r2
 80082c4:	461a      	mov	r2, r3
 80082c6:	4603      	mov	r3, r0
 80082c8:	817b      	strh	r3, [r7, #10]
 80082ca:	460b      	mov	r3, r1
 80082cc:	813b      	strh	r3, [r7, #8]
 80082ce:	4613      	mov	r3, r2
 80082d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	6a3b      	ldr	r3, [r7, #32]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80082fe:	68f8      	ldr	r0, [r7, #12]
 8008300:	f000 f96a 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00d      	beq.n	8008326 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008318:	d103      	bne.n	8008322 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008320:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e0aa      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008326:	897b      	ldrh	r3, [r7, #10]
 8008328:	b2db      	uxtb	r3, r3
 800832a:	461a      	mov	r2, r3
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008334:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008338:	6a3a      	ldr	r2, [r7, #32]
 800833a:	4952      	ldr	r1, [pc, #328]	; (8008484 <I2C_RequestMemoryRead+0x1cc>)
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 f9a2 	bl	8008686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d001      	beq.n	800834c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e097      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800834c:	2300      	movs	r3, #0
 800834e:	617b      	str	r3, [r7, #20]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	695b      	ldr	r3, [r3, #20]
 8008356:	617b      	str	r3, [r7, #20]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	617b      	str	r3, [r7, #20]
 8008360:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008364:	6a39      	ldr	r1, [r7, #32]
 8008366:	68f8      	ldr	r0, [r7, #12]
 8008368:	f000 fa0c 	bl	8008784 <I2C_WaitOnTXEFlagUntilTimeout>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00d      	beq.n	800838e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008376:	2b04      	cmp	r3, #4
 8008378:	d107      	bne.n	800838a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008388:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e076      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800838e:	88fb      	ldrh	r3, [r7, #6]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d105      	bne.n	80083a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008394:	893b      	ldrh	r3, [r7, #8]
 8008396:	b2da      	uxtb	r2, r3
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	611a      	str	r2, [r3, #16]
 800839e:	e021      	b.n	80083e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80083a0:	893b      	ldrh	r3, [r7, #8]
 80083a2:	0a1b      	lsrs	r3, r3, #8
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	b2da      	uxtb	r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083b0:	6a39      	ldr	r1, [r7, #32]
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f000 f9e6 	bl	8008784 <I2C_WaitOnTXEFlagUntilTimeout>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00d      	beq.n	80083da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d107      	bne.n	80083d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e050      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083da:	893b      	ldrh	r3, [r7, #8]
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083e6:	6a39      	ldr	r1, [r7, #32]
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f000 f9cb 	bl	8008784 <I2C_WaitOnTXEFlagUntilTimeout>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00d      	beq.n	8008410 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d107      	bne.n	800840c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800840a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e035      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800841e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	6a3b      	ldr	r3, [r7, #32]
 8008426:	2200      	movs	r2, #0
 8008428:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 f8d3 	bl	80085d8 <I2C_WaitOnFlagUntilTimeout>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d00d      	beq.n	8008454 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008442:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008446:	d103      	bne.n	8008450 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800844e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008450:	2303      	movs	r3, #3
 8008452:	e013      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008454:	897b      	ldrh	r3, [r7, #10]
 8008456:	b2db      	uxtb	r3, r3
 8008458:	f043 0301 	orr.w	r3, r3, #1
 800845c:	b2da      	uxtb	r2, r3
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008466:	6a3a      	ldr	r2, [r7, #32]
 8008468:	4906      	ldr	r1, [pc, #24]	; (8008484 <I2C_RequestMemoryRead+0x1cc>)
 800846a:	68f8      	ldr	r0, [r7, #12]
 800846c:	f000 f90b 	bl	8008686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e000      	b.n	800847c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	00010002 	.word	0x00010002

08008488 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008490:	2300      	movs	r3, #0
 8008492:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008498:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084a0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80084a2:	4b4b      	ldr	r3, [pc, #300]	; (80085d0 <I2C_DMAAbort+0x148>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	08db      	lsrs	r3, r3, #3
 80084a8:	4a4a      	ldr	r2, [pc, #296]	; (80085d4 <I2C_DMAAbort+0x14c>)
 80084aa:	fba2 2303 	umull	r2, r3, r2, r3
 80084ae:	0a1a      	lsrs	r2, r3, #8
 80084b0:	4613      	mov	r3, r2
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	4413      	add	r3, r2
 80084b6:	00da      	lsls	r2, r3, #3
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d106      	bne.n	80084d0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c6:	f043 0220 	orr.w	r2, r3, #32
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80084ce:	e00a      	b.n	80084e6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3b01      	subs	r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084e4:	d0ea      	beq.n	80084bc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084f2:	2200      	movs	r2, #0
 80084f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008502:	2200      	movs	r2, #0
 8008504:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008514:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	2200      	movs	r2, #0
 800851a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008520:	2b00      	cmp	r3, #0
 8008522:	d003      	beq.n	800852c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008528:	2200      	movs	r2, #0
 800852a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008530:	2b00      	cmp	r3, #0
 8008532:	d003      	beq.n	800853c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008538:	2200      	movs	r2, #0
 800853a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f022 0201 	bic.w	r2, r2, #1
 800854a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008552:	b2db      	uxtb	r3, r3
 8008554:	2b60      	cmp	r3, #96	; 0x60
 8008556:	d10e      	bne.n	8008576 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2220      	movs	r2, #32
 800855c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	2200      	movs	r2, #0
 800856c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800856e:	6978      	ldr	r0, [r7, #20]
 8008570:	f7fe fd43 	bl	8006ffa <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008574:	e027      	b.n	80085c6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008576:	7cfb      	ldrb	r3, [r7, #19]
 8008578:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800857c:	2b28      	cmp	r3, #40	; 0x28
 800857e:	d117      	bne.n	80085b0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f042 0201 	orr.w	r2, r2, #1
 800858e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800859e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	2200      	movs	r2, #0
 80085a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2228      	movs	r2, #40	; 0x28
 80085aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80085ae:	e007      	b.n	80085c0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	2220      	movs	r2, #32
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80085c0:	6978      	ldr	r0, [r7, #20]
 80085c2:	f7fe fd10 	bl	8006fe6 <HAL_I2C_ErrorCallback>
}
 80085c6:	bf00      	nop
 80085c8:	3718      	adds	r7, #24
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	20000008 	.word	0x20000008
 80085d4:	14f8b589 	.word	0x14f8b589

080085d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	603b      	str	r3, [r7, #0]
 80085e4:	4613      	mov	r3, r2
 80085e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085e8:	e025      	b.n	8008636 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085f0:	d021      	beq.n	8008636 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085f2:	f7fc fd89 	bl	8005108 <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d302      	bcc.n	8008608 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d116      	bne.n	8008636 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2220      	movs	r2, #32
 8008612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008622:	f043 0220 	orr.w	r2, r3, #32
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e023      	b.n	800867e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	0c1b      	lsrs	r3, r3, #16
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b01      	cmp	r3, #1
 800863e:	d10d      	bne.n	800865c <I2C_WaitOnFlagUntilTimeout+0x84>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	43da      	mvns	r2, r3
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	4013      	ands	r3, r2
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	bf0c      	ite	eq
 8008652:	2301      	moveq	r3, #1
 8008654:	2300      	movne	r3, #0
 8008656:	b2db      	uxtb	r3, r3
 8008658:	461a      	mov	r2, r3
 800865a:	e00c      	b.n	8008676 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	43da      	mvns	r2, r3
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	4013      	ands	r3, r2
 8008668:	b29b      	uxth	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	bf0c      	ite	eq
 800866e:	2301      	moveq	r3, #1
 8008670:	2300      	movne	r3, #0
 8008672:	b2db      	uxtb	r3, r3
 8008674:	461a      	mov	r2, r3
 8008676:	79fb      	ldrb	r3, [r7, #7]
 8008678:	429a      	cmp	r2, r3
 800867a:	d0b6      	beq.n	80085ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b084      	sub	sp, #16
 800868a:	af00      	add	r7, sp, #0
 800868c:	60f8      	str	r0, [r7, #12]
 800868e:	60b9      	str	r1, [r7, #8]
 8008690:	607a      	str	r2, [r7, #4]
 8008692:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008694:	e051      	b.n	800873a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086a4:	d123      	bne.n	80086ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80086be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2220      	movs	r2, #32
 80086ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086da:	f043 0204 	orr.w	r2, r3, #4
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e046      	b.n	800877c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086f4:	d021      	beq.n	800873a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086f6:	f7fc fd07 	bl	8005108 <HAL_GetTick>
 80086fa:	4602      	mov	r2, r0
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	1ad3      	subs	r3, r2, r3
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	429a      	cmp	r2, r3
 8008704:	d302      	bcc.n	800870c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d116      	bne.n	800873a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2200      	movs	r2, #0
 8008710:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2220      	movs	r2, #32
 8008716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008726:	f043 0220 	orr.w	r2, r3, #32
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e020      	b.n	800877c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	0c1b      	lsrs	r3, r3, #16
 800873e:	b2db      	uxtb	r3, r3
 8008740:	2b01      	cmp	r3, #1
 8008742:	d10c      	bne.n	800875e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	695b      	ldr	r3, [r3, #20]
 800874a:	43da      	mvns	r2, r3
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	4013      	ands	r3, r2
 8008750:	b29b      	uxth	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	bf14      	ite	ne
 8008756:	2301      	movne	r3, #1
 8008758:	2300      	moveq	r3, #0
 800875a:	b2db      	uxtb	r3, r3
 800875c:	e00b      	b.n	8008776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	43da      	mvns	r2, r3
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	4013      	ands	r3, r2
 800876a:	b29b      	uxth	r3, r3
 800876c:	2b00      	cmp	r3, #0
 800876e:	bf14      	ite	ne
 8008770:	2301      	movne	r3, #1
 8008772:	2300      	moveq	r3, #0
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d18d      	bne.n	8008696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008790:	e02d      	b.n	80087ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f000 f900 	bl	8008998 <I2C_IsAcknowledgeFailed>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d001      	beq.n	80087a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e02d      	b.n	80087fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087a8:	d021      	beq.n	80087ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087aa:	f7fc fcad 	bl	8005108 <HAL_GetTick>
 80087ae:	4602      	mov	r2, r0
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d302      	bcc.n	80087c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d116      	bne.n	80087ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2200      	movs	r2, #0
 80087c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087da:	f043 0220 	orr.w	r2, r3, #32
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e007      	b.n	80087fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087f8:	2b80      	cmp	r3, #128	; 0x80
 80087fa:	d1ca      	bne.n	8008792 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	60f8      	str	r0, [r7, #12]
 800880e:	60b9      	str	r1, [r7, #8]
 8008810:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008812:	e02d      	b.n	8008870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f000 f8bf 	bl	8008998 <I2C_IsAcknowledgeFailed>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d001      	beq.n	8008824 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	e02d      	b.n	8008880 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800882a:	d021      	beq.n	8008870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800882c:	f7fc fc6c 	bl	8005108 <HAL_GetTick>
 8008830:	4602      	mov	r2, r0
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	1ad3      	subs	r3, r2, r3
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	429a      	cmp	r2, r3
 800883a:	d302      	bcc.n	8008842 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d116      	bne.n	8008870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2220      	movs	r2, #32
 800884c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2200      	movs	r2, #0
 8008854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885c:	f043 0220 	orr.w	r2, r3, #32
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2200      	movs	r2, #0
 8008868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	e007      	b.n	8008880 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	695b      	ldr	r3, [r3, #20]
 8008876:	f003 0304 	and.w	r3, r3, #4
 800887a:	2b04      	cmp	r3, #4
 800887c:	d1ca      	bne.n	8008814 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008890:	2300      	movs	r3, #0
 8008892:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008894:	4b13      	ldr	r3, [pc, #76]	; (80088e4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	08db      	lsrs	r3, r3, #3
 800889a:	4a13      	ldr	r2, [pc, #76]	; (80088e8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800889c:	fba2 2303 	umull	r2, r3, r2, r3
 80088a0:	0a1a      	lsrs	r2, r3, #8
 80088a2:	4613      	mov	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4413      	add	r3, r2
 80088a8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3b01      	subs	r3, #1
 80088ae:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d107      	bne.n	80088c6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ba:	f043 0220 	orr.w	r2, r3, #32
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e008      	b.n	80088d8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088d4:	d0e9      	beq.n	80088aa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3714      	adds	r7, #20
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr
 80088e4:	20000008 	.word	0x20000008
 80088e8:	14f8b589 	.word	0x14f8b589

080088ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80088f8:	e042      	b.n	8008980 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	695b      	ldr	r3, [r3, #20]
 8008900:	f003 0310 	and.w	r3, r3, #16
 8008904:	2b10      	cmp	r3, #16
 8008906:	d119      	bne.n	800893c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f06f 0210 	mvn.w	r2, #16
 8008910:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2220      	movs	r2, #32
 800891c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2200      	movs	r2, #0
 8008924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e029      	b.n	8008990 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800893c:	f7fc fbe4 	bl	8005108 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	429a      	cmp	r2, r3
 800894a:	d302      	bcc.n	8008952 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d116      	bne.n	8008980 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2200      	movs	r2, #0
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2220      	movs	r2, #32
 800895c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896c:	f043 0220 	orr.w	r2, r3, #32
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	e007      	b.n	8008990 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800898a:	2b40      	cmp	r3, #64	; 0x40
 800898c:	d1b5      	bne.n	80088fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	3710      	adds	r7, #16
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	695b      	ldr	r3, [r3, #20]
 80089a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089ae:	d11b      	bne.n	80089e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80089b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2220      	movs	r2, #32
 80089c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d4:	f043 0204 	orr.w	r2, r3, #4
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e000      	b.n	80089ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a02:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008a06:	d103      	bne.n	8008a10 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008a0e:	e007      	b.n	8008a20 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a14:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008a18:	d102      	bne.n	8008a20 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2208      	movs	r2, #8
 8008a1e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a2e:	b08f      	sub	sp, #60	; 0x3c
 8008a30:	af0a      	add	r7, sp, #40	; 0x28
 8008a32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e10f      	b.n	8008c5e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d106      	bne.n	8008a5e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f006 fbab 	bl	800f1b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2203      	movs	r2, #3
 8008a62:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d102      	bne.n	8008a78 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f002 f92c 	bl	800acda <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	603b      	str	r3, [r7, #0]
 8008a88:	687e      	ldr	r6, [r7, #4]
 8008a8a:	466d      	mov	r5, sp
 8008a8c:	f106 0410 	add.w	r4, r6, #16
 8008a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a98:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008a9c:	e885 0003 	stmia.w	r5, {r0, r1}
 8008aa0:	1d33      	adds	r3, r6, #4
 8008aa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008aa4:	6838      	ldr	r0, [r7, #0]
 8008aa6:	f002 f803 	bl	800aab0 <USB_CoreInit>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d005      	beq.n	8008abc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e0d0      	b.n	8008c5e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2100      	movs	r1, #0
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f002 f91a 	bl	800acfc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ac8:	2300      	movs	r3, #0
 8008aca:	73fb      	strb	r3, [r7, #15]
 8008acc:	e04a      	b.n	8008b64 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008ace:	7bfa      	ldrb	r2, [r7, #15]
 8008ad0:	6879      	ldr	r1, [r7, #4]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	00db      	lsls	r3, r3, #3
 8008ad6:	1a9b      	subs	r3, r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	440b      	add	r3, r1
 8008adc:	333d      	adds	r3, #61	; 0x3d
 8008ade:	2201      	movs	r2, #1
 8008ae0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008ae2:	7bfa      	ldrb	r2, [r7, #15]
 8008ae4:	6879      	ldr	r1, [r7, #4]
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	00db      	lsls	r3, r3, #3
 8008aea:	1a9b      	subs	r3, r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	440b      	add	r3, r1
 8008af0:	333c      	adds	r3, #60	; 0x3c
 8008af2:	7bfa      	ldrb	r2, [r7, #15]
 8008af4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008af6:	7bfa      	ldrb	r2, [r7, #15]
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	b298      	uxth	r0, r3
 8008afc:	6879      	ldr	r1, [r7, #4]
 8008afe:	4613      	mov	r3, r2
 8008b00:	00db      	lsls	r3, r3, #3
 8008b02:	1a9b      	subs	r3, r3, r2
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	440b      	add	r3, r1
 8008b08:	3342      	adds	r3, #66	; 0x42
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008b0e:	7bfa      	ldrb	r2, [r7, #15]
 8008b10:	6879      	ldr	r1, [r7, #4]
 8008b12:	4613      	mov	r3, r2
 8008b14:	00db      	lsls	r3, r3, #3
 8008b16:	1a9b      	subs	r3, r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	440b      	add	r3, r1
 8008b1c:	333f      	adds	r3, #63	; 0x3f
 8008b1e:	2200      	movs	r2, #0
 8008b20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008b22:	7bfa      	ldrb	r2, [r7, #15]
 8008b24:	6879      	ldr	r1, [r7, #4]
 8008b26:	4613      	mov	r3, r2
 8008b28:	00db      	lsls	r3, r3, #3
 8008b2a:	1a9b      	subs	r3, r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	440b      	add	r3, r1
 8008b30:	3344      	adds	r3, #68	; 0x44
 8008b32:	2200      	movs	r2, #0
 8008b34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008b36:	7bfa      	ldrb	r2, [r7, #15]
 8008b38:	6879      	ldr	r1, [r7, #4]
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	00db      	lsls	r3, r3, #3
 8008b3e:	1a9b      	subs	r3, r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	440b      	add	r3, r1
 8008b44:	3348      	adds	r3, #72	; 0x48
 8008b46:	2200      	movs	r2, #0
 8008b48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008b4a:	7bfa      	ldrb	r2, [r7, #15]
 8008b4c:	6879      	ldr	r1, [r7, #4]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	1a9b      	subs	r3, r3, r2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	440b      	add	r3, r1
 8008b58:	3350      	adds	r3, #80	; 0x50
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b5e:	7bfb      	ldrb	r3, [r7, #15]
 8008b60:	3301      	adds	r3, #1
 8008b62:	73fb      	strb	r3, [r7, #15]
 8008b64:	7bfa      	ldrb	r2, [r7, #15]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d3af      	bcc.n	8008ace <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b6e:	2300      	movs	r3, #0
 8008b70:	73fb      	strb	r3, [r7, #15]
 8008b72:	e044      	b.n	8008bfe <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008b74:	7bfa      	ldrb	r2, [r7, #15]
 8008b76:	6879      	ldr	r1, [r7, #4]
 8008b78:	4613      	mov	r3, r2
 8008b7a:	00db      	lsls	r3, r3, #3
 8008b7c:	1a9b      	subs	r3, r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	440b      	add	r3, r1
 8008b82:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008b86:	2200      	movs	r2, #0
 8008b88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008b8a:	7bfa      	ldrb	r2, [r7, #15]
 8008b8c:	6879      	ldr	r1, [r7, #4]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	00db      	lsls	r3, r3, #3
 8008b92:	1a9b      	subs	r3, r3, r2
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	440b      	add	r3, r1
 8008b98:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008b9c:	7bfa      	ldrb	r2, [r7, #15]
 8008b9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008ba0:	7bfa      	ldrb	r2, [r7, #15]
 8008ba2:	6879      	ldr	r1, [r7, #4]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	00db      	lsls	r3, r3, #3
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	440b      	add	r3, r1
 8008bae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008bb6:	7bfa      	ldrb	r2, [r7, #15]
 8008bb8:	6879      	ldr	r1, [r7, #4]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	00db      	lsls	r3, r3, #3
 8008bbe:	1a9b      	subs	r3, r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008bc8:	2200      	movs	r2, #0
 8008bca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008bcc:	7bfa      	ldrb	r2, [r7, #15]
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	00db      	lsls	r3, r3, #3
 8008bd4:	1a9b      	subs	r3, r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	440b      	add	r3, r1
 8008bda:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008bde:	2200      	movs	r2, #0
 8008be0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008be2:	7bfa      	ldrb	r2, [r7, #15]
 8008be4:	6879      	ldr	r1, [r7, #4]
 8008be6:	4613      	mov	r3, r2
 8008be8:	00db      	lsls	r3, r3, #3
 8008bea:	1a9b      	subs	r3, r3, r2
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	440b      	add	r3, r1
 8008bf0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	73fb      	strb	r3, [r7, #15]
 8008bfe:	7bfa      	ldrb	r2, [r7, #15]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d3b5      	bcc.n	8008b74 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	603b      	str	r3, [r7, #0]
 8008c0e:	687e      	ldr	r6, [r7, #4]
 8008c10:	466d      	mov	r5, sp
 8008c12:	f106 0410 	add.w	r4, r6, #16
 8008c16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c1e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008c22:	e885 0003 	stmia.w	r5, {r0, r1}
 8008c26:	1d33      	adds	r3, r6, #4
 8008c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c2a:	6838      	ldr	r0, [r7, #0]
 8008c2c:	f002 f890 	bl	800ad50 <USB_DevInit>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d005      	beq.n	8008c42 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2202      	movs	r2, #2
 8008c3a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e00d      	b.n	8008c5e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4618      	mov	r0, r3
 8008c58:	f003 f8d8 	bl	800be0c <USB_DevDisconnect>

  return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008c66 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b084      	sub	sp, #16
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d101      	bne.n	8008c82 <HAL_PCD_Start+0x1c>
 8008c7e:	2302      	movs	r3, #2
 8008c80:	e020      	b.n	8008cc4 <HAL_PCD_Start+0x5e>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d109      	bne.n	8008ca6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d005      	beq.n	8008ca6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c9e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f002 f804 	bl	800acb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f003 f888 	bl	800bdca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008ccc:	b590      	push	{r4, r7, lr}
 8008cce:	b08d      	sub	sp, #52	; 0x34
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f003 f946 	bl	800bf74 <USB_GetMode>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f040 839d 	bne.w	800942a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f003 f8aa 	bl	800be4e <USB_ReadInterrupts>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 8393 	beq.w	8009428 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4618      	mov	r0, r3
 8008d08:	f003 f8a1 	bl	800be4e <USB_ReadInterrupts>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d107      	bne.n	8008d26 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	695a      	ldr	r2, [r3, #20]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f002 0202 	and.w	r2, r2, #2
 8008d24:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f003 f88f 	bl	800be4e <USB_ReadInterrupts>
 8008d30:	4603      	mov	r3, r0
 8008d32:	f003 0310 	and.w	r3, r3, #16
 8008d36:	2b10      	cmp	r3, #16
 8008d38:	d161      	bne.n	8008dfe <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	699a      	ldr	r2, [r3, #24]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f022 0210 	bic.w	r2, r2, #16
 8008d48:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	f003 020f 	and.w	r2, r3, #15
 8008d56:	4613      	mov	r3, r2
 8008d58:	00db      	lsls	r3, r3, #3
 8008d5a:	1a9b      	subs	r3, r3, r2
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	4413      	add	r3, r2
 8008d66:	3304      	adds	r3, #4
 8008d68:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	0c5b      	lsrs	r3, r3, #17
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d124      	bne.n	8008dc0 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d035      	beq.n	8008dee <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	091b      	lsrs	r3, r3, #4
 8008d8a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008d8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	461a      	mov	r2, r3
 8008d94:	6a38      	ldr	r0, [r7, #32]
 8008d96:	f002 fef5 	bl	800bb84 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	68da      	ldr	r2, [r3, #12]
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	091b      	lsrs	r3, r3, #4
 8008da2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008da6:	441a      	add	r2, r3
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	699a      	ldr	r2, [r3, #24]
 8008db0:	69bb      	ldr	r3, [r7, #24]
 8008db2:	091b      	lsrs	r3, r3, #4
 8008db4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008db8:	441a      	add	r2, r3
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	619a      	str	r2, [r3, #24]
 8008dbe:	e016      	b.n	8008dee <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	0c5b      	lsrs	r3, r3, #17
 8008dc4:	f003 030f 	and.w	r3, r3, #15
 8008dc8:	2b06      	cmp	r3, #6
 8008dca:	d110      	bne.n	8008dee <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008dd2:	2208      	movs	r2, #8
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	6a38      	ldr	r0, [r7, #32]
 8008dd8:	f002 fed4 	bl	800bb84 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	699a      	ldr	r2, [r3, #24]
 8008de0:	69bb      	ldr	r3, [r7, #24]
 8008de2:	091b      	lsrs	r3, r3, #4
 8008de4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008de8:	441a      	add	r2, r3
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	699a      	ldr	r2, [r3, #24]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f042 0210 	orr.w	r2, r2, #16
 8008dfc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4618      	mov	r0, r3
 8008e04:	f003 f823 	bl	800be4e <USB_ReadInterrupts>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008e12:	d16e      	bne.n	8008ef2 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008e14:	2300      	movs	r3, #0
 8008e16:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f003 f829 	bl	800be74 <USB_ReadDevAllOutEpInterrupt>
 8008e22:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008e24:	e062      	b.n	8008eec <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e28:	f003 0301 	and.w	r3, r3, #1
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d057      	beq.n	8008ee0 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e36:	b2d2      	uxtb	r2, r2
 8008e38:	4611      	mov	r1, r2
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f003 f84e 	bl	800bedc <USB_ReadDevOutEPInterrupt>
 8008e40:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	f003 0301 	and.w	r3, r3, #1
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00c      	beq.n	8008e66 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e58:	461a      	mov	r2, r3
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008e5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fdb1 	bl	80099c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	f003 0308 	and.w	r3, r3, #8
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00c      	beq.n	8008e8a <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e72:	015a      	lsls	r2, r3, #5
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	4413      	add	r3, r2
 8008e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	2308      	movs	r3, #8
 8008e80:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008e82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 feab 	bl	8009be0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	f003 0310 	and.w	r3, r3, #16
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d008      	beq.n	8008ea6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	2310      	movs	r3, #16
 8008ea4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	f003 0320 	and.w	r3, r3, #32
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d008      	beq.n	8008ec2 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb2:	015a      	lsls	r2, r3, #5
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	2320      	movs	r3, #32
 8008ec0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d009      	beq.n	8008ee0 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ece:	015a      	lsls	r2, r3, #5
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ed8:	461a      	mov	r2, r3
 8008eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ede:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee8:	085b      	lsrs	r3, r3, #1
 8008eea:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d199      	bne.n	8008e26 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f002 ffa9 	bl	800be4e <USB_ReadInterrupts>
 8008efc:	4603      	mov	r3, r0
 8008efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008f06:	f040 80c0 	bne.w	800908a <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f002 ffca 	bl	800bea8 <USB_ReadDevAllInEpInterrupt>
 8008f14:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008f16:	2300      	movs	r3, #0
 8008f18:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008f1a:	e0b2      	b.n	8009082 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f000 80a7 	beq.w	8009076 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f2e:	b2d2      	uxtb	r2, r2
 8008f30:	4611      	mov	r1, r2
 8008f32:	4618      	mov	r0, r3
 8008f34:	f002 fff0 	bl	800bf18 <USB_ReadDevInEPInterrupt>
 8008f38:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	f003 0301 	and.w	r3, r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d057      	beq.n	8008ff4 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f46:	f003 030f 	and.w	r3, r3, #15
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f50:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	43db      	mvns	r3, r3
 8008f5e:	69f9      	ldr	r1, [r7, #28]
 8008f60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f64:	4013      	ands	r3, r2
 8008f66:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6a:	015a      	lsls	r2, r3, #5
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	4413      	add	r3, r2
 8008f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f74:	461a      	mov	r2, r3
 8008f76:	2301      	movs	r3, #1
 8008f78:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d132      	bne.n	8008fe8 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008f82:	6879      	ldr	r1, [r7, #4]
 8008f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f86:	4613      	mov	r3, r2
 8008f88:	00db      	lsls	r3, r3, #3
 8008f8a:	1a9b      	subs	r3, r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	440b      	add	r3, r1
 8008f90:	3348      	adds	r3, #72	; 0x48
 8008f92:	6819      	ldr	r1, [r3, #0]
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f98:	4613      	mov	r3, r2
 8008f9a:	00db      	lsls	r3, r3, #3
 8008f9c:	1a9b      	subs	r3, r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	4403      	add	r3, r0
 8008fa2:	3344      	adds	r3, #68	; 0x44
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4419      	add	r1, r3
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fac:	4613      	mov	r3, r2
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	4403      	add	r3, r0
 8008fb6:	3348      	adds	r3, #72	; 0x48
 8008fb8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d113      	bne.n	8008fe8 <HAL_PCD_IRQHandler+0x31c>
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	00db      	lsls	r3, r3, #3
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	440b      	add	r3, r1
 8008fce:	3350      	adds	r3, #80	; 0x50
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d108      	bne.n	8008fe8 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	f002 fff8 	bl	800bfd8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	4619      	mov	r1, r3
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f006 f961 	bl	800f2b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	f003 0308 	and.w	r3, r3, #8
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d008      	beq.n	8009010 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009000:	015a      	lsls	r2, r3, #5
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	4413      	add	r3, r2
 8009006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800900a:	461a      	mov	r2, r3
 800900c:	2308      	movs	r3, #8
 800900e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	f003 0310 	and.w	r3, r3, #16
 8009016:	2b00      	cmp	r3, #0
 8009018:	d008      	beq.n	800902c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800901a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901c:	015a      	lsls	r2, r3, #5
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	4413      	add	r3, r2
 8009022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009026:	461a      	mov	r2, r3
 8009028:	2310      	movs	r3, #16
 800902a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009032:	2b00      	cmp	r3, #0
 8009034:	d008      	beq.n	8009048 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009038:	015a      	lsls	r2, r3, #5
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	4413      	add	r3, r2
 800903e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009042:	461a      	mov	r2, r3
 8009044:	2340      	movs	r3, #64	; 0x40
 8009046:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f003 0302 	and.w	r3, r3, #2
 800904e:	2b00      	cmp	r3, #0
 8009050:	d008      	beq.n	8009064 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009054:	015a      	lsls	r2, r3, #5
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	4413      	add	r3, r2
 800905a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800905e:	461a      	mov	r2, r3
 8009060:	2302      	movs	r3, #2
 8009062:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800906a:	2b00      	cmp	r3, #0
 800906c:	d003      	beq.n	8009076 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800906e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fc1b 	bl	80098ac <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009078:	3301      	adds	r3, #1
 800907a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800907c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800907e:	085b      	lsrs	r3, r3, #1
 8009080:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009084:	2b00      	cmp	r3, #0
 8009086:	f47f af49 	bne.w	8008f1c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4618      	mov	r0, r3
 8009090:	f002 fedd 	bl	800be4e <USB_ReadInterrupts>
 8009094:	4603      	mov	r3, r0
 8009096:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800909a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800909e:	d122      	bne.n	80090e6 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	69fa      	ldr	r2, [r7, #28]
 80090aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090ae:	f023 0301 	bic.w	r3, r3, #1
 80090b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d108      	bne.n	80090d0 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80090c6:	2100      	movs	r1, #0
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fe27 	bl	8009d1c <HAL_PCDEx_LPM_Callback>
 80090ce:	e002      	b.n	80090d6 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f006 f967 	bl	800f3a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	695a      	ldr	r2, [r3, #20]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80090e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f002 feaf 	bl	800be4e <USB_ReadInterrupts>
 80090f0:	4603      	mov	r3, r0
 80090f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090fa:	d112      	bne.n	8009122 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f003 0301 	and.w	r3, r3, #1
 8009108:	2b01      	cmp	r3, #1
 800910a:	d102      	bne.n	8009112 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f006 f923 	bl	800f358 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	695a      	ldr	r2, [r3, #20]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009120:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4618      	mov	r0, r3
 8009128:	f002 fe91 	bl	800be4e <USB_ReadInterrupts>
 800912c:	4603      	mov	r3, r0
 800912e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009136:	f040 80c7 	bne.w	80092c8 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	69fa      	ldr	r2, [r7, #28]
 8009144:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009148:	f023 0301 	bic.w	r3, r3, #1
 800914c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2110      	movs	r1, #16
 8009154:	4618      	mov	r0, r3
 8009156:	f001 ff5f 	bl	800b018 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800915a:	2300      	movs	r3, #0
 800915c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800915e:	e056      	b.n	800920e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	4413      	add	r3, r2
 8009168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800916c:	461a      	mov	r2, r3
 800916e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009172:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009184:	0151      	lsls	r1, r2, #5
 8009186:	69fa      	ldr	r2, [r7, #28]
 8009188:	440a      	add	r2, r1
 800918a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800918e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009192:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009196:	015a      	lsls	r2, r3, #5
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	4413      	add	r3, r2
 800919c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091a4:	0151      	lsls	r1, r2, #5
 80091a6:	69fa      	ldr	r2, [r7, #28]
 80091a8:	440a      	add	r2, r1
 80091aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80091b2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80091b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091c0:	461a      	mov	r2, r3
 80091c2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091c6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ca:	015a      	lsls	r2, r3, #5
 80091cc:	69fb      	ldr	r3, [r7, #28]
 80091ce:	4413      	add	r3, r2
 80091d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091d8:	0151      	lsls	r1, r2, #5
 80091da:	69fa      	ldr	r2, [r7, #28]
 80091dc:	440a      	add	r2, r1
 80091de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ea:	015a      	lsls	r2, r3, #5
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	4413      	add	r3, r2
 80091f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091f8:	0151      	lsls	r1, r2, #5
 80091fa:	69fa      	ldr	r2, [r7, #28]
 80091fc:	440a      	add	r2, r1
 80091fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009202:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009206:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800920a:	3301      	adds	r3, #1
 800920c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009214:	429a      	cmp	r2, r3
 8009216:	d3a3      	bcc.n	8009160 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009218:	69fb      	ldr	r3, [r7, #28]
 800921a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	69fa      	ldr	r2, [r7, #28]
 8009222:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009226:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800922a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009230:	2b00      	cmp	r3, #0
 8009232:	d016      	beq.n	8009262 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800923a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009244:	f043 030b 	orr.w	r3, r3, #11
 8009248:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009254:	69fa      	ldr	r2, [r7, #28]
 8009256:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800925a:	f043 030b 	orr.w	r3, r3, #11
 800925e:	6453      	str	r3, [r2, #68]	; 0x44
 8009260:	e015      	b.n	800928e <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	69fa      	ldr	r2, [r7, #28]
 800926c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009270:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009274:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009278:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	69fa      	ldr	r2, [r7, #28]
 8009284:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009288:	f043 030b 	orr.w	r3, r3, #11
 800928c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	69fa      	ldr	r2, [r7, #28]
 8009298:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800929c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80092a0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80092b2:	461a      	mov	r2, r3
 80092b4:	f002 fe90 	bl	800bfd8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	695a      	ldr	r2, [r3, #20]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80092c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4618      	mov	r0, r3
 80092ce:	f002 fdbe 	bl	800be4e <USB_ReadInterrupts>
 80092d2:	4603      	mov	r3, r0
 80092d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80092d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092dc:	d124      	bne.n	8009328 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f002 fe54 	bl	800bf90 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4618      	mov	r0, r3
 80092ee:	f001 fef4 	bl	800b0da <USB_GetDevSpeed>
 80092f2:	4603      	mov	r3, r0
 80092f4:	461a      	mov	r2, r3
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681c      	ldr	r4, [r3, #0]
 80092fe:	f001 f947 	bl	800a590 <HAL_RCC_GetHCLKFreq>
 8009302:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009308:	b2db      	uxtb	r3, r3
 800930a:	461a      	mov	r2, r3
 800930c:	4620      	mov	r0, r4
 800930e:	f001 fc31 	bl	800ab74 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f005 fff7 	bl	800f306 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	695a      	ldr	r2, [r3, #20]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009326:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4618      	mov	r0, r3
 800932e:	f002 fd8e 	bl	800be4e <USB_ReadInterrupts>
 8009332:	4603      	mov	r3, r0
 8009334:	f003 0308 	and.w	r3, r3, #8
 8009338:	2b08      	cmp	r3, #8
 800933a:	d10a      	bne.n	8009352 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f005 ffd4 	bl	800f2ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	695a      	ldr	r2, [r3, #20]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f002 0208 	and.w	r2, r2, #8
 8009350:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4618      	mov	r0, r3
 8009358:	f002 fd79 	bl	800be4e <USB_ReadInterrupts>
 800935c:	4603      	mov	r3, r0
 800935e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009362:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009366:	d10f      	bne.n	8009388 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009368:	2300      	movs	r3, #0
 800936a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800936c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936e:	b2db      	uxtb	r3, r3
 8009370:	4619      	mov	r1, r3
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f006 f836 	bl	800f3e4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	695a      	ldr	r2, [r3, #20]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009386:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4618      	mov	r0, r3
 800938e:	f002 fd5e 	bl	800be4e <USB_ReadInterrupts>
 8009392:	4603      	mov	r3, r0
 8009394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009398:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800939c:	d10f      	bne.n	80093be <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800939e:	2300      	movs	r3, #0
 80093a0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80093a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a4:	b2db      	uxtb	r3, r3
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f006 f809 	bl	800f3c0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	695a      	ldr	r2, [r3, #20]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80093bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4618      	mov	r0, r3
 80093c4:	f002 fd43 	bl	800be4e <USB_ReadInterrupts>
 80093c8:	4603      	mov	r3, r0
 80093ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80093ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d2:	d10a      	bne.n	80093ea <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f006 f817 	bl	800f408 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	695a      	ldr	r2, [r3, #20]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80093e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4618      	mov	r0, r3
 80093f0:	f002 fd2d 	bl	800be4e <USB_ReadInterrupts>
 80093f4:	4603      	mov	r3, r0
 80093f6:	f003 0304 	and.w	r3, r3, #4
 80093fa:	2b04      	cmp	r3, #4
 80093fc:	d115      	bne.n	800942a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	f003 0304 	and.w	r3, r3, #4
 800940c:	2b00      	cmp	r3, #0
 800940e:	d002      	beq.n	8009416 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f006 f807 	bl	800f424 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	6859      	ldr	r1, [r3, #4]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	69ba      	ldr	r2, [r7, #24]
 8009422:	430a      	orrs	r2, r1
 8009424:	605a      	str	r2, [r3, #4]
 8009426:	e000      	b.n	800942a <HAL_PCD_IRQHandler+0x75e>
      return;
 8009428:	bf00      	nop
    }
  }
}
 800942a:	3734      	adds	r7, #52	; 0x34
 800942c:	46bd      	mov	sp, r7
 800942e:	bd90      	pop	{r4, r7, pc}

08009430 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b082      	sub	sp, #8
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	460b      	mov	r3, r1
 800943a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009442:	2b01      	cmp	r3, #1
 8009444:	d101      	bne.n	800944a <HAL_PCD_SetAddress+0x1a>
 8009446:	2302      	movs	r3, #2
 8009448:	e013      	b.n	8009472 <HAL_PCD_SetAddress+0x42>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2201      	movs	r2, #1
 800944e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	78fa      	ldrb	r2, [r7, #3]
 8009456:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	78fa      	ldrb	r2, [r7, #3]
 8009460:	4611      	mov	r1, r2
 8009462:	4618      	mov	r0, r3
 8009464:	f002 fc8b 	bl	800bd7e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009470:	2300      	movs	r3, #0
}
 8009472:	4618      	mov	r0, r3
 8009474:	3708      	adds	r7, #8
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b084      	sub	sp, #16
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
 8009482:	4608      	mov	r0, r1
 8009484:	4611      	mov	r1, r2
 8009486:	461a      	mov	r2, r3
 8009488:	4603      	mov	r3, r0
 800948a:	70fb      	strb	r3, [r7, #3]
 800948c:	460b      	mov	r3, r1
 800948e:	803b      	strh	r3, [r7, #0]
 8009490:	4613      	mov	r3, r2
 8009492:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009494:	2300      	movs	r3, #0
 8009496:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800949c:	2b00      	cmp	r3, #0
 800949e:	da0f      	bge.n	80094c0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80094a0:	78fb      	ldrb	r3, [r7, #3]
 80094a2:	f003 020f 	and.w	r2, r3, #15
 80094a6:	4613      	mov	r3, r2
 80094a8:	00db      	lsls	r3, r3, #3
 80094aa:	1a9b      	subs	r3, r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	3338      	adds	r3, #56	; 0x38
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	4413      	add	r3, r2
 80094b4:	3304      	adds	r3, #4
 80094b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2201      	movs	r2, #1
 80094bc:	705a      	strb	r2, [r3, #1]
 80094be:	e00f      	b.n	80094e0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80094c0:	78fb      	ldrb	r3, [r7, #3]
 80094c2:	f003 020f 	and.w	r2, r3, #15
 80094c6:	4613      	mov	r3, r2
 80094c8:	00db      	lsls	r3, r3, #3
 80094ca:	1a9b      	subs	r3, r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	4413      	add	r3, r2
 80094d6:	3304      	adds	r3, #4
 80094d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80094e0:	78fb      	ldrb	r3, [r7, #3]
 80094e2:	f003 030f 	and.w	r3, r3, #15
 80094e6:	b2da      	uxtb	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80094ec:	883a      	ldrh	r2, [r7, #0]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	78ba      	ldrb	r2, [r7, #2]
 80094f6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	785b      	ldrb	r3, [r3, #1]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d004      	beq.n	800950a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	b29a      	uxth	r2, r3
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800950a:	78bb      	ldrb	r3, [r7, #2]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d102      	bne.n	8009516 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2200      	movs	r2, #0
 8009514:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800951c:	2b01      	cmp	r3, #1
 800951e:	d101      	bne.n	8009524 <HAL_PCD_EP_Open+0xaa>
 8009520:	2302      	movs	r3, #2
 8009522:	e00e      	b.n	8009542 <HAL_PCD_EP_Open+0xc8>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68f9      	ldr	r1, [r7, #12]
 8009532:	4618      	mov	r0, r3
 8009534:	f001 fdf6 	bl	800b124 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009540:	7afb      	ldrb	r3, [r7, #11]
}
 8009542:	4618      	mov	r0, r3
 8009544:	3710      	adds	r7, #16
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b084      	sub	sp, #16
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
 8009552:	460b      	mov	r3, r1
 8009554:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009556:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800955a:	2b00      	cmp	r3, #0
 800955c:	da0f      	bge.n	800957e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800955e:	78fb      	ldrb	r3, [r7, #3]
 8009560:	f003 020f 	and.w	r2, r3, #15
 8009564:	4613      	mov	r3, r2
 8009566:	00db      	lsls	r3, r3, #3
 8009568:	1a9b      	subs	r3, r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	3338      	adds	r3, #56	; 0x38
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	4413      	add	r3, r2
 8009572:	3304      	adds	r3, #4
 8009574:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2201      	movs	r2, #1
 800957a:	705a      	strb	r2, [r3, #1]
 800957c:	e00f      	b.n	800959e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800957e:	78fb      	ldrb	r3, [r7, #3]
 8009580:	f003 020f 	and.w	r2, r3, #15
 8009584:	4613      	mov	r3, r2
 8009586:	00db      	lsls	r3, r3, #3
 8009588:	1a9b      	subs	r3, r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	4413      	add	r3, r2
 8009594:	3304      	adds	r3, #4
 8009596:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	f003 030f 	and.w	r3, r3, #15
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d101      	bne.n	80095b8 <HAL_PCD_EP_Close+0x6e>
 80095b4:	2302      	movs	r3, #2
 80095b6:	e00e      	b.n	80095d6 <HAL_PCD_EP_Close+0x8c>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	68f9      	ldr	r1, [r7, #12]
 80095c6:	4618      	mov	r0, r3
 80095c8:	f001 fe34 	bl	800b234 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80095d4:	2300      	movs	r3, #0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b086      	sub	sp, #24
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	60f8      	str	r0, [r7, #12]
 80095e6:	607a      	str	r2, [r7, #4]
 80095e8:	603b      	str	r3, [r7, #0]
 80095ea:	460b      	mov	r3, r1
 80095ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095ee:	7afb      	ldrb	r3, [r7, #11]
 80095f0:	f003 020f 	and.w	r2, r3, #15
 80095f4:	4613      	mov	r3, r2
 80095f6:	00db      	lsls	r3, r3, #3
 80095f8:	1a9b      	subs	r3, r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	4413      	add	r3, r2
 8009604:	3304      	adds	r3, #4
 8009606:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	683a      	ldr	r2, [r7, #0]
 8009612:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	2200      	movs	r2, #0
 8009618:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	2200      	movs	r2, #0
 800961e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009620:	7afb      	ldrb	r3, [r7, #11]
 8009622:	f003 030f 	and.w	r3, r3, #15
 8009626:	b2da      	uxtb	r2, r3
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	2b01      	cmp	r3, #1
 8009632:	d102      	bne.n	800963a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800963a:	7afb      	ldrb	r3, [r7, #11]
 800963c:	f003 030f 	and.w	r3, r3, #15
 8009640:	2b00      	cmp	r3, #0
 8009642:	d109      	bne.n	8009658 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6818      	ldr	r0, [r3, #0]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	b2db      	uxtb	r3, r3
 800964e:	461a      	mov	r2, r3
 8009650:	6979      	ldr	r1, [r7, #20]
 8009652:	f002 f90f 	bl	800b874 <USB_EP0StartXfer>
 8009656:	e008      	b.n	800966a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6818      	ldr	r0, [r3, #0]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	b2db      	uxtb	r3, r3
 8009662:	461a      	mov	r2, r3
 8009664:	6979      	ldr	r1, [r7, #20]
 8009666:	f001 fec1 	bl	800b3ec <USB_EPStartXfer>
  }

  return HAL_OK;
 800966a:	2300      	movs	r3, #0
}
 800966c:	4618      	mov	r0, r3
 800966e:	3718      	adds	r7, #24
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	460b      	mov	r3, r1
 800967e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009680:	78fb      	ldrb	r3, [r7, #3]
 8009682:	f003 020f 	and.w	r2, r3, #15
 8009686:	6879      	ldr	r1, [r7, #4]
 8009688:	4613      	mov	r3, r2
 800968a:	00db      	lsls	r3, r3, #3
 800968c:	1a9b      	subs	r3, r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	440b      	add	r3, r1
 8009692:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009696:	681b      	ldr	r3, [r3, #0]
}
 8009698:	4618      	mov	r0, r3
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	607a      	str	r2, [r7, #4]
 80096ae:	603b      	str	r3, [r7, #0]
 80096b0:	460b      	mov	r3, r1
 80096b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096b4:	7afb      	ldrb	r3, [r7, #11]
 80096b6:	f003 020f 	and.w	r2, r3, #15
 80096ba:	4613      	mov	r3, r2
 80096bc:	00db      	lsls	r3, r3, #3
 80096be:	1a9b      	subs	r3, r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	3338      	adds	r3, #56	; 0x38
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	4413      	add	r3, r2
 80096c8:	3304      	adds	r3, #4
 80096ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	683a      	ldr	r2, [r7, #0]
 80096d6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	2200      	movs	r2, #0
 80096dc:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	2201      	movs	r2, #1
 80096e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80096e4:	7afb      	ldrb	r3, [r7, #11]
 80096e6:	f003 030f 	and.w	r3, r3, #15
 80096ea:	b2da      	uxtb	r2, r3
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d102      	bne.n	80096fe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80096f8:	687a      	ldr	r2, [r7, #4]
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80096fe:	7afb      	ldrb	r3, [r7, #11]
 8009700:	f003 030f 	and.w	r3, r3, #15
 8009704:	2b00      	cmp	r3, #0
 8009706:	d109      	bne.n	800971c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6818      	ldr	r0, [r3, #0]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	b2db      	uxtb	r3, r3
 8009712:	461a      	mov	r2, r3
 8009714:	6979      	ldr	r1, [r7, #20]
 8009716:	f002 f8ad 	bl	800b874 <USB_EP0StartXfer>
 800971a:	e008      	b.n	800972e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6818      	ldr	r0, [r3, #0]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	b2db      	uxtb	r3, r3
 8009726:	461a      	mov	r2, r3
 8009728:	6979      	ldr	r1, [r7, #20]
 800972a:	f001 fe5f 	bl	800b3ec <USB_EPStartXfer>
  }

  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3718      	adds	r7, #24
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009744:	78fb      	ldrb	r3, [r7, #3]
 8009746:	f003 020f 	and.w	r2, r3, #15
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	429a      	cmp	r2, r3
 8009750:	d901      	bls.n	8009756 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009752:	2301      	movs	r3, #1
 8009754:	e050      	b.n	80097f8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009756:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800975a:	2b00      	cmp	r3, #0
 800975c:	da0f      	bge.n	800977e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800975e:	78fb      	ldrb	r3, [r7, #3]
 8009760:	f003 020f 	and.w	r2, r3, #15
 8009764:	4613      	mov	r3, r2
 8009766:	00db      	lsls	r3, r3, #3
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	3338      	adds	r3, #56	; 0x38
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	4413      	add	r3, r2
 8009772:	3304      	adds	r3, #4
 8009774:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2201      	movs	r2, #1
 800977a:	705a      	strb	r2, [r3, #1]
 800977c:	e00d      	b.n	800979a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800977e:	78fa      	ldrb	r2, [r7, #3]
 8009780:	4613      	mov	r3, r2
 8009782:	00db      	lsls	r3, r3, #3
 8009784:	1a9b      	subs	r3, r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	4413      	add	r3, r2
 8009790:	3304      	adds	r3, #4
 8009792:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2201      	movs	r2, #1
 800979e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	f003 030f 	and.w	r3, r3, #15
 80097a6:	b2da      	uxtb	r2, r3
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d101      	bne.n	80097ba <HAL_PCD_EP_SetStall+0x82>
 80097b6:	2302      	movs	r3, #2
 80097b8:	e01e      	b.n	80097f8 <HAL_PCD_EP_SetStall+0xc0>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2201      	movs	r2, #1
 80097be:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68f9      	ldr	r1, [r7, #12]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f002 fa04 	bl	800bbd6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80097ce:	78fb      	ldrb	r3, [r7, #3]
 80097d0:	f003 030f 	and.w	r3, r3, #15
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10a      	bne.n	80097ee <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6818      	ldr	r0, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	691b      	ldr	r3, [r3, #16]
 80097e0:	b2d9      	uxtb	r1, r3
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80097e8:	461a      	mov	r2, r3
 80097ea:	f002 fbf5 	bl	800bfd8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3710      	adds	r7, #16
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	460b      	mov	r3, r1
 800980a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	f003 020f 	and.w	r2, r3, #15
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	429a      	cmp	r2, r3
 8009818:	d901      	bls.n	800981e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e042      	b.n	80098a4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800981e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009822:	2b00      	cmp	r3, #0
 8009824:	da0f      	bge.n	8009846 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009826:	78fb      	ldrb	r3, [r7, #3]
 8009828:	f003 020f 	and.w	r2, r3, #15
 800982c:	4613      	mov	r3, r2
 800982e:	00db      	lsls	r3, r3, #3
 8009830:	1a9b      	subs	r3, r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	3338      	adds	r3, #56	; 0x38
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	4413      	add	r3, r2
 800983a:	3304      	adds	r3, #4
 800983c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2201      	movs	r2, #1
 8009842:	705a      	strb	r2, [r3, #1]
 8009844:	e00f      	b.n	8009866 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009846:	78fb      	ldrb	r3, [r7, #3]
 8009848:	f003 020f 	and.w	r2, r3, #15
 800984c:	4613      	mov	r3, r2
 800984e:	00db      	lsls	r3, r3, #3
 8009850:	1a9b      	subs	r3, r3, r2
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	4413      	add	r3, r2
 800985c:	3304      	adds	r3, #4
 800985e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2200      	movs	r2, #0
 8009864:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2200      	movs	r2, #0
 800986a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800986c:	78fb      	ldrb	r3, [r7, #3]
 800986e:	f003 030f 	and.w	r3, r3, #15
 8009872:	b2da      	uxtb	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800987e:	2b01      	cmp	r3, #1
 8009880:	d101      	bne.n	8009886 <HAL_PCD_EP_ClrStall+0x86>
 8009882:	2302      	movs	r3, #2
 8009884:	e00e      	b.n	80098a4 <HAL_PCD_EP_ClrStall+0xa4>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68f9      	ldr	r1, [r7, #12]
 8009894:	4618      	mov	r0, r3
 8009896:	f002 fa0c 	bl	800bcb2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08a      	sub	sp, #40	; 0x28
 80098b0:	af02      	add	r7, sp, #8
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80098c0:	683a      	ldr	r2, [r7, #0]
 80098c2:	4613      	mov	r3, r2
 80098c4:	00db      	lsls	r3, r3, #3
 80098c6:	1a9b      	subs	r3, r3, r2
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	3338      	adds	r3, #56	; 0x38
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	4413      	add	r3, r2
 80098d0:	3304      	adds	r3, #4
 80098d2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	699a      	ldr	r2, [r3, #24]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d901      	bls.n	80098e4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e06c      	b.n	80099be <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	695a      	ldr	r2, [r3, #20]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	1ad3      	subs	r3, r2, r3
 80098ee:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	69fa      	ldr	r2, [r7, #28]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d902      	bls.n	8009900 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	3303      	adds	r3, #3
 8009904:	089b      	lsrs	r3, r3, #2
 8009906:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009908:	e02b      	b.n	8009962 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	695a      	ldr	r2, [r3, #20]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	1ad3      	subs	r3, r2, r3
 8009914:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	69fa      	ldr	r2, [r7, #28]
 800991c:	429a      	cmp	r2, r3
 800991e:	d902      	bls.n	8009926 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	3303      	adds	r3, #3
 800992a:	089b      	lsrs	r3, r3, #2
 800992c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	68d9      	ldr	r1, [r3, #12]
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	b2da      	uxtb	r2, r3
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800993e:	b2db      	uxtb	r3, r3
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	4603      	mov	r3, r0
 8009944:	6978      	ldr	r0, [r7, #20]
 8009946:	f002 f8e8 	bl	800bb1a <USB_WritePacket>

    ep->xfer_buff  += len;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	68da      	ldr	r2, [r3, #12]
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	441a      	add	r2, r3
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	699a      	ldr	r2, [r3, #24]
 800995a:	69fb      	ldr	r3, [r7, #28]
 800995c:	441a      	add	r2, r3
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	015a      	lsls	r2, r3, #5
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	4413      	add	r3, r2
 800996a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	b29b      	uxth	r3, r3
 8009972:	69ba      	ldr	r2, [r7, #24]
 8009974:	429a      	cmp	r2, r3
 8009976:	d809      	bhi.n	800998c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	699a      	ldr	r2, [r3, #24]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009980:	429a      	cmp	r2, r3
 8009982:	d203      	bcs.n	800998c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	695b      	ldr	r3, [r3, #20]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1be      	bne.n	800990a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	695a      	ldr	r2, [r3, #20]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	699b      	ldr	r3, [r3, #24]
 8009994:	429a      	cmp	r2, r3
 8009996:	d811      	bhi.n	80099bc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	f003 030f 	and.w	r3, r3, #15
 800999e:	2201      	movs	r2, #1
 80099a0:	fa02 f303 	lsl.w	r3, r2, r3
 80099a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	43db      	mvns	r3, r3
 80099b2:	6939      	ldr	r1, [r7, #16]
 80099b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80099b8:	4013      	ands	r3, r2
 80099ba:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3720      	adds	r7, #32
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
	...

080099c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b086      	sub	sp, #24
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	333c      	adds	r3, #60	; 0x3c
 80099e0:	3304      	adds	r3, #4
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	015a      	lsls	r2, r3, #5
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	4413      	add	r3, r2
 80099ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	f040 80a0 	bne.w	8009b40 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	f003 0308 	and.w	r3, r3, #8
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d015      	beq.n	8009a36 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	4a72      	ldr	r2, [pc, #456]	; (8009bd8 <PCD_EP_OutXfrComplete_int+0x210>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	f240 80dd 	bls.w	8009bce <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f000 80d7 	beq.w	8009bce <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	015a      	lsls	r2, r3, #5
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	4413      	add	r3, r2
 8009a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a32:	6093      	str	r3, [r2, #8]
 8009a34:	e0cb      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	f003 0320 	and.w	r3, r3, #32
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d009      	beq.n	8009a54 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	015a      	lsls	r2, r3, #5
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	4413      	add	r3, r2
 8009a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	2320      	movs	r3, #32
 8009a50:	6093      	str	r3, [r2, #8]
 8009a52:	e0bc      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f040 80b7 	bne.w	8009bce <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	4a5d      	ldr	r2, [pc, #372]	; (8009bd8 <PCD_EP_OutXfrComplete_int+0x210>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d90f      	bls.n	8009a88 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00a      	beq.n	8009a88 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a84:	6093      	str	r3, [r2, #8]
 8009a86:	e0a2      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	440b      	add	r3, r1
 8009a96:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009a9a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	0159      	lsls	r1, r3, #5
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	440b      	add	r3, r1
 8009aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009aae:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	683a      	ldr	r2, [r7, #0]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	00db      	lsls	r3, r3, #3
 8009ab8:	1a9b      	subs	r3, r3, r2
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4403      	add	r3, r0
 8009abe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009ac2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009ac4:	6879      	ldr	r1, [r7, #4]
 8009ac6:	683a      	ldr	r2, [r7, #0]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	00db      	lsls	r3, r3, #3
 8009acc:	1a9b      	subs	r3, r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	440b      	add	r3, r1
 8009ad2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009ad6:	6819      	ldr	r1, [r3, #0]
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	4613      	mov	r3, r2
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	1a9b      	subs	r3, r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4403      	add	r3, r0
 8009ae6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4419      	add	r1, r3
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	683a      	ldr	r2, [r7, #0]
 8009af2:	4613      	mov	r3, r2
 8009af4:	00db      	lsls	r3, r3, #3
 8009af6:	1a9b      	subs	r3, r3, r2
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	4403      	add	r3, r0
 8009afc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009b00:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d114      	bne.n	8009b32 <PCD_EP_OutXfrComplete_int+0x16a>
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	683a      	ldr	r2, [r7, #0]
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	00db      	lsls	r3, r3, #3
 8009b10:	1a9b      	subs	r3, r3, r2
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	440b      	add	r3, r1
 8009b16:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d108      	bne.n	8009b32 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6818      	ldr	r0, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	2101      	movs	r1, #1
 8009b2e:	f002 fa53 	bl	800bfd8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	4619      	mov	r1, r3
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f005 fba1 	bl	800f280 <HAL_PCD_DataOutStageCallback>
 8009b3e:	e046      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	4a26      	ldr	r2, [pc, #152]	; (8009bdc <PCD_EP_OutXfrComplete_int+0x214>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d124      	bne.n	8009b92 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00a      	beq.n	8009b68 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	015a      	lsls	r2, r3, #5
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	4413      	add	r3, r2
 8009b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b64:	6093      	str	r3, [r2, #8]
 8009b66:	e032      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	f003 0320 	and.w	r3, r3, #32
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d008      	beq.n	8009b84 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	015a      	lsls	r2, r3, #5
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	4413      	add	r3, r2
 8009b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b7e:	461a      	mov	r2, r3
 8009b80:	2320      	movs	r3, #32
 8009b82:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	4619      	mov	r1, r3
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f005 fb78 	bl	800f280 <HAL_PCD_DataOutStageCallback>
 8009b90:	e01d      	b.n	8009bce <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d114      	bne.n	8009bc2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	683a      	ldr	r2, [r7, #0]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	00db      	lsls	r3, r3, #3
 8009ba0:	1a9b      	subs	r3, r3, r2
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	440b      	add	r3, r1
 8009ba6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d108      	bne.n	8009bc2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6818      	ldr	r0, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009bba:	461a      	mov	r2, r3
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	f002 fa0b 	bl	800bfd8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f005 fb59 	bl	800f280 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009bce:	2300      	movs	r3, #0
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3718      	adds	r7, #24
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}
 8009bd8:	4f54300a 	.word	0x4f54300a
 8009bdc:	4f54310a 	.word	0x4f54310a

08009be0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	333c      	adds	r3, #60	; 0x3c
 8009bf8:	3304      	adds	r3, #4
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	015a      	lsls	r2, r3, #5
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	4413      	add	r3, r2
 8009c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	4a15      	ldr	r2, [pc, #84]	; (8009c68 <PCD_EP_OutSetupPacket_int+0x88>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d90e      	bls.n	8009c34 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d009      	beq.n	8009c34 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c32:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f005 fb11 	bl	800f25c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	4a0a      	ldr	r2, [pc, #40]	; (8009c68 <PCD_EP_OutSetupPacket_int+0x88>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d90c      	bls.n	8009c5c <PCD_EP_OutSetupPacket_int+0x7c>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d108      	bne.n	8009c5c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6818      	ldr	r0, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009c54:	461a      	mov	r2, r3
 8009c56:	2101      	movs	r1, #1
 8009c58:	f002 f9be 	bl	800bfd8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3718      	adds	r7, #24
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	4f54300a 	.word	0x4f54300a

08009c6c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b085      	sub	sp, #20
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	460b      	mov	r3, r1
 8009c76:	70fb      	strb	r3, [r7, #3]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c82:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009c84:	78fb      	ldrb	r3, [r7, #3]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d107      	bne.n	8009c9a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009c8a:	883b      	ldrh	r3, [r7, #0]
 8009c8c:	0419      	lsls	r1, r3, #16
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	430a      	orrs	r2, r1
 8009c96:	629a      	str	r2, [r3, #40]	; 0x28
 8009c98:	e028      	b.n	8009cec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ca0:	0c1b      	lsrs	r3, r3, #16
 8009ca2:	68ba      	ldr	r2, [r7, #8]
 8009ca4:	4413      	add	r3, r2
 8009ca6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ca8:	2300      	movs	r3, #0
 8009caa:	73fb      	strb	r3, [r7, #15]
 8009cac:	e00d      	b.n	8009cca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	7bfb      	ldrb	r3, [r7, #15]
 8009cb4:	3340      	adds	r3, #64	; 0x40
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	4413      	add	r3, r2
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	0c1b      	lsrs	r3, r3, #16
 8009cbe:	68ba      	ldr	r2, [r7, #8]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009cc4:	7bfb      	ldrb	r3, [r7, #15]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	73fb      	strb	r3, [r7, #15]
 8009cca:	7bfa      	ldrb	r2, [r7, #15]
 8009ccc:	78fb      	ldrb	r3, [r7, #3]
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d3ec      	bcc.n	8009cae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009cd4:	883b      	ldrh	r3, [r7, #0]
 8009cd6:	0418      	lsls	r0, r3, #16
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6819      	ldr	r1, [r3, #0]
 8009cdc:	78fb      	ldrb	r3, [r7, #3]
 8009cde:	3b01      	subs	r3, #1
 8009ce0:	68ba      	ldr	r2, [r7, #8]
 8009ce2:	4302      	orrs	r2, r0
 8009ce4:	3340      	adds	r3, #64	; 0x40
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	440b      	add	r3, r1
 8009cea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3714      	adds	r7, #20
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b083      	sub	sp, #12
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	460b      	mov	r3, r1
 8009d04:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	887a      	ldrh	r2, [r7, #2]
 8009d0c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	460b      	mov	r3, r1
 8009d26:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b086      	sub	sp, #24
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d101      	bne.n	8009d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009d42:	2301      	movs	r3, #1
 8009d44:	e25b      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d075      	beq.n	8009e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009d52:	4ba3      	ldr	r3, [pc, #652]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	f003 030c 	and.w	r3, r3, #12
 8009d5a:	2b04      	cmp	r3, #4
 8009d5c:	d00c      	beq.n	8009d78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d5e:	4ba0      	ldr	r3, [pc, #640]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009d66:	2b08      	cmp	r3, #8
 8009d68:	d112      	bne.n	8009d90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d6a:	4b9d      	ldr	r3, [pc, #628]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d76:	d10b      	bne.n	8009d90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d78:	4b99      	ldr	r3, [pc, #612]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d05b      	beq.n	8009e3c <HAL_RCC_OscConfig+0x108>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d157      	bne.n	8009e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e236      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d98:	d106      	bne.n	8009da8 <HAL_RCC_OscConfig+0x74>
 8009d9a:	4b91      	ldr	r3, [pc, #580]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a90      	ldr	r2, [pc, #576]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009da4:	6013      	str	r3, [r2, #0]
 8009da6:	e01d      	b.n	8009de4 <HAL_RCC_OscConfig+0xb0>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009db0:	d10c      	bne.n	8009dcc <HAL_RCC_OscConfig+0x98>
 8009db2:	4b8b      	ldr	r3, [pc, #556]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	4a8a      	ldr	r2, [pc, #552]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009dbc:	6013      	str	r3, [r2, #0]
 8009dbe:	4b88      	ldr	r3, [pc, #544]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a87      	ldr	r2, [pc, #540]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009dc8:	6013      	str	r3, [r2, #0]
 8009dca:	e00b      	b.n	8009de4 <HAL_RCC_OscConfig+0xb0>
 8009dcc:	4b84      	ldr	r3, [pc, #528]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a83      	ldr	r2, [pc, #524]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	4b81      	ldr	r3, [pc, #516]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a80      	ldr	r2, [pc, #512]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d013      	beq.n	8009e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009dec:	f7fb f98c 	bl	8005108 <HAL_GetTick>
 8009df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009df2:	e008      	b.n	8009e06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009df4:	f7fb f988 	bl	8005108 <HAL_GetTick>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	2b64      	cmp	r3, #100	; 0x64
 8009e00:	d901      	bls.n	8009e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009e02:	2303      	movs	r3, #3
 8009e04:	e1fb      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e06:	4b76      	ldr	r3, [pc, #472]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d0f0      	beq.n	8009df4 <HAL_RCC_OscConfig+0xc0>
 8009e12:	e014      	b.n	8009e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e14:	f7fb f978 	bl	8005108 <HAL_GetTick>
 8009e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e1a:	e008      	b.n	8009e2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009e1c:	f7fb f974 	bl	8005108 <HAL_GetTick>
 8009e20:	4602      	mov	r2, r0
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	2b64      	cmp	r3, #100	; 0x64
 8009e28:	d901      	bls.n	8009e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009e2a:	2303      	movs	r3, #3
 8009e2c:	e1e7      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e2e:	4b6c      	ldr	r3, [pc, #432]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d1f0      	bne.n	8009e1c <HAL_RCC_OscConfig+0xe8>
 8009e3a:	e000      	b.n	8009e3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f003 0302 	and.w	r3, r3, #2
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d063      	beq.n	8009f12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009e4a:	4b65      	ldr	r3, [pc, #404]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	f003 030c 	and.w	r3, r3, #12
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d00b      	beq.n	8009e6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e56:	4b62      	ldr	r3, [pc, #392]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009e5e:	2b08      	cmp	r3, #8
 8009e60:	d11c      	bne.n	8009e9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e62:	4b5f      	ldr	r3, [pc, #380]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d116      	bne.n	8009e9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e6e:	4b5c      	ldr	r3, [pc, #368]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0302 	and.w	r3, r3, #2
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d005      	beq.n	8009e86 <HAL_RCC_OscConfig+0x152>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d001      	beq.n	8009e86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	e1bb      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e86:	4b56      	ldr	r3, [pc, #344]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	691b      	ldr	r3, [r3, #16]
 8009e92:	00db      	lsls	r3, r3, #3
 8009e94:	4952      	ldr	r1, [pc, #328]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009e96:	4313      	orrs	r3, r2
 8009e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e9a:	e03a      	b.n	8009f12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d020      	beq.n	8009ee6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ea4:	4b4f      	ldr	r3, [pc, #316]	; (8009fe4 <HAL_RCC_OscConfig+0x2b0>)
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eaa:	f7fb f92d 	bl	8005108 <HAL_GetTick>
 8009eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009eb0:	e008      	b.n	8009ec4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009eb2:	f7fb f929 	bl	8005108 <HAL_GetTick>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	1ad3      	subs	r3, r2, r3
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	d901      	bls.n	8009ec4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	e19c      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009ec4:	4b46      	ldr	r3, [pc, #280]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f003 0302 	and.w	r3, r3, #2
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d0f0      	beq.n	8009eb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ed0:	4b43      	ldr	r3, [pc, #268]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	691b      	ldr	r3, [r3, #16]
 8009edc:	00db      	lsls	r3, r3, #3
 8009ede:	4940      	ldr	r1, [pc, #256]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	600b      	str	r3, [r1, #0]
 8009ee4:	e015      	b.n	8009f12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009ee6:	4b3f      	ldr	r3, [pc, #252]	; (8009fe4 <HAL_RCC_OscConfig+0x2b0>)
 8009ee8:	2200      	movs	r2, #0
 8009eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eec:	f7fb f90c 	bl	8005108 <HAL_GetTick>
 8009ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ef2:	e008      	b.n	8009f06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009ef4:	f7fb f908 	bl	8005108 <HAL_GetTick>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	2b02      	cmp	r3, #2
 8009f00:	d901      	bls.n	8009f06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009f02:	2303      	movs	r3, #3
 8009f04:	e17b      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f06:	4b36      	ldr	r3, [pc, #216]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0302 	and.w	r3, r3, #2
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1f0      	bne.n	8009ef4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f003 0308 	and.w	r3, r3, #8
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d030      	beq.n	8009f80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	695b      	ldr	r3, [r3, #20]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d016      	beq.n	8009f54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f26:	4b30      	ldr	r3, [pc, #192]	; (8009fe8 <HAL_RCC_OscConfig+0x2b4>)
 8009f28:	2201      	movs	r2, #1
 8009f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f2c:	f7fb f8ec 	bl	8005108 <HAL_GetTick>
 8009f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f32:	e008      	b.n	8009f46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f34:	f7fb f8e8 	bl	8005108 <HAL_GetTick>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	2b02      	cmp	r3, #2
 8009f40:	d901      	bls.n	8009f46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009f42:	2303      	movs	r3, #3
 8009f44:	e15b      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f46:	4b26      	ldr	r3, [pc, #152]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f4a:	f003 0302 	and.w	r3, r3, #2
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d0f0      	beq.n	8009f34 <HAL_RCC_OscConfig+0x200>
 8009f52:	e015      	b.n	8009f80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f54:	4b24      	ldr	r3, [pc, #144]	; (8009fe8 <HAL_RCC_OscConfig+0x2b4>)
 8009f56:	2200      	movs	r2, #0
 8009f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009f5a:	f7fb f8d5 	bl	8005108 <HAL_GetTick>
 8009f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f60:	e008      	b.n	8009f74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f62:	f7fb f8d1 	bl	8005108 <HAL_GetTick>
 8009f66:	4602      	mov	r2, r0
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	1ad3      	subs	r3, r2, r3
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d901      	bls.n	8009f74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009f70:	2303      	movs	r3, #3
 8009f72:	e144      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f74:	4b1a      	ldr	r3, [pc, #104]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f78:	f003 0302 	and.w	r3, r3, #2
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1f0      	bne.n	8009f62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0304 	and.w	r3, r3, #4
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 80a0 	beq.w	800a0ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f92:	4b13      	ldr	r3, [pc, #76]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10f      	bne.n	8009fbe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60bb      	str	r3, [r7, #8]
 8009fa2:	4b0f      	ldr	r3, [pc, #60]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa6:	4a0e      	ldr	r2, [pc, #56]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fac:	6413      	str	r3, [r2, #64]	; 0x40
 8009fae:	4b0c      	ldr	r3, [pc, #48]	; (8009fe0 <HAL_RCC_OscConfig+0x2ac>)
 8009fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fb6:	60bb      	str	r3, [r7, #8]
 8009fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fbe:	4b0b      	ldr	r3, [pc, #44]	; (8009fec <HAL_RCC_OscConfig+0x2b8>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d121      	bne.n	800a00e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009fca:	4b08      	ldr	r3, [pc, #32]	; (8009fec <HAL_RCC_OscConfig+0x2b8>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a07      	ldr	r2, [pc, #28]	; (8009fec <HAL_RCC_OscConfig+0x2b8>)
 8009fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009fd6:	f7fb f897 	bl	8005108 <HAL_GetTick>
 8009fda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fdc:	e011      	b.n	800a002 <HAL_RCC_OscConfig+0x2ce>
 8009fde:	bf00      	nop
 8009fe0:	40023800 	.word	0x40023800
 8009fe4:	42470000 	.word	0x42470000
 8009fe8:	42470e80 	.word	0x42470e80
 8009fec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ff0:	f7fb f88a 	bl	8005108 <HAL_GetTick>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	1ad3      	subs	r3, r2, r3
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d901      	bls.n	800a002 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e0fd      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a002:	4b81      	ldr	r3, [pc, #516]	; (800a208 <HAL_RCC_OscConfig+0x4d4>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d0f0      	beq.n	8009ff0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d106      	bne.n	800a024 <HAL_RCC_OscConfig+0x2f0>
 800a016:	4b7d      	ldr	r3, [pc, #500]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a01a:	4a7c      	ldr	r2, [pc, #496]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a01c:	f043 0301 	orr.w	r3, r3, #1
 800a020:	6713      	str	r3, [r2, #112]	; 0x70
 800a022:	e01c      	b.n	800a05e <HAL_RCC_OscConfig+0x32a>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	2b05      	cmp	r3, #5
 800a02a:	d10c      	bne.n	800a046 <HAL_RCC_OscConfig+0x312>
 800a02c:	4b77      	ldr	r3, [pc, #476]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a02e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a030:	4a76      	ldr	r2, [pc, #472]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a032:	f043 0304 	orr.w	r3, r3, #4
 800a036:	6713      	str	r3, [r2, #112]	; 0x70
 800a038:	4b74      	ldr	r3, [pc, #464]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a03a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a03c:	4a73      	ldr	r2, [pc, #460]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a03e:	f043 0301 	orr.w	r3, r3, #1
 800a042:	6713      	str	r3, [r2, #112]	; 0x70
 800a044:	e00b      	b.n	800a05e <HAL_RCC_OscConfig+0x32a>
 800a046:	4b71      	ldr	r3, [pc, #452]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a04a:	4a70      	ldr	r2, [pc, #448]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a04c:	f023 0301 	bic.w	r3, r3, #1
 800a050:	6713      	str	r3, [r2, #112]	; 0x70
 800a052:	4b6e      	ldr	r3, [pc, #440]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a056:	4a6d      	ldr	r2, [pc, #436]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a058:	f023 0304 	bic.w	r3, r3, #4
 800a05c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	689b      	ldr	r3, [r3, #8]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d015      	beq.n	800a092 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a066:	f7fb f84f 	bl	8005108 <HAL_GetTick>
 800a06a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a06c:	e00a      	b.n	800a084 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a06e:	f7fb f84b 	bl	8005108 <HAL_GetTick>
 800a072:	4602      	mov	r2, r0
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	1ad3      	subs	r3, r2, r3
 800a078:	f241 3288 	movw	r2, #5000	; 0x1388
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d901      	bls.n	800a084 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a080:	2303      	movs	r3, #3
 800a082:	e0bc      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a084:	4b61      	ldr	r3, [pc, #388]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a088:	f003 0302 	and.w	r3, r3, #2
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0ee      	beq.n	800a06e <HAL_RCC_OscConfig+0x33a>
 800a090:	e014      	b.n	800a0bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a092:	f7fb f839 	bl	8005108 <HAL_GetTick>
 800a096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a098:	e00a      	b.n	800a0b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a09a:	f7fb f835 	bl	8005108 <HAL_GetTick>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	1ad3      	subs	r3, r2, r3
 800a0a4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d901      	bls.n	800a0b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a0ac:	2303      	movs	r3, #3
 800a0ae:	e0a6      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a0b0:	4b56      	ldr	r3, [pc, #344]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a0b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0b4:	f003 0302 	and.w	r3, r3, #2
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1ee      	bne.n	800a09a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d105      	bne.n	800a0ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0c2:	4b52      	ldr	r3, [pc, #328]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0c6:	4a51      	ldr	r2, [pc, #324]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a0c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	699b      	ldr	r3, [r3, #24]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f000 8092 	beq.w	800a1fc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a0d8:	4b4c      	ldr	r3, [pc, #304]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	f003 030c 	and.w	r3, r3, #12
 800a0e0:	2b08      	cmp	r3, #8
 800a0e2:	d05c      	beq.n	800a19e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	699b      	ldr	r3, [r3, #24]
 800a0e8:	2b02      	cmp	r3, #2
 800a0ea:	d141      	bne.n	800a170 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0ec:	4b48      	ldr	r3, [pc, #288]	; (800a210 <HAL_RCC_OscConfig+0x4dc>)
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0f2:	f7fb f809 	bl	8005108 <HAL_GetTick>
 800a0f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0f8:	e008      	b.n	800a10c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a0fa:	f7fb f805 	bl	8005108 <HAL_GetTick>
 800a0fe:	4602      	mov	r2, r0
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	2b02      	cmp	r3, #2
 800a106:	d901      	bls.n	800a10c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a108:	2303      	movs	r3, #3
 800a10a:	e078      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a10c:	4b3f      	ldr	r3, [pc, #252]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a114:	2b00      	cmp	r3, #0
 800a116:	d1f0      	bne.n	800a0fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	69da      	ldr	r2, [r3, #28]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a1b      	ldr	r3, [r3, #32]
 800a120:	431a      	orrs	r2, r3
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a126:	019b      	lsls	r3, r3, #6
 800a128:	431a      	orrs	r2, r3
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a12e:	085b      	lsrs	r3, r3, #1
 800a130:	3b01      	subs	r3, #1
 800a132:	041b      	lsls	r3, r3, #16
 800a134:	431a      	orrs	r2, r3
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a13a:	061b      	lsls	r3, r3, #24
 800a13c:	4933      	ldr	r1, [pc, #204]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a13e:	4313      	orrs	r3, r2
 800a140:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a142:	4b33      	ldr	r3, [pc, #204]	; (800a210 <HAL_RCC_OscConfig+0x4dc>)
 800a144:	2201      	movs	r2, #1
 800a146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a148:	f7fa ffde 	bl	8005108 <HAL_GetTick>
 800a14c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a14e:	e008      	b.n	800a162 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a150:	f7fa ffda 	bl	8005108 <HAL_GetTick>
 800a154:	4602      	mov	r2, r0
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	1ad3      	subs	r3, r2, r3
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d901      	bls.n	800a162 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	e04d      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a162:	4b2a      	ldr	r3, [pc, #168]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d0f0      	beq.n	800a150 <HAL_RCC_OscConfig+0x41c>
 800a16e:	e045      	b.n	800a1fc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a170:	4b27      	ldr	r3, [pc, #156]	; (800a210 <HAL_RCC_OscConfig+0x4dc>)
 800a172:	2200      	movs	r2, #0
 800a174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a176:	f7fa ffc7 	bl	8005108 <HAL_GetTick>
 800a17a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a17c:	e008      	b.n	800a190 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a17e:	f7fa ffc3 	bl	8005108 <HAL_GetTick>
 800a182:	4602      	mov	r2, r0
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	1ad3      	subs	r3, r2, r3
 800a188:	2b02      	cmp	r3, #2
 800a18a:	d901      	bls.n	800a190 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a18c:	2303      	movs	r3, #3
 800a18e:	e036      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a190:	4b1e      	ldr	r3, [pc, #120]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1f0      	bne.n	800a17e <HAL_RCC_OscConfig+0x44a>
 800a19c:	e02e      	b.n	800a1fc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	699b      	ldr	r3, [r3, #24]
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d101      	bne.n	800a1aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e029      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a1aa:	4b18      	ldr	r3, [pc, #96]	; (800a20c <HAL_RCC_OscConfig+0x4d8>)
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	69db      	ldr	r3, [r3, #28]
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d11c      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d115      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d10d      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d106      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d001      	beq.n	800a1fc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e000      	b.n	800a1fe <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a1fc:	2300      	movs	r3, #0
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3718      	adds	r7, #24
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	40007000 	.word	0x40007000
 800a20c:	40023800 	.word	0x40023800
 800a210:	42470060 	.word	0x42470060

0800a214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d101      	bne.n	800a228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e0cc      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a228:	4b68      	ldr	r3, [pc, #416]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f003 030f 	and.w	r3, r3, #15
 800a230:	683a      	ldr	r2, [r7, #0]
 800a232:	429a      	cmp	r2, r3
 800a234:	d90c      	bls.n	800a250 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a236:	4b65      	ldr	r3, [pc, #404]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a238:	683a      	ldr	r2, [r7, #0]
 800a23a:	b2d2      	uxtb	r2, r2
 800a23c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a23e:	4b63      	ldr	r3, [pc, #396]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 030f 	and.w	r3, r3, #15
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d001      	beq.n	800a250 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e0b8      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0302 	and.w	r3, r3, #2
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d020      	beq.n	800a29e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 0304 	and.w	r3, r3, #4
 800a264:	2b00      	cmp	r3, #0
 800a266:	d005      	beq.n	800a274 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a268:	4b59      	ldr	r3, [pc, #356]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	4a58      	ldr	r2, [pc, #352]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a26e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a272:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 0308 	and.w	r3, r3, #8
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d005      	beq.n	800a28c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a280:	4b53      	ldr	r3, [pc, #332]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	4a52      	ldr	r2, [pc, #328]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a286:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a28a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a28c:	4b50      	ldr	r3, [pc, #320]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	494d      	ldr	r1, [pc, #308]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a29a:	4313      	orrs	r3, r2
 800a29c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f003 0301 	and.w	r3, r3, #1
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d044      	beq.n	800a334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	685b      	ldr	r3, [r3, #4]
 800a2ae:	2b01      	cmp	r3, #1
 800a2b0:	d107      	bne.n	800a2c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a2b2:	4b47      	ldr	r3, [pc, #284]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d119      	bne.n	800a2f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e07f      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	d003      	beq.n	800a2d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a2ce:	2b03      	cmp	r3, #3
 800a2d0:	d107      	bne.n	800a2e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a2d2:	4b3f      	ldr	r3, [pc, #252]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d109      	bne.n	800a2f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	e06f      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a2e2:	4b3b      	ldr	r3, [pc, #236]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f003 0302 	and.w	r3, r3, #2
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d101      	bne.n	800a2f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	e067      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a2f2:	4b37      	ldr	r3, [pc, #220]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	f023 0203 	bic.w	r2, r3, #3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	4934      	ldr	r1, [pc, #208]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a300:	4313      	orrs	r3, r2
 800a302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a304:	f7fa ff00 	bl	8005108 <HAL_GetTick>
 800a308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a30a:	e00a      	b.n	800a322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a30c:	f7fa fefc 	bl	8005108 <HAL_GetTick>
 800a310:	4602      	mov	r2, r0
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	1ad3      	subs	r3, r2, r3
 800a316:	f241 3288 	movw	r2, #5000	; 0x1388
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d901      	bls.n	800a322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a31e:	2303      	movs	r3, #3
 800a320:	e04f      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a322:	4b2b      	ldr	r3, [pc, #172]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	f003 020c 	and.w	r2, r3, #12
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	429a      	cmp	r2, r3
 800a332:	d1eb      	bne.n	800a30c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a334:	4b25      	ldr	r3, [pc, #148]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f003 030f 	and.w	r3, r3, #15
 800a33c:	683a      	ldr	r2, [r7, #0]
 800a33e:	429a      	cmp	r2, r3
 800a340:	d20c      	bcs.n	800a35c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a342:	4b22      	ldr	r3, [pc, #136]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a344:	683a      	ldr	r2, [r7, #0]
 800a346:	b2d2      	uxtb	r2, r2
 800a348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a34a:	4b20      	ldr	r3, [pc, #128]	; (800a3cc <HAL_RCC_ClockConfig+0x1b8>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 030f 	and.w	r3, r3, #15
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	429a      	cmp	r2, r3
 800a356:	d001      	beq.n	800a35c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	e032      	b.n	800a3c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f003 0304 	and.w	r3, r3, #4
 800a364:	2b00      	cmp	r3, #0
 800a366:	d008      	beq.n	800a37a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a368:	4b19      	ldr	r3, [pc, #100]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a36a:	689b      	ldr	r3, [r3, #8]
 800a36c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	68db      	ldr	r3, [r3, #12]
 800a374:	4916      	ldr	r1, [pc, #88]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a376:	4313      	orrs	r3, r2
 800a378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 0308 	and.w	r3, r3, #8
 800a382:	2b00      	cmp	r3, #0
 800a384:	d009      	beq.n	800a39a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a386:	4b12      	ldr	r3, [pc, #72]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	00db      	lsls	r3, r3, #3
 800a394:	490e      	ldr	r1, [pc, #56]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a396:	4313      	orrs	r3, r2
 800a398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a39a:	f000 f821 	bl	800a3e0 <HAL_RCC_GetSysClockFreq>
 800a39e:	4601      	mov	r1, r0
 800a3a0:	4b0b      	ldr	r3, [pc, #44]	; (800a3d0 <HAL_RCC_ClockConfig+0x1bc>)
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	091b      	lsrs	r3, r3, #4
 800a3a6:	f003 030f 	and.w	r3, r3, #15
 800a3aa:	4a0a      	ldr	r2, [pc, #40]	; (800a3d4 <HAL_RCC_ClockConfig+0x1c0>)
 800a3ac:	5cd3      	ldrb	r3, [r2, r3]
 800a3ae:	fa21 f303 	lsr.w	r3, r1, r3
 800a3b2:	4a09      	ldr	r2, [pc, #36]	; (800a3d8 <HAL_RCC_ClockConfig+0x1c4>)
 800a3b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a3b6:	4b09      	ldr	r3, [pc, #36]	; (800a3dc <HAL_RCC_ClockConfig+0x1c8>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7f7 f9b2 	bl	8001724 <HAL_InitTick>

  return HAL_OK;
 800a3c0:	2300      	movs	r3, #0
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	40023c00 	.word	0x40023c00
 800a3d0:	40023800 	.word	0x40023800
 800a3d4:	0800ffd4 	.word	0x0800ffd4
 800a3d8:	20000008 	.word	0x20000008
 800a3dc:	2000000c 	.word	0x2000000c

0800a3e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	607b      	str	r3, [r7, #4]
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	60fb      	str	r3, [r7, #12]
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a3f6:	4b63      	ldr	r3, [pc, #396]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	f003 030c 	and.w	r3, r3, #12
 800a3fe:	2b04      	cmp	r3, #4
 800a400:	d007      	beq.n	800a412 <HAL_RCC_GetSysClockFreq+0x32>
 800a402:	2b08      	cmp	r3, #8
 800a404:	d008      	beq.n	800a418 <HAL_RCC_GetSysClockFreq+0x38>
 800a406:	2b00      	cmp	r3, #0
 800a408:	f040 80b4 	bne.w	800a574 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a40c:	4b5e      	ldr	r3, [pc, #376]	; (800a588 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a40e:	60bb      	str	r3, [r7, #8]
       break;
 800a410:	e0b3      	b.n	800a57a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a412:	4b5e      	ldr	r3, [pc, #376]	; (800a58c <HAL_RCC_GetSysClockFreq+0x1ac>)
 800a414:	60bb      	str	r3, [r7, #8]
      break;
 800a416:	e0b0      	b.n	800a57a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a418:	4b5a      	ldr	r3, [pc, #360]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a420:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a422:	4b58      	ldr	r3, [pc, #352]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d04a      	beq.n	800a4c4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a42e:	4b55      	ldr	r3, [pc, #340]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	099b      	lsrs	r3, r3, #6
 800a434:	f04f 0400 	mov.w	r4, #0
 800a438:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a43c:	f04f 0200 	mov.w	r2, #0
 800a440:	ea03 0501 	and.w	r5, r3, r1
 800a444:	ea04 0602 	and.w	r6, r4, r2
 800a448:	4629      	mov	r1, r5
 800a44a:	4632      	mov	r2, r6
 800a44c:	f04f 0300 	mov.w	r3, #0
 800a450:	f04f 0400 	mov.w	r4, #0
 800a454:	0154      	lsls	r4, r2, #5
 800a456:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a45a:	014b      	lsls	r3, r1, #5
 800a45c:	4619      	mov	r1, r3
 800a45e:	4622      	mov	r2, r4
 800a460:	1b49      	subs	r1, r1, r5
 800a462:	eb62 0206 	sbc.w	r2, r2, r6
 800a466:	f04f 0300 	mov.w	r3, #0
 800a46a:	f04f 0400 	mov.w	r4, #0
 800a46e:	0194      	lsls	r4, r2, #6
 800a470:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a474:	018b      	lsls	r3, r1, #6
 800a476:	1a5b      	subs	r3, r3, r1
 800a478:	eb64 0402 	sbc.w	r4, r4, r2
 800a47c:	f04f 0100 	mov.w	r1, #0
 800a480:	f04f 0200 	mov.w	r2, #0
 800a484:	00e2      	lsls	r2, r4, #3
 800a486:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a48a:	00d9      	lsls	r1, r3, #3
 800a48c:	460b      	mov	r3, r1
 800a48e:	4614      	mov	r4, r2
 800a490:	195b      	adds	r3, r3, r5
 800a492:	eb44 0406 	adc.w	r4, r4, r6
 800a496:	f04f 0100 	mov.w	r1, #0
 800a49a:	f04f 0200 	mov.w	r2, #0
 800a49e:	0262      	lsls	r2, r4, #9
 800a4a0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800a4a4:	0259      	lsls	r1, r3, #9
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	4614      	mov	r4, r2
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f04f 0400 	mov.w	r4, #0
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	4623      	mov	r3, r4
 800a4b8:	f7f5 fe92 	bl	80001e0 <__aeabi_uldivmod>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	60fb      	str	r3, [r7, #12]
 800a4c2:	e049      	b.n	800a558 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a4c4:	4b2f      	ldr	r3, [pc, #188]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	099b      	lsrs	r3, r3, #6
 800a4ca:	f04f 0400 	mov.w	r4, #0
 800a4ce:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a4d2:	f04f 0200 	mov.w	r2, #0
 800a4d6:	ea03 0501 	and.w	r5, r3, r1
 800a4da:	ea04 0602 	and.w	r6, r4, r2
 800a4de:	4629      	mov	r1, r5
 800a4e0:	4632      	mov	r2, r6
 800a4e2:	f04f 0300 	mov.w	r3, #0
 800a4e6:	f04f 0400 	mov.w	r4, #0
 800a4ea:	0154      	lsls	r4, r2, #5
 800a4ec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a4f0:	014b      	lsls	r3, r1, #5
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	4622      	mov	r2, r4
 800a4f6:	1b49      	subs	r1, r1, r5
 800a4f8:	eb62 0206 	sbc.w	r2, r2, r6
 800a4fc:	f04f 0300 	mov.w	r3, #0
 800a500:	f04f 0400 	mov.w	r4, #0
 800a504:	0194      	lsls	r4, r2, #6
 800a506:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a50a:	018b      	lsls	r3, r1, #6
 800a50c:	1a5b      	subs	r3, r3, r1
 800a50e:	eb64 0402 	sbc.w	r4, r4, r2
 800a512:	f04f 0100 	mov.w	r1, #0
 800a516:	f04f 0200 	mov.w	r2, #0
 800a51a:	00e2      	lsls	r2, r4, #3
 800a51c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a520:	00d9      	lsls	r1, r3, #3
 800a522:	460b      	mov	r3, r1
 800a524:	4614      	mov	r4, r2
 800a526:	195b      	adds	r3, r3, r5
 800a528:	eb44 0406 	adc.w	r4, r4, r6
 800a52c:	f04f 0100 	mov.w	r1, #0
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	02a2      	lsls	r2, r4, #10
 800a536:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a53a:	0299      	lsls	r1, r3, #10
 800a53c:	460b      	mov	r3, r1
 800a53e:	4614      	mov	r4, r2
 800a540:	4618      	mov	r0, r3
 800a542:	4621      	mov	r1, r4
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f04f 0400 	mov.w	r4, #0
 800a54a:	461a      	mov	r2, r3
 800a54c:	4623      	mov	r3, r4
 800a54e:	f7f5 fe47 	bl	80001e0 <__aeabi_uldivmod>
 800a552:	4603      	mov	r3, r0
 800a554:	460c      	mov	r4, r1
 800a556:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a558:	4b0a      	ldr	r3, [pc, #40]	; (800a584 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	0c1b      	lsrs	r3, r3, #16
 800a55e:	f003 0303 	and.w	r3, r3, #3
 800a562:	3301      	adds	r3, #1
 800a564:	005b      	lsls	r3, r3, #1
 800a566:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a570:	60bb      	str	r3, [r7, #8]
      break;
 800a572:	e002      	b.n	800a57a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a574:	4b04      	ldr	r3, [pc, #16]	; (800a588 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a576:	60bb      	str	r3, [r7, #8]
      break;
 800a578:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a57a:	68bb      	ldr	r3, [r7, #8]
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3714      	adds	r7, #20
 800a580:	46bd      	mov	sp, r7
 800a582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a584:	40023800 	.word	0x40023800
 800a588:	00f42400 	.word	0x00f42400
 800a58c:	007a1200 	.word	0x007a1200

0800a590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a590:	b480      	push	{r7}
 800a592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a594:	4b03      	ldr	r3, [pc, #12]	; (800a5a4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a596:	681b      	ldr	r3, [r3, #0]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20000008 	.word	0x20000008

0800a5a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a5ac:	f7ff fff0 	bl	800a590 <HAL_RCC_GetHCLKFreq>
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	4b05      	ldr	r3, [pc, #20]	; (800a5c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	0a9b      	lsrs	r3, r3, #10
 800a5b8:	f003 0307 	and.w	r3, r3, #7
 800a5bc:	4a03      	ldr	r2, [pc, #12]	; (800a5cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800a5be:	5cd3      	ldrb	r3, [r2, r3]
 800a5c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	40023800 	.word	0x40023800
 800a5cc:	0800ffe4 	.word	0x0800ffe4

0800a5d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	220f      	movs	r2, #15
 800a5de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a5e0:	4b12      	ldr	r3, [pc, #72]	; (800a62c <HAL_RCC_GetClockConfig+0x5c>)
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	f003 0203 	and.w	r2, r3, #3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a5ec:	4b0f      	ldr	r3, [pc, #60]	; (800a62c <HAL_RCC_GetClockConfig+0x5c>)
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a5f8:	4b0c      	ldr	r3, [pc, #48]	; (800a62c <HAL_RCC_GetClockConfig+0x5c>)
 800a5fa:	689b      	ldr	r3, [r3, #8]
 800a5fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a604:	4b09      	ldr	r3, [pc, #36]	; (800a62c <HAL_RCC_GetClockConfig+0x5c>)
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	08db      	lsrs	r3, r3, #3
 800a60a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a612:	4b07      	ldr	r3, [pc, #28]	; (800a630 <HAL_RCC_GetClockConfig+0x60>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f003 020f 	and.w	r2, r3, #15
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	601a      	str	r2, [r3, #0]
}
 800a61e:	bf00      	nop
 800a620:	370c      	adds	r7, #12
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop
 800a62c:	40023800 	.word	0x40023800
 800a630:	40023c00 	.word	0x40023c00

0800a634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d101      	bne.n	800a646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a642:	2301      	movs	r3, #1
 800a644:	e01d      	b.n	800a682 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d106      	bne.n	800a660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2200      	movs	r2, #0
 800a656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f815 	bl	800a68a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2202      	movs	r2, #2
 800a664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681a      	ldr	r2, [r3, #0]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	3304      	adds	r3, #4
 800a670:	4619      	mov	r1, r3
 800a672:	4610      	mov	r0, r2
 800a674:	f000 f968 	bl	800a948 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	3708      	adds	r7, #8
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}

0800a68a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a68a:	b480      	push	{r7}
 800a68c:	b083      	sub	sp, #12
 800a68e:	af00      	add	r7, sp, #0
 800a690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a692:	bf00      	nop
 800a694:	370c      	adds	r7, #12
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr

0800a69e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a69e:	b480      	push	{r7}
 800a6a0:	b085      	sub	sp, #20
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68da      	ldr	r2, [r3, #12]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f042 0201 	orr.w	r2, r2, #1
 800a6b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	f003 0307 	and.w	r3, r3, #7
 800a6c0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2b06      	cmp	r3, #6
 800a6c6:	d007      	beq.n	800a6d8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f042 0201 	orr.w	r2, r2, #1
 800a6d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr

0800a6e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b082      	sub	sp, #8
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	691b      	ldr	r3, [r3, #16]
 800a6f4:	f003 0302 	and.w	r3, r3, #2
 800a6f8:	2b02      	cmp	r3, #2
 800a6fa:	d122      	bne.n	800a742 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	68db      	ldr	r3, [r3, #12]
 800a702:	f003 0302 	and.w	r3, r3, #2
 800a706:	2b02      	cmp	r3, #2
 800a708:	d11b      	bne.n	800a742 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f06f 0202 	mvn.w	r2, #2
 800a712:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2201      	movs	r2, #1
 800a718:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	f003 0303 	and.w	r3, r3, #3
 800a724:	2b00      	cmp	r3, #0
 800a726:	d003      	beq.n	800a730 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 f8ee 	bl	800a90a <HAL_TIM_IC_CaptureCallback>
 800a72e:	e005      	b.n	800a73c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 f8e0 	bl	800a8f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 f8f1 	bl	800a91e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	691b      	ldr	r3, [r3, #16]
 800a748:	f003 0304 	and.w	r3, r3, #4
 800a74c:	2b04      	cmp	r3, #4
 800a74e:	d122      	bne.n	800a796 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	f003 0304 	and.w	r3, r3, #4
 800a75a:	2b04      	cmp	r3, #4
 800a75c:	d11b      	bne.n	800a796 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f06f 0204 	mvn.w	r2, #4
 800a766:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2202      	movs	r2, #2
 800a76c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	699b      	ldr	r3, [r3, #24]
 800a774:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d003      	beq.n	800a784 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 f8c4 	bl	800a90a <HAL_TIM_IC_CaptureCallback>
 800a782:	e005      	b.n	800a790 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f8b6 	bl	800a8f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f000 f8c7 	bl	800a91e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	f003 0308 	and.w	r3, r3, #8
 800a7a0:	2b08      	cmp	r3, #8
 800a7a2:	d122      	bne.n	800a7ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f003 0308 	and.w	r3, r3, #8
 800a7ae:	2b08      	cmp	r3, #8
 800a7b0:	d11b      	bne.n	800a7ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f06f 0208 	mvn.w	r2, #8
 800a7ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2204      	movs	r2, #4
 800a7c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	69db      	ldr	r3, [r3, #28]
 800a7c8:	f003 0303 	and.w	r3, r3, #3
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d003      	beq.n	800a7d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 f89a 	bl	800a90a <HAL_TIM_IC_CaptureCallback>
 800a7d6:	e005      	b.n	800a7e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f000 f88c 	bl	800a8f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 f89d 	bl	800a91e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	691b      	ldr	r3, [r3, #16]
 800a7f0:	f003 0310 	and.w	r3, r3, #16
 800a7f4:	2b10      	cmp	r3, #16
 800a7f6:	d122      	bne.n	800a83e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	68db      	ldr	r3, [r3, #12]
 800a7fe:	f003 0310 	and.w	r3, r3, #16
 800a802:	2b10      	cmp	r3, #16
 800a804:	d11b      	bne.n	800a83e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f06f 0210 	mvn.w	r2, #16
 800a80e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2208      	movs	r2, #8
 800a814:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	69db      	ldr	r3, [r3, #28]
 800a81c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a820:	2b00      	cmp	r3, #0
 800a822:	d003      	beq.n	800a82c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 f870 	bl	800a90a <HAL_TIM_IC_CaptureCallback>
 800a82a:	e005      	b.n	800a838 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f862 	bl	800a8f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 f873 	bl	800a91e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	691b      	ldr	r3, [r3, #16]
 800a844:	f003 0301 	and.w	r3, r3, #1
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d10e      	bne.n	800a86a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	f003 0301 	and.w	r3, r3, #1
 800a856:	2b01      	cmp	r3, #1
 800a858:	d107      	bne.n	800a86a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f06f 0201 	mvn.w	r2, #1
 800a862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7f6 f997 	bl	8000b98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	691b      	ldr	r3, [r3, #16]
 800a870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a874:	2b80      	cmp	r3, #128	; 0x80
 800a876:	d10e      	bne.n	800a896 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a882:	2b80      	cmp	r3, #128	; 0x80
 800a884:	d107      	bne.n	800a896 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a88e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f903 	bl	800aa9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	691b      	ldr	r3, [r3, #16]
 800a89c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8a0:	2b40      	cmp	r3, #64	; 0x40
 800a8a2:	d10e      	bne.n	800a8c2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8ae:	2b40      	cmp	r3, #64	; 0x40
 800a8b0:	d107      	bne.n	800a8c2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a8ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f838 	bl	800a932 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	691b      	ldr	r3, [r3, #16]
 800a8c8:	f003 0320 	and.w	r3, r3, #32
 800a8cc:	2b20      	cmp	r3, #32
 800a8ce:	d10e      	bne.n	800a8ee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	f003 0320 	and.w	r3, r3, #32
 800a8da:	2b20      	cmp	r3, #32
 800a8dc:	d107      	bne.n	800a8ee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f06f 0220 	mvn.w	r2, #32
 800a8e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 f8cd 	bl	800aa88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a8ee:	bf00      	nop
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b083      	sub	sp, #12
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a8fe:	bf00      	nop
 800a900:	370c      	adds	r7, #12
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr

0800a90a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a90a:	b480      	push	{r7}
 800a90c:	b083      	sub	sp, #12
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a912:	bf00      	nop
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a91e:	b480      	push	{r7}
 800a920:	b083      	sub	sp, #12
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a926:	bf00      	nop
 800a928:	370c      	adds	r7, #12
 800a92a:	46bd      	mov	sp, r7
 800a92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a930:	4770      	bx	lr

0800a932 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a932:	b480      	push	{r7}
 800a934:	b083      	sub	sp, #12
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a93a:	bf00      	nop
 800a93c:	370c      	adds	r7, #12
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr
	...

0800a948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a948:	b480      	push	{r7}
 800a94a:	b085      	sub	sp, #20
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a40      	ldr	r2, [pc, #256]	; (800aa5c <TIM_Base_SetConfig+0x114>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d013      	beq.n	800a988 <TIM_Base_SetConfig+0x40>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a966:	d00f      	beq.n	800a988 <TIM_Base_SetConfig+0x40>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a3d      	ldr	r2, [pc, #244]	; (800aa60 <TIM_Base_SetConfig+0x118>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d00b      	beq.n	800a988 <TIM_Base_SetConfig+0x40>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a3c      	ldr	r2, [pc, #240]	; (800aa64 <TIM_Base_SetConfig+0x11c>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d007      	beq.n	800a988 <TIM_Base_SetConfig+0x40>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	4a3b      	ldr	r2, [pc, #236]	; (800aa68 <TIM_Base_SetConfig+0x120>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d003      	beq.n	800a988 <TIM_Base_SetConfig+0x40>
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	4a3a      	ldr	r2, [pc, #232]	; (800aa6c <TIM_Base_SetConfig+0x124>)
 800a984:	4293      	cmp	r3, r2
 800a986:	d108      	bne.n	800a99a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a98e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	4313      	orrs	r3, r2
 800a998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a2f      	ldr	r2, [pc, #188]	; (800aa5c <TIM_Base_SetConfig+0x114>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d02b      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9a8:	d027      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a2c      	ldr	r2, [pc, #176]	; (800aa60 <TIM_Base_SetConfig+0x118>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d023      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a2b      	ldr	r2, [pc, #172]	; (800aa64 <TIM_Base_SetConfig+0x11c>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d01f      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a2a      	ldr	r2, [pc, #168]	; (800aa68 <TIM_Base_SetConfig+0x120>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d01b      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a29      	ldr	r2, [pc, #164]	; (800aa6c <TIM_Base_SetConfig+0x124>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d017      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a28      	ldr	r2, [pc, #160]	; (800aa70 <TIM_Base_SetConfig+0x128>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d013      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4a27      	ldr	r2, [pc, #156]	; (800aa74 <TIM_Base_SetConfig+0x12c>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d00f      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a26      	ldr	r2, [pc, #152]	; (800aa78 <TIM_Base_SetConfig+0x130>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d00b      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	4a25      	ldr	r2, [pc, #148]	; (800aa7c <TIM_Base_SetConfig+0x134>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d007      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	4a24      	ldr	r2, [pc, #144]	; (800aa80 <TIM_Base_SetConfig+0x138>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d003      	beq.n	800a9fa <TIM_Base_SetConfig+0xb2>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	4a23      	ldr	r2, [pc, #140]	; (800aa84 <TIM_Base_SetConfig+0x13c>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d108      	bne.n	800aa0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	695b      	ldr	r3, [r3, #20]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	68fa      	ldr	r2, [r7, #12]
 800aa1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	689a      	ldr	r2, [r3, #8]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4a0a      	ldr	r2, [pc, #40]	; (800aa5c <TIM_Base_SetConfig+0x114>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d003      	beq.n	800aa40 <TIM_Base_SetConfig+0xf8>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a0c      	ldr	r2, [pc, #48]	; (800aa6c <TIM_Base_SetConfig+0x124>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d103      	bne.n	800aa48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	691a      	ldr	r2, [r3, #16]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	615a      	str	r2, [r3, #20]
}
 800aa4e:	bf00      	nop
 800aa50:	3714      	adds	r7, #20
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
 800aa5a:	bf00      	nop
 800aa5c:	40010000 	.word	0x40010000
 800aa60:	40000400 	.word	0x40000400
 800aa64:	40000800 	.word	0x40000800
 800aa68:	40000c00 	.word	0x40000c00
 800aa6c:	40010400 	.word	0x40010400
 800aa70:	40014000 	.word	0x40014000
 800aa74:	40014400 	.word	0x40014400
 800aa78:	40014800 	.word	0x40014800
 800aa7c:	40001800 	.word	0x40001800
 800aa80:	40001c00 	.word	0x40001c00
 800aa84:	40002000 	.word	0x40002000

0800aa88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aaa4:	bf00      	nop
 800aaa6:	370c      	adds	r7, #12
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr

0800aab0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aab0:	b084      	sub	sp, #16
 800aab2:	b580      	push	{r7, lr}
 800aab4:	b084      	sub	sp, #16
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	6078      	str	r0, [r7, #4]
 800aaba:	f107 001c 	add.w	r0, r7, #28
 800aabe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d122      	bne.n	800ab0e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aacc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800aadc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800aaf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d105      	bne.n	800ab02 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	68db      	ldr	r3, [r3, #12]
 800aafa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f001 fac6 	bl	800c094 <USB_CoreReset>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	73fb      	strb	r3, [r7, #15]
 800ab0c:	e01a      	b.n	800ab44 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f001 faba 	bl	800c094 <USB_CoreReset>
 800ab20:	4603      	mov	r3, r0
 800ab22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ab24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d106      	bne.n	800ab38 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab2e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	639a      	str	r2, [r3, #56]	; 0x38
 800ab36:	e005      	b.n	800ab44 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ab44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d10b      	bne.n	800ab62 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	f043 0206 	orr.w	r2, r3, #6
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	f043 0220 	orr.w	r2, r3, #32
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3710      	adds	r7, #16
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab6e:	b004      	add	sp, #16
 800ab70:	4770      	bx	lr
	...

0800ab74 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b087      	sub	sp, #28
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	60f8      	str	r0, [r7, #12]
 800ab7c:	60b9      	str	r1, [r7, #8]
 800ab7e:	4613      	mov	r3, r2
 800ab80:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ab82:	79fb      	ldrb	r3, [r7, #7]
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	d165      	bne.n	800ac54 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	4a41      	ldr	r2, [pc, #260]	; (800ac90 <USB_SetTurnaroundTime+0x11c>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d906      	bls.n	800ab9e <USB_SetTurnaroundTime+0x2a>
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	4a40      	ldr	r2, [pc, #256]	; (800ac94 <USB_SetTurnaroundTime+0x120>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d802      	bhi.n	800ab9e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ab98:	230f      	movs	r3, #15
 800ab9a:	617b      	str	r3, [r7, #20]
 800ab9c:	e062      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	4a3c      	ldr	r2, [pc, #240]	; (800ac94 <USB_SetTurnaroundTime+0x120>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d906      	bls.n	800abb4 <USB_SetTurnaroundTime+0x40>
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	4a3b      	ldr	r2, [pc, #236]	; (800ac98 <USB_SetTurnaroundTime+0x124>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d802      	bhi.n	800abb4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800abae:	230e      	movs	r3, #14
 800abb0:	617b      	str	r3, [r7, #20]
 800abb2:	e057      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	4a38      	ldr	r2, [pc, #224]	; (800ac98 <USB_SetTurnaroundTime+0x124>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d906      	bls.n	800abca <USB_SetTurnaroundTime+0x56>
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	4a37      	ldr	r2, [pc, #220]	; (800ac9c <USB_SetTurnaroundTime+0x128>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d802      	bhi.n	800abca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800abc4:	230d      	movs	r3, #13
 800abc6:	617b      	str	r3, [r7, #20]
 800abc8:	e04c      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	4a33      	ldr	r2, [pc, #204]	; (800ac9c <USB_SetTurnaroundTime+0x128>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d906      	bls.n	800abe0 <USB_SetTurnaroundTime+0x6c>
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	4a32      	ldr	r2, [pc, #200]	; (800aca0 <USB_SetTurnaroundTime+0x12c>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d802      	bhi.n	800abe0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800abda:	230c      	movs	r3, #12
 800abdc:	617b      	str	r3, [r7, #20]
 800abde:	e041      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	4a2f      	ldr	r2, [pc, #188]	; (800aca0 <USB_SetTurnaroundTime+0x12c>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d906      	bls.n	800abf6 <USB_SetTurnaroundTime+0x82>
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	4a2e      	ldr	r2, [pc, #184]	; (800aca4 <USB_SetTurnaroundTime+0x130>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d802      	bhi.n	800abf6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800abf0:	230b      	movs	r3, #11
 800abf2:	617b      	str	r3, [r7, #20]
 800abf4:	e036      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	4a2a      	ldr	r2, [pc, #168]	; (800aca4 <USB_SetTurnaroundTime+0x130>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d906      	bls.n	800ac0c <USB_SetTurnaroundTime+0x98>
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	4a29      	ldr	r2, [pc, #164]	; (800aca8 <USB_SetTurnaroundTime+0x134>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d802      	bhi.n	800ac0c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ac06:	230a      	movs	r3, #10
 800ac08:	617b      	str	r3, [r7, #20]
 800ac0a:	e02b      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	4a26      	ldr	r2, [pc, #152]	; (800aca8 <USB_SetTurnaroundTime+0x134>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d906      	bls.n	800ac22 <USB_SetTurnaroundTime+0xae>
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	4a25      	ldr	r2, [pc, #148]	; (800acac <USB_SetTurnaroundTime+0x138>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d802      	bhi.n	800ac22 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ac1c:	2309      	movs	r3, #9
 800ac1e:	617b      	str	r3, [r7, #20]
 800ac20:	e020      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	4a21      	ldr	r2, [pc, #132]	; (800acac <USB_SetTurnaroundTime+0x138>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d906      	bls.n	800ac38 <USB_SetTurnaroundTime+0xc4>
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	4a20      	ldr	r2, [pc, #128]	; (800acb0 <USB_SetTurnaroundTime+0x13c>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d802      	bhi.n	800ac38 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ac32:	2308      	movs	r3, #8
 800ac34:	617b      	str	r3, [r7, #20]
 800ac36:	e015      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	4a1d      	ldr	r2, [pc, #116]	; (800acb0 <USB_SetTurnaroundTime+0x13c>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d906      	bls.n	800ac4e <USB_SetTurnaroundTime+0xda>
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	4a1c      	ldr	r2, [pc, #112]	; (800acb4 <USB_SetTurnaroundTime+0x140>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d802      	bhi.n	800ac4e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ac48:	2307      	movs	r3, #7
 800ac4a:	617b      	str	r3, [r7, #20]
 800ac4c:	e00a      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ac4e:	2306      	movs	r3, #6
 800ac50:	617b      	str	r3, [r7, #20]
 800ac52:	e007      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ac54:	79fb      	ldrb	r3, [r7, #7]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d102      	bne.n	800ac60 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ac5a:	2309      	movs	r3, #9
 800ac5c:	617b      	str	r3, [r7, #20]
 800ac5e:	e001      	b.n	800ac64 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ac60:	2309      	movs	r3, #9
 800ac62:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	68da      	ldr	r2, [r3, #12]
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	029b      	lsls	r3, r3, #10
 800ac78:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800ac7c:	431a      	orrs	r2, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ac82:	2300      	movs	r3, #0
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	371c      	adds	r7, #28
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr
 800ac90:	00d8acbf 	.word	0x00d8acbf
 800ac94:	00e4e1bf 	.word	0x00e4e1bf
 800ac98:	00f423ff 	.word	0x00f423ff
 800ac9c:	0106737f 	.word	0x0106737f
 800aca0:	011a499f 	.word	0x011a499f
 800aca4:	01312cff 	.word	0x01312cff
 800aca8:	014ca43f 	.word	0x014ca43f
 800acac:	016e35ff 	.word	0x016e35ff
 800acb0:	01a6ab1f 	.word	0x01a6ab1f
 800acb4:	01e847ff 	.word	0x01e847ff

0800acb8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	f043 0201 	orr.w	r2, r3, #1
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	370c      	adds	r7, #12
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr

0800acda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800acda:	b480      	push	{r7}
 800acdc:	b083      	sub	sp, #12
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f023 0201 	bic.w	r2, r3, #1
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800acee:	2300      	movs	r3, #0
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	370c      	adds	r7, #12
 800acf4:	46bd      	mov	sp, r7
 800acf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfa:	4770      	bx	lr

0800acfc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b082      	sub	sp, #8
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	460b      	mov	r3, r1
 800ad06:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	68db      	ldr	r3, [r3, #12]
 800ad0c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ad14:	78fb      	ldrb	r3, [r7, #3]
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d106      	bne.n	800ad28 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	60da      	str	r2, [r3, #12]
 800ad26:	e00b      	b.n	800ad40 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ad28:	78fb      	ldrb	r3, [r7, #3]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d106      	bne.n	800ad3c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	68db      	ldr	r3, [r3, #12]
 800ad32:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	60da      	str	r2, [r3, #12]
 800ad3a:	e001      	b.n	800ad40 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e003      	b.n	800ad48 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800ad40:	2032      	movs	r0, #50	; 0x32
 800ad42:	f7fa f9ed 	bl	8005120 <HAL_Delay>

  return HAL_OK;
 800ad46:	2300      	movs	r3, #0
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3708      	adds	r7, #8
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	bd80      	pop	{r7, pc}

0800ad50 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ad50:	b084      	sub	sp, #16
 800ad52:	b580      	push	{r7, lr}
 800ad54:	b086      	sub	sp, #24
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	6078      	str	r0, [r7, #4]
 800ad5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ad5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ad62:	2300      	movs	r3, #0
 800ad64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	613b      	str	r3, [r7, #16]
 800ad6e:	e009      	b.n	800ad84 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	3340      	adds	r3, #64	; 0x40
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	3301      	adds	r3, #1
 800ad82:	613b      	str	r3, [r7, #16]
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	2b0e      	cmp	r3, #14
 800ad88:	d9f2      	bls.n	800ad70 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ad8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d11c      	bne.n	800adca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad9e:	f043 0302 	orr.w	r3, r3, #2
 800ada2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adb4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adc0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	639a      	str	r2, [r3, #56]	; 0x38
 800adc8:	e00b      	b.n	800ade2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adce:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adda:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ade8:	461a      	mov	r2, r3
 800adea:	2300      	movs	r3, #0
 800adec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adf4:	4619      	mov	r1, r3
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adfc:	461a      	mov	r2, r3
 800adfe:	680b      	ldr	r3, [r1, #0]
 800ae00:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ae02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d10c      	bne.n	800ae22 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ae08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d104      	bne.n	800ae18 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ae0e:	2100      	movs	r1, #0
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 f949 	bl	800b0a8 <USB_SetDevSpeed>
 800ae16:	e008      	b.n	800ae2a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ae18:	2101      	movs	r1, #1
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 f944 	bl	800b0a8 <USB_SetDevSpeed>
 800ae20:	e003      	b.n	800ae2a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ae22:	2103      	movs	r1, #3
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 f93f 	bl	800b0a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ae2a:	2110      	movs	r1, #16
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f000 f8f3 	bl	800b018 <USB_FlushTxFifo>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d001      	beq.n	800ae3c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 f911 	bl	800b064 <USB_FlushRxFifo>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d001      	beq.n	800ae4c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae52:	461a      	mov	r2, r3
 800ae54:	2300      	movs	r3, #0
 800ae56:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae5e:	461a      	mov	r2, r3
 800ae60:	2300      	movs	r3, #0
 800ae62:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae70:	2300      	movs	r3, #0
 800ae72:	613b      	str	r3, [r7, #16]
 800ae74:	e043      	b.n	800aefe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	015a      	lsls	r2, r3, #5
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae8c:	d118      	bne.n	800aec0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d10a      	bne.n	800aeaa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aea0:	461a      	mov	r2, r3
 800aea2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800aea6:	6013      	str	r3, [r2, #0]
 800aea8:	e013      	b.n	800aed2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800aeaa:	693b      	ldr	r3, [r7, #16]
 800aeac:	015a      	lsls	r2, r3, #5
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	4413      	add	r3, r2
 800aeb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	e008      	b.n	800aed2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aecc:	461a      	mov	r2, r3
 800aece:	2300      	movs	r3, #0
 800aed0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	015a      	lsls	r2, r3, #5
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4413      	add	r3, r2
 800aeda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aede:	461a      	mov	r2, r3
 800aee0:	2300      	movs	r3, #0
 800aee2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aef0:	461a      	mov	r2, r3
 800aef2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800aef6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	3301      	adds	r3, #1
 800aefc:	613b      	str	r3, [r7, #16]
 800aefe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af00:	693a      	ldr	r2, [r7, #16]
 800af02:	429a      	cmp	r2, r3
 800af04:	d3b7      	bcc.n	800ae76 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af06:	2300      	movs	r3, #0
 800af08:	613b      	str	r3, [r7, #16]
 800af0a:	e043      	b.n	800af94 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	015a      	lsls	r2, r3, #5
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	4413      	add	r3, r2
 800af14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af22:	d118      	bne.n	800af56 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d10a      	bne.n	800af40 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800af2a:	693b      	ldr	r3, [r7, #16]
 800af2c:	015a      	lsls	r2, r3, #5
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	4413      	add	r3, r2
 800af32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af36:	461a      	mov	r2, r3
 800af38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800af3c:	6013      	str	r3, [r2, #0]
 800af3e:	e013      	b.n	800af68 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	015a      	lsls	r2, r3, #5
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	4413      	add	r3, r2
 800af48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af4c:	461a      	mov	r2, r3
 800af4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	e008      	b.n	800af68 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	015a      	lsls	r2, r3, #5
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	4413      	add	r3, r2
 800af5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af62:	461a      	mov	r2, r3
 800af64:	2300      	movs	r3, #0
 800af66:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	015a      	lsls	r2, r3, #5
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	4413      	add	r3, r2
 800af70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af74:	461a      	mov	r2, r3
 800af76:	2300      	movs	r3, #0
 800af78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	015a      	lsls	r2, r3, #5
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	4413      	add	r3, r2
 800af82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af86:	461a      	mov	r2, r3
 800af88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800af8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	3301      	adds	r3, #1
 800af92:	613b      	str	r3, [r7, #16]
 800af94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af96:	693a      	ldr	r2, [r7, #16]
 800af98:	429a      	cmp	r2, r3
 800af9a:	d3b7      	bcc.n	800af0c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afa2:	691b      	ldr	r3, [r3, #16]
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800afaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800afae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2200      	movs	r2, #0
 800afb4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800afbc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800afbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d105      	bne.n	800afd0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	699b      	ldr	r3, [r3, #24]
 800afc8:	f043 0210 	orr.w	r2, r3, #16
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	699a      	ldr	r2, [r3, #24]
 800afd4:	4b0f      	ldr	r3, [pc, #60]	; (800b014 <USB_DevInit+0x2c4>)
 800afd6:	4313      	orrs	r3, r2
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800afdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d005      	beq.n	800afee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	699b      	ldr	r3, [r3, #24]
 800afe6:	f043 0208 	orr.w	r2, r3, #8
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800afee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d107      	bne.n	800b004 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	699b      	ldr	r3, [r3, #24]
 800aff8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800affc:	f043 0304 	orr.w	r3, r3, #4
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b004:	7dfb      	ldrb	r3, [r7, #23]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3718      	adds	r7, #24
 800b00a:	46bd      	mov	sp, r7
 800b00c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b010:	b004      	add	sp, #16
 800b012:	4770      	bx	lr
 800b014:	803c3800 	.word	0x803c3800

0800b018 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b018:	b480      	push	{r7}
 800b01a:	b085      	sub	sp, #20
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
 800b020:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800b022:	2300      	movs	r3, #0
 800b024:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	019b      	lsls	r3, r3, #6
 800b02a:	f043 0220 	orr.w	r2, r3, #32
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	3301      	adds	r3, #1
 800b036:	60fb      	str	r3, [r7, #12]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	4a09      	ldr	r2, [pc, #36]	; (800b060 <USB_FlushTxFifo+0x48>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d901      	bls.n	800b044 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800b040:	2303      	movs	r3, #3
 800b042:	e006      	b.n	800b052 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	f003 0320 	and.w	r3, r3, #32
 800b04c:	2b20      	cmp	r3, #32
 800b04e:	d0f0      	beq.n	800b032 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800b050:	2300      	movs	r3, #0
}
 800b052:	4618      	mov	r0, r3
 800b054:	3714      	adds	r7, #20
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop
 800b060:	00030d40 	.word	0x00030d40

0800b064 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800b06c:	2300      	movs	r3, #0
 800b06e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2210      	movs	r2, #16
 800b074:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	3301      	adds	r3, #1
 800b07a:	60fb      	str	r3, [r7, #12]
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	4a09      	ldr	r2, [pc, #36]	; (800b0a4 <USB_FlushRxFifo+0x40>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d901      	bls.n	800b088 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800b084:	2303      	movs	r3, #3
 800b086:	e006      	b.n	800b096 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	691b      	ldr	r3, [r3, #16]
 800b08c:	f003 0310 	and.w	r3, r3, #16
 800b090:	2b10      	cmp	r3, #16
 800b092:	d0f0      	beq.n	800b076 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3714      	adds	r7, #20
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	00030d40 	.word	0x00030d40

0800b0a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	78fb      	ldrb	r3, [r7, #3]
 800b0c2:	68f9      	ldr	r1, [r7, #12]
 800b0c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3714      	adds	r7, #20
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr

0800b0da <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b0da:	b480      	push	{r7}
 800b0dc:	b087      	sub	sp, #28
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f003 0306 	and.w	r3, r3, #6
 800b0f2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d102      	bne.n	800b100 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	75fb      	strb	r3, [r7, #23]
 800b0fe:	e00a      	b.n	800b116 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2b02      	cmp	r3, #2
 800b104:	d002      	beq.n	800b10c <USB_GetDevSpeed+0x32>
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2b06      	cmp	r3, #6
 800b10a:	d102      	bne.n	800b112 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b10c:	2302      	movs	r3, #2
 800b10e:	75fb      	strb	r3, [r7, #23]
 800b110:	e001      	b.n	800b116 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b112:	230f      	movs	r3, #15
 800b114:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b116:	7dfb      	ldrb	r3, [r7, #23]
}
 800b118:	4618      	mov	r0, r3
 800b11a:	371c      	adds	r7, #28
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b124:	b480      	push	{r7}
 800b126:	b085      	sub	sp, #20
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	785b      	ldrb	r3, [r3, #1]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d13a      	bne.n	800b1b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b146:	69da      	ldr	r2, [r3, #28]
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	f003 030f 	and.w	r3, r3, #15
 800b150:	2101      	movs	r1, #1
 800b152:	fa01 f303 	lsl.w	r3, r1, r3
 800b156:	b29b      	uxth	r3, r3
 800b158:	68f9      	ldr	r1, [r7, #12]
 800b15a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b15e:	4313      	orrs	r3, r2
 800b160:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	015a      	lsls	r2, r3, #5
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	4413      	add	r3, r2
 800b16a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b174:	2b00      	cmp	r3, #0
 800b176:	d155      	bne.n	800b224 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	015a      	lsls	r2, r3, #5
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	4413      	add	r3, r2
 800b180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	689b      	ldr	r3, [r3, #8]
 800b18a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	78db      	ldrb	r3, [r3, #3]
 800b192:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b194:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	059b      	lsls	r3, r3, #22
 800b19a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b19c:	4313      	orrs	r3, r2
 800b19e:	68ba      	ldr	r2, [r7, #8]
 800b1a0:	0151      	lsls	r1, r2, #5
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	440a      	add	r2, r1
 800b1a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1b2:	6013      	str	r3, [r2, #0]
 800b1b4:	e036      	b.n	800b224 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1bc:	69da      	ldr	r2, [r3, #28]
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	f003 030f 	and.w	r3, r3, #15
 800b1c6:	2101      	movs	r1, #1
 800b1c8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1cc:	041b      	lsls	r3, r3, #16
 800b1ce:	68f9      	ldr	r1, [r7, #12]
 800b1d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	015a      	lsls	r2, r3, #5
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	4413      	add	r3, r2
 800b1e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d11a      	bne.n	800b224 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	015a      	lsls	r2, r3, #5
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	4413      	add	r3, r2
 800b1f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1fa:	681a      	ldr	r2, [r3, #0]
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	689b      	ldr	r3, [r3, #8]
 800b200:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	78db      	ldrb	r3, [r3, #3]
 800b208:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b20a:	430b      	orrs	r3, r1
 800b20c:	4313      	orrs	r3, r2
 800b20e:	68ba      	ldr	r2, [r7, #8]
 800b210:	0151      	lsls	r1, r2, #5
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	440a      	add	r2, r1
 800b216:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b21a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b21e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b222:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	3714      	adds	r7, #20
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr
	...

0800b234 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	785b      	ldrb	r3, [r3, #1]
 800b24c:	2b01      	cmp	r3, #1
 800b24e:	d161      	bne.n	800b314 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	015a      	lsls	r2, r3, #5
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	4413      	add	r3, r2
 800b258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b262:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b266:	d11f      	bne.n	800b2a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	68ba      	ldr	r2, [r7, #8]
 800b278:	0151      	lsls	r1, r2, #5
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	440a      	add	r2, r1
 800b27e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b282:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b286:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	015a      	lsls	r2, r3, #5
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	4413      	add	r3, r2
 800b290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	0151      	lsls	r1, r2, #5
 800b29a:	68fa      	ldr	r2, [r7, #12]
 800b29c:	440a      	add	r2, r1
 800b29e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b2a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	781b      	ldrb	r3, [r3, #0]
 800b2b4:	f003 030f 	and.w	r3, r3, #15
 800b2b8:	2101      	movs	r1, #1
 800b2ba:	fa01 f303 	lsl.w	r3, r1, r3
 800b2be:	b29b      	uxth	r3, r3
 800b2c0:	43db      	mvns	r3, r3
 800b2c2:	68f9      	ldr	r1, [r7, #12]
 800b2c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2d2:	69da      	ldr	r2, [r3, #28]
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	f003 030f 	and.w	r3, r3, #15
 800b2dc:	2101      	movs	r1, #1
 800b2de:	fa01 f303 	lsl.w	r3, r1, r3
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	43db      	mvns	r3, r3
 800b2e6:	68f9      	ldr	r1, [r7, #12]
 800b2e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2ec:	4013      	ands	r3, r2
 800b2ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	015a      	lsls	r2, r3, #5
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	0159      	lsls	r1, r3, #5
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	440b      	add	r3, r1
 800b306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b30a:	4619      	mov	r1, r3
 800b30c:	4b35      	ldr	r3, [pc, #212]	; (800b3e4 <USB_DeactivateEndpoint+0x1b0>)
 800b30e:	4013      	ands	r3, r2
 800b310:	600b      	str	r3, [r1, #0]
 800b312:	e060      	b.n	800b3d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	015a      	lsls	r2, r3, #5
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	4413      	add	r3, r2
 800b31c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b326:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b32a:	d11f      	bne.n	800b36c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	015a      	lsls	r2, r3, #5
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	4413      	add	r3, r2
 800b334:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	0151      	lsls	r1, r2, #5
 800b33e:	68fa      	ldr	r2, [r7, #12]
 800b340:	440a      	add	r2, r1
 800b342:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b346:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b34a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	015a      	lsls	r2, r3, #5
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	4413      	add	r3, r2
 800b354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	68ba      	ldr	r2, [r7, #8]
 800b35c:	0151      	lsls	r1, r2, #5
 800b35e:	68fa      	ldr	r2, [r7, #12]
 800b360:	440a      	add	r2, r1
 800b362:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b366:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b36a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b372:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	f003 030f 	and.w	r3, r3, #15
 800b37c:	2101      	movs	r1, #1
 800b37e:	fa01 f303 	lsl.w	r3, r1, r3
 800b382:	041b      	lsls	r3, r3, #16
 800b384:	43db      	mvns	r3, r3
 800b386:	68f9      	ldr	r1, [r7, #12]
 800b388:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b38c:	4013      	ands	r3, r2
 800b38e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b396:	69da      	ldr	r2, [r3, #28]
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	f003 030f 	and.w	r3, r3, #15
 800b3a0:	2101      	movs	r1, #1
 800b3a2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3a6:	041b      	lsls	r3, r3, #16
 800b3a8:	43db      	mvns	r3, r3
 800b3aa:	68f9      	ldr	r1, [r7, #12]
 800b3ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b3b0:	4013      	ands	r3, r2
 800b3b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	015a      	lsls	r2, r3, #5
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	4413      	add	r3, r2
 800b3bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3c0:	681a      	ldr	r2, [r3, #0]
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	0159      	lsls	r1, r3, #5
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	440b      	add	r3, r1
 800b3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	4b05      	ldr	r3, [pc, #20]	; (800b3e8 <USB_DeactivateEndpoint+0x1b4>)
 800b3d2:	4013      	ands	r3, r2
 800b3d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b3d6:	2300      	movs	r3, #0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3714      	adds	r7, #20
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr
 800b3e4:	ec337800 	.word	0xec337800
 800b3e8:	eff37800 	.word	0xeff37800

0800b3ec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b08a      	sub	sp, #40	; 0x28
 800b3f0:	af02      	add	r7, sp, #8
 800b3f2:	60f8      	str	r0, [r7, #12]
 800b3f4:	60b9      	str	r1, [r7, #8]
 800b3f6:	4613      	mov	r3, r2
 800b3f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	781b      	ldrb	r3, [r3, #0]
 800b402:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	785b      	ldrb	r3, [r3, #1]
 800b408:	2b01      	cmp	r3, #1
 800b40a:	f040 815c 	bne.w	800b6c6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d132      	bne.n	800b47c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	015a      	lsls	r2, r3, #5
 800b41a:	69fb      	ldr	r3, [r7, #28]
 800b41c:	4413      	add	r3, r2
 800b41e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b422:	691b      	ldr	r3, [r3, #16]
 800b424:	69ba      	ldr	r2, [r7, #24]
 800b426:	0151      	lsls	r1, r2, #5
 800b428:	69fa      	ldr	r2, [r7, #28]
 800b42a:	440a      	add	r2, r1
 800b42c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b430:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b434:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b438:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	015a      	lsls	r2, r3, #5
 800b43e:	69fb      	ldr	r3, [r7, #28]
 800b440:	4413      	add	r3, r2
 800b442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b446:	691b      	ldr	r3, [r3, #16]
 800b448:	69ba      	ldr	r2, [r7, #24]
 800b44a:	0151      	lsls	r1, r2, #5
 800b44c:	69fa      	ldr	r2, [r7, #28]
 800b44e:	440a      	add	r2, r1
 800b450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b458:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	015a      	lsls	r2, r3, #5
 800b45e:	69fb      	ldr	r3, [r7, #28]
 800b460:	4413      	add	r3, r2
 800b462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b466:	691b      	ldr	r3, [r3, #16]
 800b468:	69ba      	ldr	r2, [r7, #24]
 800b46a:	0151      	lsls	r1, r2, #5
 800b46c:	69fa      	ldr	r2, [r7, #28]
 800b46e:	440a      	add	r2, r1
 800b470:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b474:	0cdb      	lsrs	r3, r3, #19
 800b476:	04db      	lsls	r3, r3, #19
 800b478:	6113      	str	r3, [r2, #16]
 800b47a:	e074      	b.n	800b566 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b47c:	69bb      	ldr	r3, [r7, #24]
 800b47e:	015a      	lsls	r2, r3, #5
 800b480:	69fb      	ldr	r3, [r7, #28]
 800b482:	4413      	add	r3, r2
 800b484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b488:	691b      	ldr	r3, [r3, #16]
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	0151      	lsls	r1, r2, #5
 800b48e:	69fa      	ldr	r2, [r7, #28]
 800b490:	440a      	add	r2, r1
 800b492:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b496:	0cdb      	lsrs	r3, r3, #19
 800b498:	04db      	lsls	r3, r3, #19
 800b49a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b49c:	69bb      	ldr	r3, [r7, #24]
 800b49e:	015a      	lsls	r2, r3, #5
 800b4a0:	69fb      	ldr	r3, [r7, #28]
 800b4a2:	4413      	add	r3, r2
 800b4a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4a8:	691b      	ldr	r3, [r3, #16]
 800b4aa:	69ba      	ldr	r2, [r7, #24]
 800b4ac:	0151      	lsls	r1, r2, #5
 800b4ae:	69fa      	ldr	r2, [r7, #28]
 800b4b0:	440a      	add	r2, r1
 800b4b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4b6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b4ba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b4be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b4c0:	69bb      	ldr	r3, [r7, #24]
 800b4c2:	015a      	lsls	r2, r3, #5
 800b4c4:	69fb      	ldr	r3, [r7, #28]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4cc:	691a      	ldr	r2, [r3, #16]
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	6959      	ldr	r1, [r3, #20]
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	689b      	ldr	r3, [r3, #8]
 800b4d6:	440b      	add	r3, r1
 800b4d8:	1e59      	subs	r1, r3, #1
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	689b      	ldr	r3, [r3, #8]
 800b4de:	fbb1 f3f3 	udiv	r3, r1, r3
 800b4e2:	04d9      	lsls	r1, r3, #19
 800b4e4:	4b9d      	ldr	r3, [pc, #628]	; (800b75c <USB_EPStartXfer+0x370>)
 800b4e6:	400b      	ands	r3, r1
 800b4e8:	69b9      	ldr	r1, [r7, #24]
 800b4ea:	0148      	lsls	r0, r1, #5
 800b4ec:	69f9      	ldr	r1, [r7, #28]
 800b4ee:	4401      	add	r1, r0
 800b4f0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b4f8:	69bb      	ldr	r3, [r7, #24]
 800b4fa:	015a      	lsls	r2, r3, #5
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b504:	691a      	ldr	r2, [r3, #16]
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	695b      	ldr	r3, [r3, #20]
 800b50a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b50e:	69b9      	ldr	r1, [r7, #24]
 800b510:	0148      	lsls	r0, r1, #5
 800b512:	69f9      	ldr	r1, [r7, #28]
 800b514:	4401      	add	r1, r0
 800b516:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b51a:	4313      	orrs	r3, r2
 800b51c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	78db      	ldrb	r3, [r3, #3]
 800b522:	2b01      	cmp	r3, #1
 800b524:	d11f      	bne.n	800b566 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b526:	69bb      	ldr	r3, [r7, #24]
 800b528:	015a      	lsls	r2, r3, #5
 800b52a:	69fb      	ldr	r3, [r7, #28]
 800b52c:	4413      	add	r3, r2
 800b52e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b532:	691b      	ldr	r3, [r3, #16]
 800b534:	69ba      	ldr	r2, [r7, #24]
 800b536:	0151      	lsls	r1, r2, #5
 800b538:	69fa      	ldr	r2, [r7, #28]
 800b53a:	440a      	add	r2, r1
 800b53c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b540:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b544:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	015a      	lsls	r2, r3, #5
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	4413      	add	r3, r2
 800b54e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	69ba      	ldr	r2, [r7, #24]
 800b556:	0151      	lsls	r1, r2, #5
 800b558:	69fa      	ldr	r2, [r7, #28]
 800b55a:	440a      	add	r2, r1
 800b55c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b560:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b564:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b566:	79fb      	ldrb	r3, [r7, #7]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d14b      	bne.n	800b604 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	691b      	ldr	r3, [r3, #16]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d009      	beq.n	800b588 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	015a      	lsls	r2, r3, #5
 800b578:	69fb      	ldr	r3, [r7, #28]
 800b57a:	4413      	add	r3, r2
 800b57c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b580:	461a      	mov	r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	691b      	ldr	r3, [r3, #16]
 800b586:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	78db      	ldrb	r3, [r3, #3]
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d128      	bne.n	800b5e2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d110      	bne.n	800b5c2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b5a0:	69bb      	ldr	r3, [r7, #24]
 800b5a2:	015a      	lsls	r2, r3, #5
 800b5a4:	69fb      	ldr	r3, [r7, #28]
 800b5a6:	4413      	add	r3, r2
 800b5a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	69ba      	ldr	r2, [r7, #24]
 800b5b0:	0151      	lsls	r1, r2, #5
 800b5b2:	69fa      	ldr	r2, [r7, #28]
 800b5b4:	440a      	add	r2, r1
 800b5b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b5be:	6013      	str	r3, [r2, #0]
 800b5c0:	e00f      	b.n	800b5e2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b5c2:	69bb      	ldr	r3, [r7, #24]
 800b5c4:	015a      	lsls	r2, r3, #5
 800b5c6:	69fb      	ldr	r3, [r7, #28]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	69ba      	ldr	r2, [r7, #24]
 800b5d2:	0151      	lsls	r1, r2, #5
 800b5d4:	69fa      	ldr	r2, [r7, #28]
 800b5d6:	440a      	add	r2, r1
 800b5d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5e0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	015a      	lsls	r2, r3, #5
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	4413      	add	r3, r2
 800b5ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	69ba      	ldr	r2, [r7, #24]
 800b5f2:	0151      	lsls	r1, r2, #5
 800b5f4:	69fa      	ldr	r2, [r7, #28]
 800b5f6:	440a      	add	r2, r1
 800b5f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5fc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b600:	6013      	str	r3, [r2, #0]
 800b602:	e12f      	b.n	800b864 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	015a      	lsls	r2, r3, #5
 800b608:	69fb      	ldr	r3, [r7, #28]
 800b60a:	4413      	add	r3, r2
 800b60c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	69ba      	ldr	r2, [r7, #24]
 800b614:	0151      	lsls	r1, r2, #5
 800b616:	69fa      	ldr	r2, [r7, #28]
 800b618:	440a      	add	r2, r1
 800b61a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b61e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b622:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	78db      	ldrb	r3, [r3, #3]
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d015      	beq.n	800b658 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	695b      	ldr	r3, [r3, #20]
 800b630:	2b00      	cmp	r3, #0
 800b632:	f000 8117 	beq.w	800b864 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b636:	69fb      	ldr	r3, [r7, #28]
 800b638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b63c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	f003 030f 	and.w	r3, r3, #15
 800b646:	2101      	movs	r1, #1
 800b648:	fa01 f303 	lsl.w	r3, r1, r3
 800b64c:	69f9      	ldr	r1, [r7, #28]
 800b64e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b652:	4313      	orrs	r3, r2
 800b654:	634b      	str	r3, [r1, #52]	; 0x34
 800b656:	e105      	b.n	800b864 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b658:	69fb      	ldr	r3, [r7, #28]
 800b65a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b65e:	689b      	ldr	r3, [r3, #8]
 800b660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b664:	2b00      	cmp	r3, #0
 800b666:	d110      	bne.n	800b68a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b668:	69bb      	ldr	r3, [r7, #24]
 800b66a:	015a      	lsls	r2, r3, #5
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	4413      	add	r3, r2
 800b670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	69ba      	ldr	r2, [r7, #24]
 800b678:	0151      	lsls	r1, r2, #5
 800b67a:	69fa      	ldr	r2, [r7, #28]
 800b67c:	440a      	add	r2, r1
 800b67e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b682:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b686:	6013      	str	r3, [r2, #0]
 800b688:	e00f      	b.n	800b6aa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b68a:	69bb      	ldr	r3, [r7, #24]
 800b68c:	015a      	lsls	r2, r3, #5
 800b68e:	69fb      	ldr	r3, [r7, #28]
 800b690:	4413      	add	r3, r2
 800b692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	69ba      	ldr	r2, [r7, #24]
 800b69a:	0151      	lsls	r1, r2, #5
 800b69c:	69fa      	ldr	r2, [r7, #28]
 800b69e:	440a      	add	r2, r1
 800b6a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6a8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	68d9      	ldr	r1, [r3, #12]
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	781a      	ldrb	r2, [r3, #0]
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	695b      	ldr	r3, [r3, #20]
 800b6b6:	b298      	uxth	r0, r3
 800b6b8:	79fb      	ldrb	r3, [r7, #7]
 800b6ba:	9300      	str	r3, [sp, #0]
 800b6bc:	4603      	mov	r3, r0
 800b6be:	68f8      	ldr	r0, [r7, #12]
 800b6c0:	f000 fa2b 	bl	800bb1a <USB_WritePacket>
 800b6c4:	e0ce      	b.n	800b864 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	015a      	lsls	r2, r3, #5
 800b6ca:	69fb      	ldr	r3, [r7, #28]
 800b6cc:	4413      	add	r3, r2
 800b6ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	69ba      	ldr	r2, [r7, #24]
 800b6d6:	0151      	lsls	r1, r2, #5
 800b6d8:	69fa      	ldr	r2, [r7, #28]
 800b6da:	440a      	add	r2, r1
 800b6dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6e0:	0cdb      	lsrs	r3, r3, #19
 800b6e2:	04db      	lsls	r3, r3, #19
 800b6e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	015a      	lsls	r2, r3, #5
 800b6ea:	69fb      	ldr	r3, [r7, #28]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f2:	691b      	ldr	r3, [r3, #16]
 800b6f4:	69ba      	ldr	r2, [r7, #24]
 800b6f6:	0151      	lsls	r1, r2, #5
 800b6f8:	69fa      	ldr	r2, [r7, #28]
 800b6fa:	440a      	add	r2, r1
 800b6fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b700:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b704:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b708:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	695b      	ldr	r3, [r3, #20]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d126      	bne.n	800b760 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b712:	69bb      	ldr	r3, [r7, #24]
 800b714:	015a      	lsls	r2, r3, #5
 800b716:	69fb      	ldr	r3, [r7, #28]
 800b718:	4413      	add	r3, r2
 800b71a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b71e:	691a      	ldr	r2, [r3, #16]
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	689b      	ldr	r3, [r3, #8]
 800b724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b728:	69b9      	ldr	r1, [r7, #24]
 800b72a:	0148      	lsls	r0, r1, #5
 800b72c:	69f9      	ldr	r1, [r7, #28]
 800b72e:	4401      	add	r1, r0
 800b730:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b734:	4313      	orrs	r3, r2
 800b736:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	015a      	lsls	r2, r3, #5
 800b73c:	69fb      	ldr	r3, [r7, #28]
 800b73e:	4413      	add	r3, r2
 800b740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b744:	691b      	ldr	r3, [r3, #16]
 800b746:	69ba      	ldr	r2, [r7, #24]
 800b748:	0151      	lsls	r1, r2, #5
 800b74a:	69fa      	ldr	r2, [r7, #28]
 800b74c:	440a      	add	r2, r1
 800b74e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b752:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b756:	6113      	str	r3, [r2, #16]
 800b758:	e036      	b.n	800b7c8 <USB_EPStartXfer+0x3dc>
 800b75a:	bf00      	nop
 800b75c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	695a      	ldr	r2, [r3, #20]
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	4413      	add	r3, r2
 800b76a:	1e5a      	subs	r2, r3, #1
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	fbb2 f3f3 	udiv	r3, r2, r3
 800b774:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b776:	69bb      	ldr	r3, [r7, #24]
 800b778:	015a      	lsls	r2, r3, #5
 800b77a:	69fb      	ldr	r3, [r7, #28]
 800b77c:	4413      	add	r3, r2
 800b77e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b782:	691a      	ldr	r2, [r3, #16]
 800b784:	8afb      	ldrh	r3, [r7, #22]
 800b786:	04d9      	lsls	r1, r3, #19
 800b788:	4b39      	ldr	r3, [pc, #228]	; (800b870 <USB_EPStartXfer+0x484>)
 800b78a:	400b      	ands	r3, r1
 800b78c:	69b9      	ldr	r1, [r7, #24]
 800b78e:	0148      	lsls	r0, r1, #5
 800b790:	69f9      	ldr	r1, [r7, #28]
 800b792:	4401      	add	r1, r0
 800b794:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b798:	4313      	orrs	r3, r2
 800b79a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b79c:	69bb      	ldr	r3, [r7, #24]
 800b79e:	015a      	lsls	r2, r3, #5
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	4413      	add	r3, r2
 800b7a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7a8:	691a      	ldr	r2, [r3, #16]
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	689b      	ldr	r3, [r3, #8]
 800b7ae:	8af9      	ldrh	r1, [r7, #22]
 800b7b0:	fb01 f303 	mul.w	r3, r1, r3
 800b7b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b7b8:	69b9      	ldr	r1, [r7, #24]
 800b7ba:	0148      	lsls	r0, r1, #5
 800b7bc:	69f9      	ldr	r1, [r7, #28]
 800b7be:	4401      	add	r1, r0
 800b7c0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b7c8:	79fb      	ldrb	r3, [r7, #7]
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d10d      	bne.n	800b7ea <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d009      	beq.n	800b7ea <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	68d9      	ldr	r1, [r3, #12]
 800b7da:	69bb      	ldr	r3, [r7, #24]
 800b7dc:	015a      	lsls	r2, r3, #5
 800b7de:	69fb      	ldr	r3, [r7, #28]
 800b7e0:	4413      	add	r3, r2
 800b7e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7e6:	460a      	mov	r2, r1
 800b7e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	78db      	ldrb	r3, [r3, #3]
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d128      	bne.n	800b844 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7f8:	689b      	ldr	r3, [r3, #8]
 800b7fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d110      	bne.n	800b824 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b802:	69bb      	ldr	r3, [r7, #24]
 800b804:	015a      	lsls	r2, r3, #5
 800b806:	69fb      	ldr	r3, [r7, #28]
 800b808:	4413      	add	r3, r2
 800b80a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	69ba      	ldr	r2, [r7, #24]
 800b812:	0151      	lsls	r1, r2, #5
 800b814:	69fa      	ldr	r2, [r7, #28]
 800b816:	440a      	add	r2, r1
 800b818:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b81c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b820:	6013      	str	r3, [r2, #0]
 800b822:	e00f      	b.n	800b844 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	015a      	lsls	r2, r3, #5
 800b828:	69fb      	ldr	r3, [r7, #28]
 800b82a:	4413      	add	r3, r2
 800b82c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	69ba      	ldr	r2, [r7, #24]
 800b834:	0151      	lsls	r1, r2, #5
 800b836:	69fa      	ldr	r2, [r7, #28]
 800b838:	440a      	add	r2, r1
 800b83a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b83e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b842:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b844:	69bb      	ldr	r3, [r7, #24]
 800b846:	015a      	lsls	r2, r3, #5
 800b848:	69fb      	ldr	r3, [r7, #28]
 800b84a:	4413      	add	r3, r2
 800b84c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	69ba      	ldr	r2, [r7, #24]
 800b854:	0151      	lsls	r1, r2, #5
 800b856:	69fa      	ldr	r2, [r7, #28]
 800b858:	440a      	add	r2, r1
 800b85a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b85e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b862:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3720      	adds	r7, #32
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	1ff80000 	.word	0x1ff80000

0800b874 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b874:	b480      	push	{r7}
 800b876:	b087      	sub	sp, #28
 800b878:	af00      	add	r7, sp, #0
 800b87a:	60f8      	str	r0, [r7, #12]
 800b87c:	60b9      	str	r1, [r7, #8]
 800b87e:	4613      	mov	r3, r2
 800b880:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	781b      	ldrb	r3, [r3, #0]
 800b88a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	785b      	ldrb	r3, [r3, #1]
 800b890:	2b01      	cmp	r3, #1
 800b892:	f040 80cd 	bne.w	800ba30 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	695b      	ldr	r3, [r3, #20]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d132      	bne.n	800b904 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	015a      	lsls	r2, r3, #5
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	4413      	add	r3, r2
 800b8a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8aa:	691b      	ldr	r3, [r3, #16]
 800b8ac:	693a      	ldr	r2, [r7, #16]
 800b8ae:	0151      	lsls	r1, r2, #5
 800b8b0:	697a      	ldr	r2, [r7, #20]
 800b8b2:	440a      	add	r2, r1
 800b8b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b8bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b8c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	015a      	lsls	r2, r3, #5
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	4413      	add	r3, r2
 800b8ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ce:	691b      	ldr	r3, [r3, #16]
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	0151      	lsls	r1, r2, #5
 800b8d4:	697a      	ldr	r2, [r7, #20]
 800b8d6:	440a      	add	r2, r1
 800b8d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b8e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	015a      	lsls	r2, r3, #5
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	4413      	add	r3, r2
 800b8ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ee:	691b      	ldr	r3, [r3, #16]
 800b8f0:	693a      	ldr	r2, [r7, #16]
 800b8f2:	0151      	lsls	r1, r2, #5
 800b8f4:	697a      	ldr	r2, [r7, #20]
 800b8f6:	440a      	add	r2, r1
 800b8f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8fc:	0cdb      	lsrs	r3, r3, #19
 800b8fe:	04db      	lsls	r3, r3, #19
 800b900:	6113      	str	r3, [r2, #16]
 800b902:	e04e      	b.n	800b9a2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	015a      	lsls	r2, r3, #5
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	4413      	add	r3, r2
 800b90c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b910:	691b      	ldr	r3, [r3, #16]
 800b912:	693a      	ldr	r2, [r7, #16]
 800b914:	0151      	lsls	r1, r2, #5
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	440a      	add	r2, r1
 800b91a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b91e:	0cdb      	lsrs	r3, r3, #19
 800b920:	04db      	lsls	r3, r3, #19
 800b922:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	015a      	lsls	r2, r3, #5
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	4413      	add	r3, r2
 800b92c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b930:	691b      	ldr	r3, [r3, #16]
 800b932:	693a      	ldr	r2, [r7, #16]
 800b934:	0151      	lsls	r1, r2, #5
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	440a      	add	r2, r1
 800b93a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b93e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b942:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b946:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	695a      	ldr	r2, [r3, #20]
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	429a      	cmp	r2, r3
 800b952:	d903      	bls.n	800b95c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	689a      	ldr	r2, [r3, #8]
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	015a      	lsls	r2, r3, #5
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	4413      	add	r3, r2
 800b964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b968:	691b      	ldr	r3, [r3, #16]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	0151      	lsls	r1, r2, #5
 800b96e:	697a      	ldr	r2, [r7, #20]
 800b970:	440a      	add	r2, r1
 800b972:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b976:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b97a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	015a      	lsls	r2, r3, #5
 800b980:	697b      	ldr	r3, [r7, #20]
 800b982:	4413      	add	r3, r2
 800b984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b988:	691a      	ldr	r2, [r3, #16]
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b992:	6939      	ldr	r1, [r7, #16]
 800b994:	0148      	lsls	r0, r1, #5
 800b996:	6979      	ldr	r1, [r7, #20]
 800b998:	4401      	add	r1, r0
 800b99a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b9a2:	79fb      	ldrb	r3, [r7, #7]
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d11e      	bne.n	800b9e6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	691b      	ldr	r3, [r3, #16]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d009      	beq.n	800b9c4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	015a      	lsls	r2, r3, #5
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9bc:	461a      	mov	r2, r3
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	015a      	lsls	r2, r3, #5
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	4413      	add	r3, r2
 800b9cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	693a      	ldr	r2, [r7, #16]
 800b9d4:	0151      	lsls	r1, r2, #5
 800b9d6:	697a      	ldr	r2, [r7, #20]
 800b9d8:	440a      	add	r2, r1
 800b9da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9e2:	6013      	str	r3, [r2, #0]
 800b9e4:	e092      	b.n	800bb0c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	015a      	lsls	r2, r3, #5
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	4413      	add	r3, r2
 800b9ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	693a      	ldr	r2, [r7, #16]
 800b9f6:	0151      	lsls	r1, r2, #5
 800b9f8:	697a      	ldr	r2, [r7, #20]
 800b9fa:	440a      	add	r2, r1
 800b9fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ba04:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	695b      	ldr	r3, [r3, #20]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d07e      	beq.n	800bb0c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	781b      	ldrb	r3, [r3, #0]
 800ba1a:	f003 030f 	and.w	r3, r3, #15
 800ba1e:	2101      	movs	r1, #1
 800ba20:	fa01 f303 	lsl.w	r3, r1, r3
 800ba24:	6979      	ldr	r1, [r7, #20]
 800ba26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	634b      	str	r3, [r1, #52]	; 0x34
 800ba2e:	e06d      	b.n	800bb0c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	015a      	lsls	r2, r3, #5
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	4413      	add	r3, r2
 800ba38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	693a      	ldr	r2, [r7, #16]
 800ba40:	0151      	lsls	r1, r2, #5
 800ba42:	697a      	ldr	r2, [r7, #20]
 800ba44:	440a      	add	r2, r1
 800ba46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba4a:	0cdb      	lsrs	r3, r3, #19
 800ba4c:	04db      	lsls	r3, r3, #19
 800ba4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	015a      	lsls	r2, r3, #5
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	4413      	add	r3, r2
 800ba58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba5c:	691b      	ldr	r3, [r3, #16]
 800ba5e:	693a      	ldr	r2, [r7, #16]
 800ba60:	0151      	lsls	r1, r2, #5
 800ba62:	697a      	ldr	r2, [r7, #20]
 800ba64:	440a      	add	r2, r1
 800ba66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba6a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ba6e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ba72:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	695b      	ldr	r3, [r3, #20]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d003      	beq.n	800ba84 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	689a      	ldr	r2, [r3, #8]
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba84:	693b      	ldr	r3, [r7, #16]
 800ba86:	015a      	lsls	r2, r3, #5
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	4413      	add	r3, r2
 800ba8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba90:	691b      	ldr	r3, [r3, #16]
 800ba92:	693a      	ldr	r2, [r7, #16]
 800ba94:	0151      	lsls	r1, r2, #5
 800ba96:	697a      	ldr	r2, [r7, #20]
 800ba98:	440a      	add	r2, r1
 800ba9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800baa2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	015a      	lsls	r2, r3, #5
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	4413      	add	r3, r2
 800baac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bab0:	691a      	ldr	r2, [r3, #16]
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800baba:	6939      	ldr	r1, [r7, #16]
 800babc:	0148      	lsls	r0, r1, #5
 800babe:	6979      	ldr	r1, [r7, #20]
 800bac0:	4401      	add	r1, r0
 800bac2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bac6:	4313      	orrs	r3, r2
 800bac8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800baca:	79fb      	ldrb	r3, [r7, #7]
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d10d      	bne.n	800baec <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	68db      	ldr	r3, [r3, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d009      	beq.n	800baec <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	68d9      	ldr	r1, [r3, #12]
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	015a      	lsls	r2, r3, #5
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	4413      	add	r3, r2
 800bae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bae8:	460a      	mov	r2, r1
 800baea:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800baec:	693b      	ldr	r3, [r7, #16]
 800baee:	015a      	lsls	r2, r3, #5
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	4413      	add	r3, r2
 800baf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	693a      	ldr	r2, [r7, #16]
 800bafc:	0151      	lsls	r1, r2, #5
 800bafe:	697a      	ldr	r2, [r7, #20]
 800bb00:	440a      	add	r2, r1
 800bb02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb06:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bb0a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	371c      	adds	r7, #28
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr

0800bb1a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bb1a:	b480      	push	{r7}
 800bb1c:	b089      	sub	sp, #36	; 0x24
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	60f8      	str	r0, [r7, #12]
 800bb22:	60b9      	str	r1, [r7, #8]
 800bb24:	4611      	mov	r1, r2
 800bb26:	461a      	mov	r2, r3
 800bb28:	460b      	mov	r3, r1
 800bb2a:	71fb      	strb	r3, [r7, #7]
 800bb2c:	4613      	mov	r3, r2
 800bb2e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800bb38:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d11a      	bne.n	800bb76 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb40:	88bb      	ldrh	r3, [r7, #4]
 800bb42:	3303      	adds	r3, #3
 800bb44:	089b      	lsrs	r3, r3, #2
 800bb46:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb48:	2300      	movs	r3, #0
 800bb4a:	61bb      	str	r3, [r7, #24]
 800bb4c:	e00f      	b.n	800bb6e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	031a      	lsls	r2, r3, #12
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	4413      	add	r3, r2
 800bb56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb62:	69fb      	ldr	r3, [r7, #28]
 800bb64:	3304      	adds	r3, #4
 800bb66:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb68:	69bb      	ldr	r3, [r7, #24]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	61bb      	str	r3, [r7, #24]
 800bb6e:	69ba      	ldr	r2, [r7, #24]
 800bb70:	693b      	ldr	r3, [r7, #16]
 800bb72:	429a      	cmp	r2, r3
 800bb74:	d3eb      	bcc.n	800bb4e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bb76:	2300      	movs	r3, #0
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3724      	adds	r7, #36	; 0x24
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bb84:	b480      	push	{r7}
 800bb86:	b089      	sub	sp, #36	; 0x24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	4613      	mov	r3, r2
 800bb90:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800bb9a:	88fb      	ldrh	r3, [r7, #6]
 800bb9c:	3303      	adds	r3, #3
 800bb9e:	089b      	lsrs	r3, r3, #2
 800bba0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800bba2:	2300      	movs	r3, #0
 800bba4:	61bb      	str	r3, [r7, #24]
 800bba6:	e00b      	b.n	800bbc0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bba8:	697b      	ldr	r3, [r7, #20]
 800bbaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	69fb      	ldr	r3, [r7, #28]
 800bbb2:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	3304      	adds	r3, #4
 800bbb8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800bbba:	69bb      	ldr	r3, [r7, #24]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	61bb      	str	r3, [r7, #24]
 800bbc0:	69ba      	ldr	r2, [r7, #24]
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d3ef      	bcc.n	800bba8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800bbc8:	69fb      	ldr	r3, [r7, #28]
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3724      	adds	r7, #36	; 0x24
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bbd6:	b480      	push	{r7}
 800bbd8:	b085      	sub	sp, #20
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
 800bbde:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	785b      	ldrb	r3, [r3, #1]
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d12c      	bne.n	800bc4c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	015a      	lsls	r2, r3, #5
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	db12      	blt.n	800bc2a <USB_EPSetStall+0x54>
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00f      	beq.n	800bc2a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	015a      	lsls	r2, r3, #5
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	4413      	add	r3, r2
 800bc12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68ba      	ldr	r2, [r7, #8]
 800bc1a:	0151      	lsls	r1, r2, #5
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	440a      	add	r2, r1
 800bc20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bc28:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	015a      	lsls	r2, r3, #5
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	4413      	add	r3, r2
 800bc32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	68ba      	ldr	r2, [r7, #8]
 800bc3a:	0151      	lsls	r1, r2, #5
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	440a      	add	r2, r1
 800bc40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bc48:	6013      	str	r3, [r2, #0]
 800bc4a:	e02b      	b.n	800bca4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	015a      	lsls	r2, r3, #5
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	4413      	add	r3, r2
 800bc54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	db12      	blt.n	800bc84 <USB_EPSetStall+0xae>
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00f      	beq.n	800bc84 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	015a      	lsls	r2, r3, #5
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	4413      	add	r3, r2
 800bc6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	68ba      	ldr	r2, [r7, #8]
 800bc74:	0151      	lsls	r1, r2, #5
 800bc76:	68fa      	ldr	r2, [r7, #12]
 800bc78:	440a      	add	r2, r1
 800bc7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bc82:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	015a      	lsls	r2, r3, #5
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	68ba      	ldr	r2, [r7, #8]
 800bc94:	0151      	lsls	r1, r2, #5
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	440a      	add	r2, r1
 800bc9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bca2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bca4:	2300      	movs	r3, #0
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3714      	adds	r7, #20
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bcb2:	b480      	push	{r7}
 800bcb4:	b085      	sub	sp, #20
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	785b      	ldrb	r3, [r3, #1]
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d128      	bne.n	800bd20 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	015a      	lsls	r2, r3, #5
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	4413      	add	r3, r2
 800bcd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	68ba      	ldr	r2, [r7, #8]
 800bcde:	0151      	lsls	r1, r2, #5
 800bce0:	68fa      	ldr	r2, [r7, #12]
 800bce2:	440a      	add	r2, r1
 800bce4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bce8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bcec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	78db      	ldrb	r3, [r3, #3]
 800bcf2:	2b03      	cmp	r3, #3
 800bcf4:	d003      	beq.n	800bcfe <USB_EPClearStall+0x4c>
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	78db      	ldrb	r3, [r3, #3]
 800bcfa:	2b02      	cmp	r3, #2
 800bcfc:	d138      	bne.n	800bd70 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	015a      	lsls	r2, r3, #5
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	4413      	add	r3, r2
 800bd06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	68ba      	ldr	r2, [r7, #8]
 800bd0e:	0151      	lsls	r1, r2, #5
 800bd10:	68fa      	ldr	r2, [r7, #12]
 800bd12:	440a      	add	r2, r1
 800bd14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd1c:	6013      	str	r3, [r2, #0]
 800bd1e:	e027      	b.n	800bd70 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	015a      	lsls	r2, r3, #5
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	4413      	add	r3, r2
 800bd28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	0151      	lsls	r1, r2, #5
 800bd32:	68fa      	ldr	r2, [r7, #12]
 800bd34:	440a      	add	r2, r1
 800bd36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	78db      	ldrb	r3, [r3, #3]
 800bd44:	2b03      	cmp	r3, #3
 800bd46:	d003      	beq.n	800bd50 <USB_EPClearStall+0x9e>
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	78db      	ldrb	r3, [r3, #3]
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	d10f      	bne.n	800bd70 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	015a      	lsls	r2, r3, #5
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	4413      	add	r3, r2
 800bd58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	0151      	lsls	r1, r2, #5
 800bd62:	68fa      	ldr	r2, [r7, #12]
 800bd64:	440a      	add	r2, r1
 800bd66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd6e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3714      	adds	r7, #20
 800bd76:	46bd      	mov	sp, r7
 800bd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7c:	4770      	bx	lr

0800bd7e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bd7e:	b480      	push	{r7}
 800bd80:	b085      	sub	sp, #20
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	6078      	str	r0, [r7, #4]
 800bd86:	460b      	mov	r3, r1
 800bd88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	68fa      	ldr	r2, [r7, #12]
 800bd98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bd9c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800bda0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	78fb      	ldrb	r3, [r7, #3]
 800bdac:	011b      	lsls	r3, r3, #4
 800bdae:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800bdb2:	68f9      	ldr	r1, [r7, #12]
 800bdb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bdbc:	2300      	movs	r3, #0
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3714      	adds	r7, #20
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr

0800bdca <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800bdca:	b480      	push	{r7}
 800bdcc:	b085      	sub	sp, #20
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68fa      	ldr	r2, [r7, #12]
 800bde0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bde4:	f023 0303 	bic.w	r3, r3, #3
 800bde8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	68fa      	ldr	r2, [r7, #12]
 800bdf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bdf8:	f023 0302 	bic.w	r3, r3, #2
 800bdfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3714      	adds	r7, #20
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	68fa      	ldr	r2, [r7, #12]
 800be22:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800be26:	f023 0303 	bic.w	r3, r3, #3
 800be2a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800be3a:	f043 0302 	orr.w	r3, r3, #2
 800be3e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be40:	2300      	movs	r3, #0
}
 800be42:	4618      	mov	r0, r3
 800be44:	3714      	adds	r7, #20
 800be46:	46bd      	mov	sp, r7
 800be48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4c:	4770      	bx	lr

0800be4e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800be4e:	b480      	push	{r7}
 800be50:	b085      	sub	sp, #20
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	695b      	ldr	r3, [r3, #20]
 800be5a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	699b      	ldr	r3, [r3, #24]
 800be60:	68fa      	ldr	r2, [r7, #12]
 800be62:	4013      	ands	r3, r2
 800be64:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800be66:	68fb      	ldr	r3, [r7, #12]
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3714      	adds	r7, #20
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr

0800be74 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800be74:	b480      	push	{r7}
 800be76:	b085      	sub	sp, #20
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be86:	699b      	ldr	r3, [r3, #24]
 800be88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be90:	69db      	ldr	r3, [r3, #28]
 800be92:	68ba      	ldr	r2, [r7, #8]
 800be94:	4013      	ands	r3, r2
 800be96:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	0c1b      	lsrs	r3, r3, #16
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3714      	adds	r7, #20
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr

0800bea8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b085      	sub	sp, #20
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800beba:	699b      	ldr	r3, [r3, #24]
 800bebc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bec4:	69db      	ldr	r3, [r3, #28]
 800bec6:	68ba      	ldr	r2, [r7, #8]
 800bec8:	4013      	ands	r3, r2
 800beca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	b29b      	uxth	r3, r3
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3714      	adds	r7, #20
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	460b      	mov	r3, r1
 800bee6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800beec:	78fb      	ldrb	r3, [r7, #3]
 800beee:	015a      	lsls	r2, r3, #5
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	4413      	add	r3, r2
 800bef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bef8:	689b      	ldr	r3, [r3, #8]
 800befa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf02:	695b      	ldr	r3, [r3, #20]
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	4013      	ands	r3, r2
 800bf08:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf0a:	68bb      	ldr	r3, [r7, #8]
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	3714      	adds	r7, #20
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr

0800bf18 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b087      	sub	sp, #28
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	460b      	mov	r3, r1
 800bf22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf3a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bf3c:	78fb      	ldrb	r3, [r7, #3]
 800bf3e:	f003 030f 	and.w	r3, r3, #15
 800bf42:	68fa      	ldr	r2, [r7, #12]
 800bf44:	fa22 f303 	lsr.w	r3, r2, r3
 800bf48:	01db      	lsls	r3, r3, #7
 800bf4a:	b2db      	uxtb	r3, r3
 800bf4c:	693a      	ldr	r2, [r7, #16]
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bf52:	78fb      	ldrb	r3, [r7, #3]
 800bf54:	015a      	lsls	r2, r3, #5
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	4413      	add	r3, r2
 800bf5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	693a      	ldr	r2, [r7, #16]
 800bf62:	4013      	ands	r3, r2
 800bf64:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf66:	68bb      	ldr	r3, [r7, #8]
}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	371c      	adds	r7, #28
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf72:	4770      	bx	lr

0800bf74 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800bf74:	b480      	push	{r7}
 800bf76:	b083      	sub	sp, #12
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	695b      	ldr	r3, [r3, #20]
 800bf80:	f003 0301 	and.w	r3, r3, #1
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b085      	sub	sp, #20
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	68fa      	ldr	r2, [r7, #12]
 800bfa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfaa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800bfae:	f023 0307 	bic.w	r3, r3, #7
 800bfb2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	68fa      	ldr	r2, [r7, #12]
 800bfbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bfc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bfc6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bfc8:	2300      	movs	r3, #0
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3714      	adds	r7, #20
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd4:	4770      	bx	lr
	...

0800bfd8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b087      	sub	sp, #28
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	60f8      	str	r0, [r7, #12]
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	607a      	str	r2, [r7, #4]
 800bfe4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	333c      	adds	r3, #60	; 0x3c
 800bfee:	3304      	adds	r3, #4
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	4a26      	ldr	r2, [pc, #152]	; (800c090 <USB_EP0_OutStart+0xb8>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d90a      	bls.n	800c012 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c008:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c00c:	d101      	bne.n	800c012 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	e037      	b.n	800c082 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c018:	461a      	mov	r2, r3
 800c01a:	2300      	movs	r3, #0
 800c01c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c01e:	697b      	ldr	r3, [r7, #20]
 800c020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c024:	691b      	ldr	r3, [r3, #16]
 800c026:	697a      	ldr	r2, [r7, #20]
 800c028:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c02c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c030:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c038:	691b      	ldr	r3, [r3, #16]
 800c03a:	697a      	ldr	r2, [r7, #20]
 800c03c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c040:	f043 0318 	orr.w	r3, r3, #24
 800c044:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	697a      	ldr	r2, [r7, #20]
 800c050:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c054:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c058:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c05a:	7afb      	ldrb	r3, [r7, #11]
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d10f      	bne.n	800c080 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c060:	697b      	ldr	r3, [r7, #20]
 800c062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c066:	461a      	mov	r2, r3
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	697a      	ldr	r2, [r7, #20]
 800c076:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c07a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c07e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	371c      	adds	r7, #28
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
 800c08e:	bf00      	nop
 800c090:	4f54300a 	.word	0x4f54300a

0800c094 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c094:	b480      	push	{r7}
 800c096:	b085      	sub	sp, #20
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c09c:	2300      	movs	r3, #0
 800c09e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	60fb      	str	r3, [r7, #12]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	4a13      	ldr	r2, [pc, #76]	; (800c0f8 <USB_CoreReset+0x64>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d901      	bls.n	800c0b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	e01b      	b.n	800c0ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	691b      	ldr	r3, [r3, #16]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	daf2      	bge.n	800c0a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	691b      	ldr	r3, [r3, #16]
 800c0c2:	f043 0201 	orr.w	r2, r3, #1
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	60fb      	str	r3, [r7, #12]
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	4a09      	ldr	r2, [pc, #36]	; (800c0f8 <USB_CoreReset+0x64>)
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	d901      	bls.n	800c0dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c0d8:	2303      	movs	r3, #3
 800c0da:	e006      	b.n	800c0ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	691b      	ldr	r3, [r3, #16]
 800c0e0:	f003 0301 	and.w	r3, r3, #1
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d0f0      	beq.n	800c0ca <USB_CoreReset+0x36>

  return HAL_OK;
 800c0e8:	2300      	movs	r3, #0
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3714      	adds	r7, #20
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	00030d40 	.word	0x00030d40

0800c0fc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	460b      	mov	r3, r1
 800c106:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c108:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c10c:	f003 fb94 	bl	800f838 <malloc>
 800c110:	4603      	mov	r3, r0
 800c112:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d105      	bne.n	800c126 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2200      	movs	r2, #0
 800c11e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800c122:	2302      	movs	r3, #2
 800c124:	e066      	b.n	800c1f4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	68fa      	ldr	r2, [r7, #12]
 800c12a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	7c1b      	ldrb	r3, [r3, #16]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d119      	bne.n	800c16a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c136:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c13a:	2202      	movs	r2, #2
 800c13c:	2181      	movs	r1, #129	; 0x81
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f003 f9e5 	bl	800f50e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2201      	movs	r2, #1
 800c148:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c14a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c14e:	2202      	movs	r2, #2
 800c150:	2101      	movs	r1, #1
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f003 f9db 	bl	800f50e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2201      	movs	r2, #1
 800c15c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2210      	movs	r2, #16
 800c164:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800c168:	e016      	b.n	800c198 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c16a:	2340      	movs	r3, #64	; 0x40
 800c16c:	2202      	movs	r2, #2
 800c16e:	2181      	movs	r1, #129	; 0x81
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f003 f9cc 	bl	800f50e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2201      	movs	r2, #1
 800c17a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c17c:	2340      	movs	r3, #64	; 0x40
 800c17e:	2202      	movs	r2, #2
 800c180:	2101      	movs	r1, #1
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f003 f9c3 	bl	800f50e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2201      	movs	r2, #1
 800c18c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2210      	movs	r2, #16
 800c194:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c198:	2308      	movs	r3, #8
 800c19a:	2203      	movs	r2, #3
 800c19c:	2182      	movs	r1, #130	; 0x82
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f003 f9b5 	bl	800f50e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	7c1b      	ldrb	r3, [r3, #16]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d109      	bne.n	800c1e2 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c1d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c1d8:	2101      	movs	r1, #1
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f003 fa86 	bl	800f6ec <USBD_LL_PrepareReceive>
 800c1e0:	e007      	b.n	800c1f2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c1e8:	2340      	movs	r3, #64	; 0x40
 800c1ea:	2101      	movs	r1, #1
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f003 fa7d 	bl	800f6ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c1f2:	2300      	movs	r3, #0
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3710      	adds	r7, #16
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	460b      	mov	r3, r1
 800c206:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800c208:	2300      	movs	r3, #0
 800c20a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c20c:	2181      	movs	r1, #129	; 0x81
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f003 f9a3 	bl	800f55a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c21a:	2101      	movs	r1, #1
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f003 f99c 	bl	800f55a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c22a:	2182      	movs	r1, #130	; 0x82
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f003 f994 	bl	800f55a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2200      	movs	r2, #0
 800c236:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2200      	movs	r2, #0
 800c23e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00e      	beq.n	800c26a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c25c:	4618      	mov	r0, r3
 800c25e:	f003 faf3 	bl	800f848 <free>
    pdev->pClassData = NULL;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2200      	movs	r2, #0
 800c266:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800c26a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3710      	adds	r7, #16
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}

0800c274 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b086      	sub	sp, #24
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c284:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800c286:	2300      	movs	r3, #0
 800c288:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800c28a:	2300      	movs	r3, #0
 800c28c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800c28e:	2300      	movs	r3, #0
 800c290:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d03a      	beq.n	800c314 <USBD_CDC_Setup+0xa0>
 800c29e:	2b20      	cmp	r3, #32
 800c2a0:	f040 8097 	bne.w	800c3d2 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	88db      	ldrh	r3, [r3, #6]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d029      	beq.n	800c300 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	b25b      	sxtb	r3, r3
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	da11      	bge.n	800c2da <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800c2c2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	88d2      	ldrh	r2, [r2, #6]
 800c2c8:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c2ca:	6939      	ldr	r1, [r7, #16]
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	88db      	ldrh	r3, [r3, #6]
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	6878      	ldr	r0, [r7, #4]
 800c2d4:	f001 fa9d 	bl	800d812 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800c2d8:	e082      	b.n	800c3e0 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	785a      	ldrb	r2, [r3, #1]
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	88db      	ldrh	r3, [r3, #6]
 800c2e8:	b2da      	uxtb	r2, r3
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c2f0:	6939      	ldr	r1, [r7, #16]
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	88db      	ldrh	r3, [r3, #6]
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f001 fab6 	bl	800d86a <USBD_CtlPrepareRx>
    break;
 800c2fe:	e06f      	b.n	800c3e0 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	7850      	ldrb	r0, [r2, #1]
 800c30c:	2200      	movs	r2, #0
 800c30e:	6839      	ldr	r1, [r7, #0]
 800c310:	4798      	blx	r3
    break;
 800c312:	e065      	b.n	800c3e0 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	785b      	ldrb	r3, [r3, #1]
 800c318:	2b0b      	cmp	r3, #11
 800c31a:	d84f      	bhi.n	800c3bc <USBD_CDC_Setup+0x148>
 800c31c:	a201      	add	r2, pc, #4	; (adr r2, 800c324 <USBD_CDC_Setup+0xb0>)
 800c31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c322:	bf00      	nop
 800c324:	0800c355 	.word	0x0800c355
 800c328:	0800c3cb 	.word	0x0800c3cb
 800c32c:	0800c3bd 	.word	0x0800c3bd
 800c330:	0800c3bd 	.word	0x0800c3bd
 800c334:	0800c3bd 	.word	0x0800c3bd
 800c338:	0800c3bd 	.word	0x0800c3bd
 800c33c:	0800c3bd 	.word	0x0800c3bd
 800c340:	0800c3bd 	.word	0x0800c3bd
 800c344:	0800c3bd 	.word	0x0800c3bd
 800c348:	0800c3bd 	.word	0x0800c3bd
 800c34c:	0800c37d 	.word	0x0800c37d
 800c350:	0800c3a5 	.word	0x0800c3a5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c35a:	2b03      	cmp	r3, #3
 800c35c:	d107      	bne.n	800c36e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c35e:	f107 030c 	add.w	r3, r7, #12
 800c362:	2202      	movs	r2, #2
 800c364:	4619      	mov	r1, r3
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f001 fa53 	bl	800d812 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c36c:	e030      	b.n	800c3d0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c36e:	6839      	ldr	r1, [r7, #0]
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f001 f9dd 	bl	800d730 <USBD_CtlError>
        ret = USBD_FAIL;
 800c376:	2303      	movs	r3, #3
 800c378:	75fb      	strb	r3, [r7, #23]
      break;
 800c37a:	e029      	b.n	800c3d0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c382:	2b03      	cmp	r3, #3
 800c384:	d107      	bne.n	800c396 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c386:	f107 030f 	add.w	r3, r7, #15
 800c38a:	2201      	movs	r2, #1
 800c38c:	4619      	mov	r1, r3
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f001 fa3f 	bl	800d812 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c394:	e01c      	b.n	800c3d0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800c396:	6839      	ldr	r1, [r7, #0]
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f001 f9c9 	bl	800d730 <USBD_CtlError>
        ret = USBD_FAIL;
 800c39e:	2303      	movs	r3, #3
 800c3a0:	75fb      	strb	r3, [r7, #23]
      break;
 800c3a2:	e015      	b.n	800c3d0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3aa:	2b03      	cmp	r3, #3
 800c3ac:	d00f      	beq.n	800c3ce <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800c3ae:	6839      	ldr	r1, [r7, #0]
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f001 f9bd 	bl	800d730 <USBD_CtlError>
        ret = USBD_FAIL;
 800c3b6:	2303      	movs	r3, #3
 800c3b8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800c3ba:	e008      	b.n	800c3ce <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800c3bc:	6839      	ldr	r1, [r7, #0]
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f001 f9b6 	bl	800d730 <USBD_CtlError>
      ret = USBD_FAIL;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	75fb      	strb	r3, [r7, #23]
      break;
 800c3c8:	e002      	b.n	800c3d0 <USBD_CDC_Setup+0x15c>
      break;
 800c3ca:	bf00      	nop
 800c3cc:	e008      	b.n	800c3e0 <USBD_CDC_Setup+0x16c>
      break;
 800c3ce:	bf00      	nop
    }
    break;
 800c3d0:	e006      	b.n	800c3e0 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800c3d2:	6839      	ldr	r1, [r7, #0]
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f001 f9ab 	bl	800d730 <USBD_CtlError>
    ret = USBD_FAIL;
 800c3da:	2303      	movs	r3, #3
 800c3dc:	75fb      	strb	r3, [r7, #23]
    break;
 800c3de:	bf00      	nop
  }

  return (uint8_t)ret;
 800c3e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3718      	adds	r7, #24
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	bf00      	nop

0800c3ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b084      	sub	sp, #16
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c3fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c406:	2b00      	cmp	r3, #0
 800c408:	d101      	bne.n	800c40e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c40a:	2303      	movs	r3, #3
 800c40c:	e049      	b.n	800c4a2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c414:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c416:	78fa      	ldrb	r2, [r7, #3]
 800c418:	6879      	ldr	r1, [r7, #4]
 800c41a:	4613      	mov	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	4413      	add	r3, r2
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	440b      	add	r3, r1
 800c424:	3318      	adds	r3, #24
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d029      	beq.n	800c480 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c42c:	78fa      	ldrb	r2, [r7, #3]
 800c42e:	6879      	ldr	r1, [r7, #4]
 800c430:	4613      	mov	r3, r2
 800c432:	009b      	lsls	r3, r3, #2
 800c434:	4413      	add	r3, r2
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	440b      	add	r3, r1
 800c43a:	3318      	adds	r3, #24
 800c43c:	681a      	ldr	r2, [r3, #0]
 800c43e:	78f9      	ldrb	r1, [r7, #3]
 800c440:	68f8      	ldr	r0, [r7, #12]
 800c442:	460b      	mov	r3, r1
 800c444:	00db      	lsls	r3, r3, #3
 800c446:	1a5b      	subs	r3, r3, r1
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	4403      	add	r3, r0
 800c44c:	3344      	adds	r3, #68	; 0x44
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	fbb2 f1f3 	udiv	r1, r2, r3
 800c454:	fb03 f301 	mul.w	r3, r3, r1
 800c458:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d110      	bne.n	800c480 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c45e:	78fa      	ldrb	r2, [r7, #3]
 800c460:	6879      	ldr	r1, [r7, #4]
 800c462:	4613      	mov	r3, r2
 800c464:	009b      	lsls	r3, r3, #2
 800c466:	4413      	add	r3, r2
 800c468:	009b      	lsls	r3, r3, #2
 800c46a:	440b      	add	r3, r1
 800c46c:	3318      	adds	r3, #24
 800c46e:	2200      	movs	r2, #0
 800c470:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c472:	78f9      	ldrb	r1, [r7, #3]
 800c474:	2300      	movs	r3, #0
 800c476:	2200      	movs	r2, #0
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f003 f916 	bl	800f6aa <USBD_LL_Transmit>
 800c47e:	e00f      	b.n	800c4a0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	2200      	movs	r2, #0
 800c484:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	68ba      	ldr	r2, [r7, #8]
 800c492:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c496:	68ba      	ldr	r2, [r7, #8]
 800c498:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c49c:	78fa      	ldrb	r2, [r7, #3]
 800c49e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3710      	adds	r7, #16
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}

0800c4aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c4aa:	b580      	push	{r7, lr}
 800c4ac:	b084      	sub	sp, #16
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	6078      	str	r0, [r7, #4]
 800c4b2:	460b      	mov	r3, r1
 800c4b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c4bc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d101      	bne.n	800c4cc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c4c8:	2303      	movs	r3, #3
 800c4ca:	e015      	b.n	800c4f8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c4cc:	78fb      	ldrb	r3, [r7, #3]
 800c4ce:	4619      	mov	r1, r3
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f003 f92c 	bl	800f72e <USBD_LL_GetRxDataSize>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c4e4:	68db      	ldr	r3, [r3, #12]
 800c4e6:	68fa      	ldr	r2, [r7, #12]
 800c4e8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c4ec:	68fa      	ldr	r2, [r7, #12]
 800c4ee:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c4f2:	4611      	mov	r1, r2
 800c4f4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c4f6:	2300      	movs	r3, #0
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c50e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c516:	2b00      	cmp	r3, #0
 800c518:	d015      	beq.n	800c546 <USBD_CDC_EP0_RxReady+0x46>
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c520:	2bff      	cmp	r3, #255	; 0xff
 800c522:	d010      	beq.n	800c546 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c52a:	689b      	ldr	r3, [r3, #8]
 800c52c:	68fa      	ldr	r2, [r7, #12]
 800c52e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800c532:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c534:	68fa      	ldr	r2, [r7, #12]
 800c536:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c53a:	b292      	uxth	r2, r2
 800c53c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	22ff      	movs	r2, #255	; 0xff
 800c542:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2243      	movs	r2, #67	; 0x43
 800c55c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c55e:	4b03      	ldr	r3, [pc, #12]	; (800c56c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c560:	4618      	mov	r0, r3
 800c562:	370c      	adds	r7, #12
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr
 800c56c:	2000009c 	.word	0x2000009c

0800c570 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c570:	b480      	push	{r7}
 800c572:	b083      	sub	sp, #12
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2243      	movs	r2, #67	; 0x43
 800c57c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c57e:	4b03      	ldr	r3, [pc, #12]	; (800c58c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c580:	4618      	mov	r0, r3
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr
 800c58c:	20000058 	.word	0x20000058

0800c590 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c590:	b480      	push	{r7}
 800c592:	b083      	sub	sp, #12
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2243      	movs	r2, #67	; 0x43
 800c59c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c59e:	4b03      	ldr	r3, [pc, #12]	; (800c5ac <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	370c      	adds	r7, #12
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	200000e0 	.word	0x200000e0

0800c5b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b083      	sub	sp, #12
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	220a      	movs	r2, #10
 800c5bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c5be:	4b03      	ldr	r3, [pc, #12]	; (800c5cc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	370c      	adds	r7, #12
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ca:	4770      	bx	lr
 800c5cc:	20000014 	.word	0x20000014

0800c5d0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	b083      	sub	sp, #12
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
 800c5d8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d101      	bne.n	800c5e4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c5e0:	2303      	movs	r3, #3
 800c5e2:	e004      	b.n	800c5ee <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	683a      	ldr	r2, [r7, #0]
 800c5e8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c5ec:	2300      	movs	r3, #0
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	370c      	adds	r7, #12
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr

0800c5fa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c5fa:	b480      	push	{r7}
 800c5fc:	b087      	sub	sp, #28
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	60f8      	str	r0, [r7, #12]
 800c602:	60b9      	str	r1, [r7, #8]
 800c604:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c60c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	68ba      	ldr	r2, [r7, #8]
 800c612:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	687a      	ldr	r2, [r7, #4]
 800c61a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c61e:	2300      	movs	r3, #0
}
 800c620:	4618      	mov	r0, r3
 800c622:	371c      	adds	r7, #28
 800c624:	46bd      	mov	sp, r7
 800c626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62a:	4770      	bx	lr

0800c62c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b085      	sub	sp, #20
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c63c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	683a      	ldr	r2, [r7, #0]
 800c642:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3714      	adds	r7, #20
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr

0800c654 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c662:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c664:	2301      	movs	r3, #1
 800c666:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d101      	bne.n	800c676 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c672:	2303      	movs	r3, #3
 800c674:	e01a      	b.n	800c6ac <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d114      	bne.n	800c6aa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	2201      	movs	r2, #1
 800c684:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c69e:	2181      	movs	r1, #129	; 0x81
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f003 f802 	bl	800f6aa <USBD_LL_Transmit>

    ret = USBD_OK;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b084      	sub	sp, #16
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c6c2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d101      	bne.n	800c6d2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c6ce:	2303      	movs	r3, #3
 800c6d0:	e016      	b.n	800c700 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	7c1b      	ldrb	r3, [r3, #16]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d109      	bne.n	800c6ee <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c6e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6e4:	2101      	movs	r1, #1
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f003 f800 	bl	800f6ec <USBD_LL_PrepareReceive>
 800c6ec:	e007      	b.n	800c6fe <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c6f4:	2340      	movs	r3, #64	; 0x40
 800c6f6:	2101      	movs	r1, #1
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f002 fff7 	bl	800f6ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c6fe:	2300      	movs	r3, #0
}
 800c700:	4618      	mov	r0, r3
 800c702:	3710      	adds	r7, #16
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b086      	sub	sp, #24
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	60f8      	str	r0, [r7, #12]
 800c710:	60b9      	str	r1, [r7, #8]
 800c712:	4613      	mov	r3, r2
 800c714:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d101      	bne.n	800c720 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c71c:	2303      	movs	r3, #3
 800c71e:	e025      	b.n	800c76c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c726:	2b00      	cmp	r3, #0
 800c728:	d003      	beq.n	800c732 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2200      	movs	r2, #0
 800c72e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d003      	beq.n	800c744 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2200      	movs	r2, #0
 800c740:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	68ba      	ldr	r2, [r7, #8]
 800c74e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2201      	movs	r2, #1
 800c756:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	79fa      	ldrb	r2, [r7, #7]
 800c75e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f002 fe6d 	bl	800f440 <USBD_LL_Init>
 800c766:	4603      	mov	r3, r0
 800c768:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c76a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3718      	adds	r7, #24
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c77e:	2300      	movs	r3, #0
 800c780:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d101      	bne.n	800c78c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c788:	2303      	movs	r3, #3
 800c78a:	e010      	b.n	800c7ae <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	683a      	ldr	r2, [r7, #0]
 800c790:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c79a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c79c:	f107 020e 	add.w	r2, r7, #14
 800c7a0:	4610      	mov	r0, r2
 800c7a2:	4798      	blx	r3
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800c7ac:	2300      	movs	r3, #0
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3710      	adds	r7, #16
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c7b6:	b580      	push	{r7, lr}
 800c7b8:	b082      	sub	sp, #8
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f002 fe8a 	bl	800f4d8 <USBD_LL_Start>
 800c7c4:	4603      	mov	r3, r0
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3708      	adds	r7, #8
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}

0800c7ce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c7ce:	b480      	push	{r7}
 800c7d0:	b083      	sub	sp, #12
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	370c      	adds	r7, #12
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c7f0:	2303      	movs	r3, #3
 800c7f2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d009      	beq.n	800c812 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	78fa      	ldrb	r2, [r7, #3]
 800c808:	4611      	mov	r1, r2
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	4798      	blx	r3
 800c80e:	4603      	mov	r3, r0
 800c810:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c812:	7bfb      	ldrb	r3, [r7, #15]
}
 800c814:	4618      	mov	r0, r3
 800c816:	3710      	adds	r7, #16
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}

0800c81c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
 800c824:	460b      	mov	r3, r1
 800c826:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d007      	beq.n	800c842 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c838:	685b      	ldr	r3, [r3, #4]
 800c83a:	78fa      	ldrb	r2, [r7, #3]
 800c83c:	4611      	mov	r1, r2
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	4798      	blx	r3
  }

  return USBD_OK;
 800c842:	2300      	movs	r3, #0
}
 800c844:	4618      	mov	r0, r3
 800c846:	3708      	adds	r7, #8
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c85c:	6839      	ldr	r1, [r7, #0]
 800c85e:	4618      	mov	r0, r3
 800c860:	f000 ff2c 	bl	800d6bc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2201      	movs	r2, #1
 800c868:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c872:	461a      	mov	r2, r3
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c880:	f003 031f 	and.w	r3, r3, #31
 800c884:	2b01      	cmp	r3, #1
 800c886:	d00e      	beq.n	800c8a6 <USBD_LL_SetupStage+0x5a>
 800c888:	2b01      	cmp	r3, #1
 800c88a:	d302      	bcc.n	800c892 <USBD_LL_SetupStage+0x46>
 800c88c:	2b02      	cmp	r3, #2
 800c88e:	d014      	beq.n	800c8ba <USBD_LL_SetupStage+0x6e>
 800c890:	e01d      	b.n	800c8ce <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c898:	4619      	mov	r1, r3
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 fa18 	bl	800ccd0 <USBD_StdDevReq>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	73fb      	strb	r3, [r7, #15]
      break;
 800c8a4:	e020      	b.n	800c8e8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 fa7c 	bl	800cdac <USBD_StdItfReq>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	73fb      	strb	r3, [r7, #15]
      break;
 800c8b8:	e016      	b.n	800c8e8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f000 fab8 	bl	800ce38 <USBD_StdEPReq>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	73fb      	strb	r3, [r7, #15]
      break;
 800c8cc:	e00c      	b.n	800c8e8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c8d4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	4619      	mov	r1, r3
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f002 fe5b 	bl	800f598 <USBD_LL_StallEP>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	73fb      	strb	r3, [r7, #15]
      break;
 800c8e6:	bf00      	nop
  }

  return ret;
 800c8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3710      	adds	r7, #16
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}

0800c8f2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c8f2:	b580      	push	{r7, lr}
 800c8f4:	b086      	sub	sp, #24
 800c8f6:	af00      	add	r7, sp, #0
 800c8f8:	60f8      	str	r0, [r7, #12]
 800c8fa:	460b      	mov	r3, r1
 800c8fc:	607a      	str	r2, [r7, #4]
 800c8fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c900:	7afb      	ldrb	r3, [r7, #11]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d137      	bne.n	800c976 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c90c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c914:	2b03      	cmp	r3, #3
 800c916:	d14a      	bne.n	800c9ae <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	689a      	ldr	r2, [r3, #8]
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	68db      	ldr	r3, [r3, #12]
 800c920:	429a      	cmp	r2, r3
 800c922:	d913      	bls.n	800c94c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	689a      	ldr	r2, [r3, #8]
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	1ad2      	subs	r2, r2, r3
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	68da      	ldr	r2, [r3, #12]
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	689b      	ldr	r3, [r3, #8]
 800c93a:	4293      	cmp	r3, r2
 800c93c:	bf28      	it	cs
 800c93e:	4613      	movcs	r3, r2
 800c940:	461a      	mov	r2, r3
 800c942:	6879      	ldr	r1, [r7, #4]
 800c944:	68f8      	ldr	r0, [r7, #12]
 800c946:	f000 ffad 	bl	800d8a4 <USBD_CtlContinueRx>
 800c94a:	e030      	b.n	800c9ae <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c952:	691b      	ldr	r3, [r3, #16]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d00a      	beq.n	800c96e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c95e:	2b03      	cmp	r3, #3
 800c960:	d105      	bne.n	800c96e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c968:	691b      	ldr	r3, [r3, #16]
 800c96a:	68f8      	ldr	r0, [r7, #12]
 800c96c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800c96e:	68f8      	ldr	r0, [r7, #12]
 800c970:	f000 ffa9 	bl	800d8c6 <USBD_CtlSendStatus>
 800c974:	e01b      	b.n	800c9ae <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c97c:	699b      	ldr	r3, [r3, #24]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d013      	beq.n	800c9aa <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c988:	2b03      	cmp	r3, #3
 800c98a:	d10e      	bne.n	800c9aa <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c992:	699b      	ldr	r3, [r3, #24]
 800c994:	7afa      	ldrb	r2, [r7, #11]
 800c996:	4611      	mov	r1, r2
 800c998:	68f8      	ldr	r0, [r7, #12]
 800c99a:	4798      	blx	r3
 800c99c:	4603      	mov	r3, r0
 800c99e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d003      	beq.n	800c9ae <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800c9a6:	7dfb      	ldrb	r3, [r7, #23]
 800c9a8:	e002      	b.n	800c9b0 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c9aa:	2303      	movs	r3, #3
 800c9ac:	e000      	b.n	800c9b0 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	3718      	adds	r7, #24
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}

0800c9b8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	607a      	str	r2, [r7, #4]
 800c9c4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c9c6:	7afb      	ldrb	r3, [r7, #11]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d16a      	bne.n	800caa2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	3314      	adds	r3, #20
 800c9d0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c9d8:	2b02      	cmp	r3, #2
 800c9da:	d155      	bne.n	800ca88 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800c9dc:	693b      	ldr	r3, [r7, #16]
 800c9de:	689a      	ldr	r2, [r3, #8]
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	68db      	ldr	r3, [r3, #12]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d914      	bls.n	800ca12 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	689a      	ldr	r2, [r3, #8]
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	68db      	ldr	r3, [r3, #12]
 800c9f0:	1ad2      	subs	r2, r2, r3
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	689b      	ldr	r3, [r3, #8]
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	6879      	ldr	r1, [r7, #4]
 800c9fe:	68f8      	ldr	r0, [r7, #12]
 800ca00:	f000 ff22 	bl	800d848 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca04:	2300      	movs	r3, #0
 800ca06:	2200      	movs	r2, #0
 800ca08:	2100      	movs	r1, #0
 800ca0a:	68f8      	ldr	r0, [r7, #12]
 800ca0c:	f002 fe6e 	bl	800f6ec <USBD_LL_PrepareReceive>
 800ca10:	e03a      	b.n	800ca88 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	68da      	ldr	r2, [r3, #12]
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	d11c      	bne.n	800ca58 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	685a      	ldr	r2, [r3, #4]
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d316      	bcc.n	800ca58 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	685a      	ldr	r2, [r3, #4]
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ca34:	429a      	cmp	r2, r3
 800ca36:	d20f      	bcs.n	800ca58 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ca38:	2200      	movs	r2, #0
 800ca3a:	2100      	movs	r1, #0
 800ca3c:	68f8      	ldr	r0, [r7, #12]
 800ca3e:	f000 ff03 	bl	800d848 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2200      	movs	r2, #0
 800ca46:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	2100      	movs	r1, #0
 800ca50:	68f8      	ldr	r0, [r7, #12]
 800ca52:	f002 fe4b 	bl	800f6ec <USBD_LL_PrepareReceive>
 800ca56:	e017      	b.n	800ca88 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d00a      	beq.n	800ca7a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ca6a:	2b03      	cmp	r3, #3
 800ca6c:	d105      	bne.n	800ca7a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca74:	68db      	ldr	r3, [r3, #12]
 800ca76:	68f8      	ldr	r0, [r7, #12]
 800ca78:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca7a:	2180      	movs	r1, #128	; 0x80
 800ca7c:	68f8      	ldr	r0, [r7, #12]
 800ca7e:	f002 fd8b 	bl	800f598 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	f000 ff32 	bl	800d8ec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d123      	bne.n	800cada <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ca92:	68f8      	ldr	r0, [r7, #12]
 800ca94:	f7ff fe9b 	bl	800c7ce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800caa0:	e01b      	b.n	800cada <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800caa8:	695b      	ldr	r3, [r3, #20]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d013      	beq.n	800cad6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800cab4:	2b03      	cmp	r3, #3
 800cab6:	d10e      	bne.n	800cad6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cabe:	695b      	ldr	r3, [r3, #20]
 800cac0:	7afa      	ldrb	r2, [r7, #11]
 800cac2:	4611      	mov	r1, r2
 800cac4:	68f8      	ldr	r0, [r7, #12]
 800cac6:	4798      	blx	r3
 800cac8:	4603      	mov	r3, r0
 800caca:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800cacc:	7dfb      	ldrb	r3, [r7, #23]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d003      	beq.n	800cada <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800cad2:	7dfb      	ldrb	r3, [r7, #23]
 800cad4:	e002      	b.n	800cadc <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800cad6:	2303      	movs	r3, #3
 800cad8:	e000      	b.n	800cadc <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800cada:	2300      	movs	r3, #0
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3718      	adds	r7, #24
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b082      	sub	sp, #8
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2201      	movs	r2, #1
 800caf0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2200      	movs	r2, #0
 800caf8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2200      	movs	r2, #0
 800cb00:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2200      	movs	r2, #0
 800cb06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d009      	beq.n	800cb28 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	687a      	ldr	r2, [r7, #4]
 800cb1e:	6852      	ldr	r2, [r2, #4]
 800cb20:	b2d2      	uxtb	r2, r2
 800cb22:	4611      	mov	r1, r2
 800cb24:	6878      	ldr	r0, [r7, #4]
 800cb26:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cb28:	2340      	movs	r3, #64	; 0x40
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	2100      	movs	r1, #0
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f002 fced 	bl	800f50e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2201      	movs	r2, #1
 800cb38:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2240      	movs	r2, #64	; 0x40
 800cb40:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cb44:	2340      	movs	r3, #64	; 0x40
 800cb46:	2200      	movs	r2, #0
 800cb48:	2180      	movs	r1, #128	; 0x80
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f002 fcdf 	bl	800f50e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2201      	movs	r2, #1
 800cb54:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2240      	movs	r2, #64	; 0x40
 800cb5a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800cb5c:	2300      	movs	r3, #0
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3708      	adds	r7, #8
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cb66:	b480      	push	{r7}
 800cb68:	b083      	sub	sp, #12
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	460b      	mov	r3, r1
 800cb70:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	78fa      	ldrb	r2, [r7, #3]
 800cb76:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	370c      	adds	r7, #12
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb84:	4770      	bx	lr

0800cb86 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cb86:	b480      	push	{r7}
 800cb88:	b083      	sub	sp, #12
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2204      	movs	r2, #4
 800cb9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800cba2:	2300      	movs	r3, #0
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	370c      	adds	r7, #12
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr

0800cbb0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b083      	sub	sp, #12
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cbbe:	2b04      	cmp	r3, #4
 800cbc0:	d105      	bne.n	800cbce <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b082      	sub	sp, #8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cbea:	2b03      	cmp	r3, #3
 800cbec:	d10b      	bne.n	800cc06 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbf4:	69db      	ldr	r3, [r3, #28]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d005      	beq.n	800cc06 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc00:	69db      	ldr	r3, [r3, #28]
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cc06:	2300      	movs	r3, #0
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cc10:	b480      	push	{r7}
 800cc12:	b083      	sub	sp, #12
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
 800cc18:	460b      	mov	r3, r1
 800cc1a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800cc1c:	2300      	movs	r3, #0
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	370c      	adds	r7, #12
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr

0800cc2a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cc2a:	b480      	push	{r7}
 800cc2c:	b083      	sub	sp, #12
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	6078      	str	r0, [r7, #4]
 800cc32:	460b      	mov	r3, r1
 800cc34:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800cc36:	2300      	movs	r3, #0
}
 800cc38:	4618      	mov	r0, r3
 800cc3a:	370c      	adds	r7, #12
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc42:	4770      	bx	lr

0800cc44 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b083      	sub	sp, #12
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cc4c:	2300      	movs	r3, #0
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	370c      	adds	r7, #12
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr

0800cc5a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cc5a:	b580      	push	{r7, lr}
 800cc5c:	b082      	sub	sp, #8
 800cc5e:	af00      	add	r7, sp, #0
 800cc60:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2201      	movs	r2, #1
 800cc66:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d009      	beq.n	800cc88 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	6852      	ldr	r2, [r2, #4]
 800cc80:	b2d2      	uxtb	r2, r2
 800cc82:	4611      	mov	r1, r2
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	4798      	blx	r3
  }

  return USBD_OK;
 800cc88:	2300      	movs	r3, #0
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3708      	adds	r7, #8
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}

0800cc92 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cc92:	b480      	push	{r7}
 800cc94:	b087      	sub	sp, #28
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	3301      	adds	r3, #1
 800cca8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ccb0:	8a3b      	ldrh	r3, [r7, #16]
 800ccb2:	021b      	lsls	r3, r3, #8
 800ccb4:	b21a      	sxth	r2, r3
 800ccb6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	b21b      	sxth	r3, r3
 800ccbe:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ccc0:	89fb      	ldrh	r3, [r7, #14]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	371c      	adds	r7, #28
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
	...

0800ccd0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	781b      	ldrb	r3, [r3, #0]
 800cce2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cce6:	2b20      	cmp	r3, #32
 800cce8:	d004      	beq.n	800ccf4 <USBD_StdDevReq+0x24>
 800ccea:	2b40      	cmp	r3, #64	; 0x40
 800ccec:	d002      	beq.n	800ccf4 <USBD_StdDevReq+0x24>
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00a      	beq.n	800cd08 <USBD_StdDevReq+0x38>
 800ccf2:	e050      	b.n	800cd96 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ccfa:	689b      	ldr	r3, [r3, #8]
 800ccfc:	6839      	ldr	r1, [r7, #0]
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	4798      	blx	r3
 800cd02:	4603      	mov	r3, r0
 800cd04:	73fb      	strb	r3, [r7, #15]
    break;
 800cd06:	e04b      	b.n	800cda0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	785b      	ldrb	r3, [r3, #1]
 800cd0c:	2b09      	cmp	r3, #9
 800cd0e:	d83c      	bhi.n	800cd8a <USBD_StdDevReq+0xba>
 800cd10:	a201      	add	r2, pc, #4	; (adr r2, 800cd18 <USBD_StdDevReq+0x48>)
 800cd12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd16:	bf00      	nop
 800cd18:	0800cd6d 	.word	0x0800cd6d
 800cd1c:	0800cd81 	.word	0x0800cd81
 800cd20:	0800cd8b 	.word	0x0800cd8b
 800cd24:	0800cd77 	.word	0x0800cd77
 800cd28:	0800cd8b 	.word	0x0800cd8b
 800cd2c:	0800cd4b 	.word	0x0800cd4b
 800cd30:	0800cd41 	.word	0x0800cd41
 800cd34:	0800cd8b 	.word	0x0800cd8b
 800cd38:	0800cd63 	.word	0x0800cd63
 800cd3c:	0800cd55 	.word	0x0800cd55
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800cd40:	6839      	ldr	r1, [r7, #0]
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f000 f9ce 	bl	800d0e4 <USBD_GetDescriptor>
      break;
 800cd48:	e024      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800cd4a:	6839      	ldr	r1, [r7, #0]
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f000 fb33 	bl	800d3b8 <USBD_SetAddress>
      break;
 800cd52:	e01f      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800cd54:	6839      	ldr	r1, [r7, #0]
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f000 fb70 	bl	800d43c <USBD_SetConfig>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	73fb      	strb	r3, [r7, #15]
      break;
 800cd60:	e018      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800cd62:	6839      	ldr	r1, [r7, #0]
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	f000 fc0d 	bl	800d584 <USBD_GetConfig>
      break;
 800cd6a:	e013      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800cd6c:	6839      	ldr	r1, [r7, #0]
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 fc3c 	bl	800d5ec <USBD_GetStatus>
      break;
 800cd74:	e00e      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800cd76:	6839      	ldr	r1, [r7, #0]
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f000 fc6a 	bl	800d652 <USBD_SetFeature>
      break;
 800cd7e:	e009      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800cd80:	6839      	ldr	r1, [r7, #0]
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f000 fc79 	bl	800d67a <USBD_ClrFeature>
      break;
 800cd88:	e004      	b.n	800cd94 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800cd8a:	6839      	ldr	r1, [r7, #0]
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 fccf 	bl	800d730 <USBD_CtlError>
      break;
 800cd92:	bf00      	nop
    }
    break;
 800cd94:	e004      	b.n	800cda0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800cd96:	6839      	ldr	r1, [r7, #0]
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f000 fcc9 	bl	800d730 <USBD_CtlError>
    break;
 800cd9e:	bf00      	nop
  }

  return ret;
 800cda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cda2:	4618      	mov	r0, r3
 800cda4:	3710      	adds	r7, #16
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}
 800cdaa:	bf00      	nop

0800cdac <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b084      	sub	sp, #16
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	781b      	ldrb	r3, [r3, #0]
 800cdbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cdc2:	2b20      	cmp	r3, #32
 800cdc4:	d003      	beq.n	800cdce <USBD_StdItfReq+0x22>
 800cdc6:	2b40      	cmp	r3, #64	; 0x40
 800cdc8:	d001      	beq.n	800cdce <USBD_StdItfReq+0x22>
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d12a      	bne.n	800ce24 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	2b02      	cmp	r3, #2
 800cdd8:	d81d      	bhi.n	800ce16 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	889b      	ldrh	r3, [r3, #4]
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	2b01      	cmp	r3, #1
 800cde2:	d813      	bhi.n	800ce0c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	6839      	ldr	r1, [r7, #0]
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	4798      	blx	r3
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	88db      	ldrh	r3, [r3, #6]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d110      	bne.n	800ce20 <USBD_StdItfReq+0x74>
 800cdfe:	7bfb      	ldrb	r3, [r7, #15]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d10d      	bne.n	800ce20 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 fd5e 	bl	800d8c6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800ce0a:	e009      	b.n	800ce20 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800ce0c:	6839      	ldr	r1, [r7, #0]
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f000 fc8e 	bl	800d730 <USBD_CtlError>
      break;
 800ce14:	e004      	b.n	800ce20 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800ce16:	6839      	ldr	r1, [r7, #0]
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 fc89 	bl	800d730 <USBD_CtlError>
      break;
 800ce1e:	e000      	b.n	800ce22 <USBD_StdItfReq+0x76>
      break;
 800ce20:	bf00      	nop
    }
    break;
 800ce22:	e004      	b.n	800ce2e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800ce24:	6839      	ldr	r1, [r7, #0]
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f000 fc82 	bl	800d730 <USBD_CtlError>
    break;
 800ce2c:	bf00      	nop
  }

  return ret;
 800ce2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3710      	adds	r7, #16
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	889b      	ldrh	r3, [r3, #4]
 800ce4a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	781b      	ldrb	r3, [r3, #0]
 800ce50:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ce54:	2b20      	cmp	r3, #32
 800ce56:	d004      	beq.n	800ce62 <USBD_StdEPReq+0x2a>
 800ce58:	2b40      	cmp	r3, #64	; 0x40
 800ce5a:	d002      	beq.n	800ce62 <USBD_StdEPReq+0x2a>
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d00a      	beq.n	800ce76 <USBD_StdEPReq+0x3e>
 800ce60:	e135      	b.n	800d0ce <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce68:	689b      	ldr	r3, [r3, #8]
 800ce6a:	6839      	ldr	r1, [r7, #0]
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	4798      	blx	r3
 800ce70:	4603      	mov	r3, r0
 800ce72:	73fb      	strb	r3, [r7, #15]
    break;
 800ce74:	e130      	b.n	800d0d8 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	785b      	ldrb	r3, [r3, #1]
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d03e      	beq.n	800cefc <USBD_StdEPReq+0xc4>
 800ce7e:	2b03      	cmp	r3, #3
 800ce80:	d002      	beq.n	800ce88 <USBD_StdEPReq+0x50>
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d077      	beq.n	800cf76 <USBD_StdEPReq+0x13e>
 800ce86:	e11c      	b.n	800d0c2 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	d002      	beq.n	800ce98 <USBD_StdEPReq+0x60>
 800ce92:	2b03      	cmp	r3, #3
 800ce94:	d015      	beq.n	800cec2 <USBD_StdEPReq+0x8a>
 800ce96:	e02b      	b.n	800cef0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ce98:	7bbb      	ldrb	r3, [r7, #14]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d00c      	beq.n	800ceb8 <USBD_StdEPReq+0x80>
 800ce9e:	7bbb      	ldrb	r3, [r7, #14]
 800cea0:	2b80      	cmp	r3, #128	; 0x80
 800cea2:	d009      	beq.n	800ceb8 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800cea4:	7bbb      	ldrb	r3, [r7, #14]
 800cea6:	4619      	mov	r1, r3
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f002 fb75 	bl	800f598 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ceae:	2180      	movs	r1, #128	; 0x80
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f002 fb71 	bl	800f598 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ceb6:	e020      	b.n	800cefa <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800ceb8:	6839      	ldr	r1, [r7, #0]
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f000 fc38 	bl	800d730 <USBD_CtlError>
        break;
 800cec0:	e01b      	b.n	800cefa <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	885b      	ldrh	r3, [r3, #2]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d10e      	bne.n	800cee8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ceca:	7bbb      	ldrb	r3, [r7, #14]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d00b      	beq.n	800cee8 <USBD_StdEPReq+0xb0>
 800ced0:	7bbb      	ldrb	r3, [r7, #14]
 800ced2:	2b80      	cmp	r3, #128	; 0x80
 800ced4:	d008      	beq.n	800cee8 <USBD_StdEPReq+0xb0>
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	88db      	ldrh	r3, [r3, #6]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d104      	bne.n	800cee8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800cede:	7bbb      	ldrb	r3, [r7, #14]
 800cee0:	4619      	mov	r1, r3
 800cee2:	6878      	ldr	r0, [r7, #4]
 800cee4:	f002 fb58 	bl	800f598 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 fcec 	bl	800d8c6 <USBD_CtlSendStatus>

        break;
 800ceee:	e004      	b.n	800cefa <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800cef0:	6839      	ldr	r1, [r7, #0]
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 fc1c 	bl	800d730 <USBD_CtlError>
        break;
 800cef8:	bf00      	nop
      }
      break;
 800cefa:	e0e7      	b.n	800d0cc <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf02:	2b02      	cmp	r3, #2
 800cf04:	d002      	beq.n	800cf0c <USBD_StdEPReq+0xd4>
 800cf06:	2b03      	cmp	r3, #3
 800cf08:	d015      	beq.n	800cf36 <USBD_StdEPReq+0xfe>
 800cf0a:	e02d      	b.n	800cf68 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf0c:	7bbb      	ldrb	r3, [r7, #14]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d00c      	beq.n	800cf2c <USBD_StdEPReq+0xf4>
 800cf12:	7bbb      	ldrb	r3, [r7, #14]
 800cf14:	2b80      	cmp	r3, #128	; 0x80
 800cf16:	d009      	beq.n	800cf2c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf18:	7bbb      	ldrb	r3, [r7, #14]
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f002 fb3b 	bl	800f598 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf22:	2180      	movs	r1, #128	; 0x80
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f002 fb37 	bl	800f598 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800cf2a:	e023      	b.n	800cf74 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800cf2c:	6839      	ldr	r1, [r7, #0]
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f000 fbfe 	bl	800d730 <USBD_CtlError>
        break;
 800cf34:	e01e      	b.n	800cf74 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	885b      	ldrh	r3, [r3, #2]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d119      	bne.n	800cf72 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800cf3e:	7bbb      	ldrb	r3, [r7, #14]
 800cf40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d004      	beq.n	800cf52 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cf48:	7bbb      	ldrb	r3, [r7, #14]
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f002 fb42 	bl	800f5d6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f000 fcb7 	bl	800d8c6 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf5e:	689b      	ldr	r3, [r3, #8]
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	4798      	blx	r3
        }
        break;
 800cf66:	e004      	b.n	800cf72 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800cf68:	6839      	ldr	r1, [r7, #0]
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 fbe0 	bl	800d730 <USBD_CtlError>
        break;
 800cf70:	e000      	b.n	800cf74 <USBD_StdEPReq+0x13c>
        break;
 800cf72:	bf00      	nop
      }
      break;
 800cf74:	e0aa      	b.n	800d0cc <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf7c:	2b02      	cmp	r3, #2
 800cf7e:	d002      	beq.n	800cf86 <USBD_StdEPReq+0x14e>
 800cf80:	2b03      	cmp	r3, #3
 800cf82:	d032      	beq.n	800cfea <USBD_StdEPReq+0x1b2>
 800cf84:	e097      	b.n	800d0b6 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf86:	7bbb      	ldrb	r3, [r7, #14]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d007      	beq.n	800cf9c <USBD_StdEPReq+0x164>
 800cf8c:	7bbb      	ldrb	r3, [r7, #14]
 800cf8e:	2b80      	cmp	r3, #128	; 0x80
 800cf90:	d004      	beq.n	800cf9c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800cf92:	6839      	ldr	r1, [r7, #0]
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 fbcb 	bl	800d730 <USBD_CtlError>
          break;
 800cf9a:	e091      	b.n	800d0c0 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cf9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	da0b      	bge.n	800cfbc <USBD_StdEPReq+0x184>
 800cfa4:	7bbb      	ldrb	r3, [r7, #14]
 800cfa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cfaa:	4613      	mov	r3, r2
 800cfac:	009b      	lsls	r3, r3, #2
 800cfae:	4413      	add	r3, r2
 800cfb0:	009b      	lsls	r3, r3, #2
 800cfb2:	3310      	adds	r3, #16
 800cfb4:	687a      	ldr	r2, [r7, #4]
 800cfb6:	4413      	add	r3, r2
 800cfb8:	3304      	adds	r3, #4
 800cfba:	e00b      	b.n	800cfd4 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800cfbc:	7bbb      	ldrb	r3, [r7, #14]
 800cfbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cfc2:	4613      	mov	r3, r2
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4413      	add	r3, r2
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cfce:	687a      	ldr	r2, [r7, #4]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	3304      	adds	r3, #4
 800cfd4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	2202      	movs	r2, #2
 800cfe0:	4619      	mov	r1, r3
 800cfe2:	6878      	ldr	r0, [r7, #4]
 800cfe4:	f000 fc15 	bl	800d812 <USBD_CtlSendData>
        break;
 800cfe8:	e06a      	b.n	800d0c0 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800cfea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	da11      	bge.n	800d016 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cff2:	7bbb      	ldrb	r3, [r7, #14]
 800cff4:	f003 020f 	and.w	r2, r3, #15
 800cff8:	6879      	ldr	r1, [r7, #4]
 800cffa:	4613      	mov	r3, r2
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	4413      	add	r3, r2
 800d000:	009b      	lsls	r3, r3, #2
 800d002:	440b      	add	r3, r1
 800d004:	3324      	adds	r3, #36	; 0x24
 800d006:	881b      	ldrh	r3, [r3, #0]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d117      	bne.n	800d03c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d00c:	6839      	ldr	r1, [r7, #0]
 800d00e:	6878      	ldr	r0, [r7, #4]
 800d010:	f000 fb8e 	bl	800d730 <USBD_CtlError>
            break;
 800d014:	e054      	b.n	800d0c0 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d016:	7bbb      	ldrb	r3, [r7, #14]
 800d018:	f003 020f 	and.w	r2, r3, #15
 800d01c:	6879      	ldr	r1, [r7, #4]
 800d01e:	4613      	mov	r3, r2
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	4413      	add	r3, r2
 800d024:	009b      	lsls	r3, r3, #2
 800d026:	440b      	add	r3, r1
 800d028:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d02c:	881b      	ldrh	r3, [r3, #0]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d104      	bne.n	800d03c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800d032:	6839      	ldr	r1, [r7, #0]
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f000 fb7b 	bl	800d730 <USBD_CtlError>
            break;
 800d03a:	e041      	b.n	800d0c0 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d03c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d040:	2b00      	cmp	r3, #0
 800d042:	da0b      	bge.n	800d05c <USBD_StdEPReq+0x224>
 800d044:	7bbb      	ldrb	r3, [r7, #14]
 800d046:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d04a:	4613      	mov	r3, r2
 800d04c:	009b      	lsls	r3, r3, #2
 800d04e:	4413      	add	r3, r2
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	3310      	adds	r3, #16
 800d054:	687a      	ldr	r2, [r7, #4]
 800d056:	4413      	add	r3, r2
 800d058:	3304      	adds	r3, #4
 800d05a:	e00b      	b.n	800d074 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800d05c:	7bbb      	ldrb	r3, [r7, #14]
 800d05e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d062:	4613      	mov	r3, r2
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	4413      	add	r3, r2
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d06e:	687a      	ldr	r2, [r7, #4]
 800d070:	4413      	add	r3, r2
 800d072:	3304      	adds	r3, #4
 800d074:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d076:	7bbb      	ldrb	r3, [r7, #14]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d002      	beq.n	800d082 <USBD_StdEPReq+0x24a>
 800d07c:	7bbb      	ldrb	r3, [r7, #14]
 800d07e:	2b80      	cmp	r3, #128	; 0x80
 800d080:	d103      	bne.n	800d08a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	2200      	movs	r2, #0
 800d086:	601a      	str	r2, [r3, #0]
 800d088:	e00e      	b.n	800d0a8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d08a:	7bbb      	ldrb	r3, [r7, #14]
 800d08c:	4619      	mov	r1, r3
 800d08e:	6878      	ldr	r0, [r7, #4]
 800d090:	f002 fac0 	bl	800f614 <USBD_LL_IsStallEP>
 800d094:	4603      	mov	r3, r0
 800d096:	2b00      	cmp	r3, #0
 800d098:	d003      	beq.n	800d0a2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	2201      	movs	r2, #1
 800d09e:	601a      	str	r2, [r3, #0]
 800d0a0:	e002      	b.n	800d0a8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	2202      	movs	r2, #2
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	f000 fbaf 	bl	800d812 <USBD_CtlSendData>
          break;
 800d0b4:	e004      	b.n	800d0c0 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800d0b6:	6839      	ldr	r1, [r7, #0]
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 fb39 	bl	800d730 <USBD_CtlError>
        break;
 800d0be:	bf00      	nop
      }
      break;
 800d0c0:	e004      	b.n	800d0cc <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800d0c2:	6839      	ldr	r1, [r7, #0]
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f000 fb33 	bl	800d730 <USBD_CtlError>
      break;
 800d0ca:	bf00      	nop
    }
    break;
 800d0cc:	e004      	b.n	800d0d8 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800d0ce:	6839      	ldr	r1, [r7, #0]
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 fb2d 	bl	800d730 <USBD_CtlError>
    break;
 800d0d6:	bf00      	nop
  }

  return ret;
 800d0d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3710      	adds	r7, #16
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
	...

0800d0e4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	885b      	ldrh	r3, [r3, #2]
 800d0fe:	0a1b      	lsrs	r3, r3, #8
 800d100:	b29b      	uxth	r3, r3
 800d102:	3b01      	subs	r3, #1
 800d104:	2b06      	cmp	r3, #6
 800d106:	f200 8128 	bhi.w	800d35a <USBD_GetDescriptor+0x276>
 800d10a:	a201      	add	r2, pc, #4	; (adr r2, 800d110 <USBD_GetDescriptor+0x2c>)
 800d10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d110:	0800d12d 	.word	0x0800d12d
 800d114:	0800d145 	.word	0x0800d145
 800d118:	0800d185 	.word	0x0800d185
 800d11c:	0800d35b 	.word	0x0800d35b
 800d120:	0800d35b 	.word	0x0800d35b
 800d124:	0800d2fb 	.word	0x0800d2fb
 800d128:	0800d327 	.word	0x0800d327
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	7c12      	ldrb	r2, [r2, #16]
 800d138:	f107 0108 	add.w	r1, r7, #8
 800d13c:	4610      	mov	r0, r2
 800d13e:	4798      	blx	r3
 800d140:	60f8      	str	r0, [r7, #12]
    break;
 800d142:	e112      	b.n	800d36a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	7c1b      	ldrb	r3, [r3, #16]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d10d      	bne.n	800d168 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d154:	f107 0208 	add.w	r2, r7, #8
 800d158:	4610      	mov	r0, r2
 800d15a:	4798      	blx	r3
 800d15c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	3301      	adds	r3, #1
 800d162:	2202      	movs	r2, #2
 800d164:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800d166:	e100      	b.n	800d36a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d16e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d170:	f107 0208 	add.w	r2, r7, #8
 800d174:	4610      	mov	r0, r2
 800d176:	4798      	blx	r3
 800d178:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	3301      	adds	r3, #1
 800d17e:	2202      	movs	r2, #2
 800d180:	701a      	strb	r2, [r3, #0]
    break;
 800d182:	e0f2      	b.n	800d36a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	885b      	ldrh	r3, [r3, #2]
 800d188:	b2db      	uxtb	r3, r3
 800d18a:	2b05      	cmp	r3, #5
 800d18c:	f200 80ac 	bhi.w	800d2e8 <USBD_GetDescriptor+0x204>
 800d190:	a201      	add	r2, pc, #4	; (adr r2, 800d198 <USBD_GetDescriptor+0xb4>)
 800d192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d196:	bf00      	nop
 800d198:	0800d1b1 	.word	0x0800d1b1
 800d19c:	0800d1e5 	.word	0x0800d1e5
 800d1a0:	0800d219 	.word	0x0800d219
 800d1a4:	0800d24d 	.word	0x0800d24d
 800d1a8:	0800d281 	.word	0x0800d281
 800d1ac:	0800d2b5 	.word	0x0800d2b5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d00b      	beq.n	800d1d4 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	7c12      	ldrb	r2, [r2, #16]
 800d1c8:	f107 0108 	add.w	r1, r7, #8
 800d1cc:	4610      	mov	r0, r2
 800d1ce:	4798      	blx	r3
 800d1d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d1d2:	e091      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d1d4:	6839      	ldr	r1, [r7, #0]
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f000 faaa 	bl	800d730 <USBD_CtlError>
        err++;
 800d1dc:	7afb      	ldrb	r3, [r7, #11]
 800d1de:	3301      	adds	r3, #1
 800d1e0:	72fb      	strb	r3, [r7, #11]
      break;
 800d1e2:	e089      	b.n	800d2f8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d1ea:	689b      	ldr	r3, [r3, #8]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d00b      	beq.n	800d208 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d1f6:	689b      	ldr	r3, [r3, #8]
 800d1f8:	687a      	ldr	r2, [r7, #4]
 800d1fa:	7c12      	ldrb	r2, [r2, #16]
 800d1fc:	f107 0108 	add.w	r1, r7, #8
 800d200:	4610      	mov	r0, r2
 800d202:	4798      	blx	r3
 800d204:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d206:	e077      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d208:	6839      	ldr	r1, [r7, #0]
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 fa90 	bl	800d730 <USBD_CtlError>
        err++;
 800d210:	7afb      	ldrb	r3, [r7, #11]
 800d212:	3301      	adds	r3, #1
 800d214:	72fb      	strb	r3, [r7, #11]
      break;
 800d216:	e06f      	b.n	800d2f8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d21e:	68db      	ldr	r3, [r3, #12]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d00b      	beq.n	800d23c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d22a:	68db      	ldr	r3, [r3, #12]
 800d22c:	687a      	ldr	r2, [r7, #4]
 800d22e:	7c12      	ldrb	r2, [r2, #16]
 800d230:	f107 0108 	add.w	r1, r7, #8
 800d234:	4610      	mov	r0, r2
 800d236:	4798      	blx	r3
 800d238:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d23a:	e05d      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d23c:	6839      	ldr	r1, [r7, #0]
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f000 fa76 	bl	800d730 <USBD_CtlError>
        err++;
 800d244:	7afb      	ldrb	r3, [r7, #11]
 800d246:	3301      	adds	r3, #1
 800d248:	72fb      	strb	r3, [r7, #11]
      break;
 800d24a:	e055      	b.n	800d2f8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d252:	691b      	ldr	r3, [r3, #16]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d00b      	beq.n	800d270 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d25e:	691b      	ldr	r3, [r3, #16]
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	7c12      	ldrb	r2, [r2, #16]
 800d264:	f107 0108 	add.w	r1, r7, #8
 800d268:	4610      	mov	r0, r2
 800d26a:	4798      	blx	r3
 800d26c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d26e:	e043      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d270:	6839      	ldr	r1, [r7, #0]
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f000 fa5c 	bl	800d730 <USBD_CtlError>
        err++;
 800d278:	7afb      	ldrb	r3, [r7, #11]
 800d27a:	3301      	adds	r3, #1
 800d27c:	72fb      	strb	r3, [r7, #11]
      break;
 800d27e:	e03b      	b.n	800d2f8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d286:	695b      	ldr	r3, [r3, #20]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d00b      	beq.n	800d2a4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d292:	695b      	ldr	r3, [r3, #20]
 800d294:	687a      	ldr	r2, [r7, #4]
 800d296:	7c12      	ldrb	r2, [r2, #16]
 800d298:	f107 0108 	add.w	r1, r7, #8
 800d29c:	4610      	mov	r0, r2
 800d29e:	4798      	blx	r3
 800d2a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d2a2:	e029      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d2a4:	6839      	ldr	r1, [r7, #0]
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f000 fa42 	bl	800d730 <USBD_CtlError>
        err++;
 800d2ac:	7afb      	ldrb	r3, [r7, #11]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	72fb      	strb	r3, [r7, #11]
      break;
 800d2b2:	e021      	b.n	800d2f8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d2ba:	699b      	ldr	r3, [r3, #24]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d00b      	beq.n	800d2d8 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d2c6:	699b      	ldr	r3, [r3, #24]
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	7c12      	ldrb	r2, [r2, #16]
 800d2cc:	f107 0108 	add.w	r1, r7, #8
 800d2d0:	4610      	mov	r0, r2
 800d2d2:	4798      	blx	r3
 800d2d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d2d6:	e00f      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800d2d8:	6839      	ldr	r1, [r7, #0]
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 fa28 	bl	800d730 <USBD_CtlError>
        err++;
 800d2e0:	7afb      	ldrb	r3, [r7, #11]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	72fb      	strb	r3, [r7, #11]
      break;
 800d2e6:	e007      	b.n	800d2f8 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800d2e8:	6839      	ldr	r1, [r7, #0]
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 fa20 	bl	800d730 <USBD_CtlError>
      err++;
 800d2f0:	7afb      	ldrb	r3, [r7, #11]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800d2f6:	bf00      	nop
    }
    break;
 800d2f8:	e037      	b.n	800d36a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	7c1b      	ldrb	r3, [r3, #16]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d109      	bne.n	800d316 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d30a:	f107 0208 	add.w	r2, r7, #8
 800d30e:	4610      	mov	r0, r2
 800d310:	4798      	blx	r3
 800d312:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d314:	e029      	b.n	800d36a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800d316:	6839      	ldr	r1, [r7, #0]
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f000 fa09 	bl	800d730 <USBD_CtlError>
      err++;
 800d31e:	7afb      	ldrb	r3, [r7, #11]
 800d320:	3301      	adds	r3, #1
 800d322:	72fb      	strb	r3, [r7, #11]
    break;
 800d324:	e021      	b.n	800d36a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	7c1b      	ldrb	r3, [r3, #16]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d10d      	bne.n	800d34a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d336:	f107 0208 	add.w	r2, r7, #8
 800d33a:	4610      	mov	r0, r2
 800d33c:	4798      	blx	r3
 800d33e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	3301      	adds	r3, #1
 800d344:	2207      	movs	r2, #7
 800d346:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800d348:	e00f      	b.n	800d36a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800d34a:	6839      	ldr	r1, [r7, #0]
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f000 f9ef 	bl	800d730 <USBD_CtlError>
      err++;
 800d352:	7afb      	ldrb	r3, [r7, #11]
 800d354:	3301      	adds	r3, #1
 800d356:	72fb      	strb	r3, [r7, #11]
    break;
 800d358:	e007      	b.n	800d36a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800d35a:	6839      	ldr	r1, [r7, #0]
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f000 f9e7 	bl	800d730 <USBD_CtlError>
    err++;
 800d362:	7afb      	ldrb	r3, [r7, #11]
 800d364:	3301      	adds	r3, #1
 800d366:	72fb      	strb	r3, [r7, #11]
    break;
 800d368:	bf00      	nop
  }

  if (err != 0U)
 800d36a:	7afb      	ldrb	r3, [r7, #11]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d11e      	bne.n	800d3ae <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	88db      	ldrh	r3, [r3, #6]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d016      	beq.n	800d3a6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800d378:	893b      	ldrh	r3, [r7, #8]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d00e      	beq.n	800d39c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	88da      	ldrh	r2, [r3, #6]
 800d382:	893b      	ldrh	r3, [r7, #8]
 800d384:	4293      	cmp	r3, r2
 800d386:	bf28      	it	cs
 800d388:	4613      	movcs	r3, r2
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800d38e:	893b      	ldrh	r3, [r7, #8]
 800d390:	461a      	mov	r2, r3
 800d392:	68f9      	ldr	r1, [r7, #12]
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f000 fa3c 	bl	800d812 <USBD_CtlSendData>
 800d39a:	e009      	b.n	800d3b0 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800d39c:	6839      	ldr	r1, [r7, #0]
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 f9c6 	bl	800d730 <USBD_CtlError>
 800d3a4:	e004      	b.n	800d3b0 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f000 fa8d 	bl	800d8c6 <USBD_CtlSendStatus>
 800d3ac:	e000      	b.n	800d3b0 <USBD_GetDescriptor+0x2cc>
    return;
 800d3ae:	bf00      	nop
    }
  }
}
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop

0800d3b8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
 800d3c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	889b      	ldrh	r3, [r3, #4]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d130      	bne.n	800d42c <USBD_SetAddress+0x74>
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	88db      	ldrh	r3, [r3, #6]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d12c      	bne.n	800d42c <USBD_SetAddress+0x74>
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	885b      	ldrh	r3, [r3, #2]
 800d3d6:	2b7f      	cmp	r3, #127	; 0x7f
 800d3d8:	d828      	bhi.n	800d42c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	885b      	ldrh	r3, [r3, #2]
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d3e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3ec:	2b03      	cmp	r3, #3
 800d3ee:	d104      	bne.n	800d3fa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800d3f0:	6839      	ldr	r1, [r7, #0]
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f000 f99c 	bl	800d730 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3f8:	e01c      	b.n	800d434 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	7bfa      	ldrb	r2, [r7, #15]
 800d3fe:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d402:	7bfb      	ldrb	r3, [r7, #15]
 800d404:	4619      	mov	r1, r3
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f002 f930 	bl	800f66c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f000 fa5a 	bl	800d8c6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d412:	7bfb      	ldrb	r3, [r7, #15]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d004      	beq.n	800d422 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2202      	movs	r2, #2
 800d41c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d420:	e008      	b.n	800d434 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2201      	movs	r2, #1
 800d426:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d42a:	e003      	b.n	800d434 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d42c:	6839      	ldr	r1, [r7, #0]
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	f000 f97e 	bl	800d730 <USBD_CtlError>
  }
}
 800d434:	bf00      	nop
 800d436:	3710      	adds	r7, #16
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}

0800d43c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b084      	sub	sp, #16
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
 800d444:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d446:	2300      	movs	r3, #0
 800d448:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	885b      	ldrh	r3, [r3, #2]
 800d44e:	b2da      	uxtb	r2, r3
 800d450:	4b4b      	ldr	r3, [pc, #300]	; (800d580 <USBD_SetConfig+0x144>)
 800d452:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d454:	4b4a      	ldr	r3, [pc, #296]	; (800d580 <USBD_SetConfig+0x144>)
 800d456:	781b      	ldrb	r3, [r3, #0]
 800d458:	2b01      	cmp	r3, #1
 800d45a:	d905      	bls.n	800d468 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d45c:	6839      	ldr	r1, [r7, #0]
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 f966 	bl	800d730 <USBD_CtlError>
    return USBD_FAIL;
 800d464:	2303      	movs	r3, #3
 800d466:	e087      	b.n	800d578 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d46e:	2b02      	cmp	r3, #2
 800d470:	d002      	beq.n	800d478 <USBD_SetConfig+0x3c>
 800d472:	2b03      	cmp	r3, #3
 800d474:	d025      	beq.n	800d4c2 <USBD_SetConfig+0x86>
 800d476:	e071      	b.n	800d55c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800d478:	4b41      	ldr	r3, [pc, #260]	; (800d580 <USBD_SetConfig+0x144>)
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d01c      	beq.n	800d4ba <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800d480:	4b3f      	ldr	r3, [pc, #252]	; (800d580 <USBD_SetConfig+0x144>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	461a      	mov	r2, r3
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800d48a:	4b3d      	ldr	r3, [pc, #244]	; (800d580 <USBD_SetConfig+0x144>)
 800d48c:	781b      	ldrb	r3, [r3, #0]
 800d48e:	4619      	mov	r1, r3
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f7ff f9a7 	bl	800c7e4 <USBD_SetClassConfig>
 800d496:	4603      	mov	r3, r0
 800d498:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800d49a:	7bfb      	ldrb	r3, [r7, #15]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d004      	beq.n	800d4aa <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800d4a0:	6839      	ldr	r1, [r7, #0]
 800d4a2:	6878      	ldr	r0, [r7, #4]
 800d4a4:	f000 f944 	bl	800d730 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d4a8:	e065      	b.n	800d576 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	f000 fa0b 	bl	800d8c6 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2203      	movs	r2, #3
 800d4b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800d4b8:	e05d      	b.n	800d576 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fa03 	bl	800d8c6 <USBD_CtlSendStatus>
    break;
 800d4c0:	e059      	b.n	800d576 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800d4c2:	4b2f      	ldr	r3, [pc, #188]	; (800d580 <USBD_SetConfig+0x144>)
 800d4c4:	781b      	ldrb	r3, [r3, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d112      	bne.n	800d4f0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2202      	movs	r2, #2
 800d4ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800d4d2:	4b2b      	ldr	r3, [pc, #172]	; (800d580 <USBD_SetConfig+0x144>)
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d4dc:	4b28      	ldr	r3, [pc, #160]	; (800d580 <USBD_SetConfig+0x144>)
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f7ff f99a 	bl	800c81c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800d4e8:	6878      	ldr	r0, [r7, #4]
 800d4ea:	f000 f9ec 	bl	800d8c6 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800d4ee:	e042      	b.n	800d576 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800d4f0:	4b23      	ldr	r3, [pc, #140]	; (800d580 <USBD_SetConfig+0x144>)
 800d4f2:	781b      	ldrb	r3, [r3, #0]
 800d4f4:	461a      	mov	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	685b      	ldr	r3, [r3, #4]
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d02a      	beq.n	800d554 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	685b      	ldr	r3, [r3, #4]
 800d502:	b2db      	uxtb	r3, r3
 800d504:	4619      	mov	r1, r3
 800d506:	6878      	ldr	r0, [r7, #4]
 800d508:	f7ff f988 	bl	800c81c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800d50c:	4b1c      	ldr	r3, [pc, #112]	; (800d580 <USBD_SetConfig+0x144>)
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	461a      	mov	r2, r3
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800d516:	4b1a      	ldr	r3, [pc, #104]	; (800d580 <USBD_SetConfig+0x144>)
 800d518:	781b      	ldrb	r3, [r3, #0]
 800d51a:	4619      	mov	r1, r3
 800d51c:	6878      	ldr	r0, [r7, #4]
 800d51e:	f7ff f961 	bl	800c7e4 <USBD_SetClassConfig>
 800d522:	4603      	mov	r3, r0
 800d524:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800d526:	7bfb      	ldrb	r3, [r7, #15]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d00f      	beq.n	800d54c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800d52c:	6839      	ldr	r1, [r7, #0]
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f000 f8fe 	bl	800d730 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	685b      	ldr	r3, [r3, #4]
 800d538:	b2db      	uxtb	r3, r3
 800d53a:	4619      	mov	r1, r3
 800d53c:	6878      	ldr	r0, [r7, #4]
 800d53e:	f7ff f96d 	bl	800c81c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2202      	movs	r2, #2
 800d546:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800d54a:	e014      	b.n	800d576 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 f9ba 	bl	800d8c6 <USBD_CtlSendStatus>
    break;
 800d552:	e010      	b.n	800d576 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 f9b6 	bl	800d8c6 <USBD_CtlSendStatus>
    break;
 800d55a:	e00c      	b.n	800d576 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 f8e6 	bl	800d730 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d564:	4b06      	ldr	r3, [pc, #24]	; (800d580 <USBD_SetConfig+0x144>)
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	4619      	mov	r1, r3
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f7ff f956 	bl	800c81c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800d570:	2303      	movs	r3, #3
 800d572:	73fb      	strb	r3, [r7, #15]
    break;
 800d574:	bf00      	nop
  }

  return ret;
 800d576:	7bfb      	ldrb	r3, [r7, #15]
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3710      	adds	r7, #16
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}
 800d580:	20000ea0 	.word	0x20000ea0

0800d584 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	88db      	ldrh	r3, [r3, #6]
 800d592:	2b01      	cmp	r3, #1
 800d594:	d004      	beq.n	800d5a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d596:	6839      	ldr	r1, [r7, #0]
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f000 f8c9 	bl	800d730 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800d59e:	e021      	b.n	800d5e4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	db17      	blt.n	800d5da <USBD_GetConfig+0x56>
 800d5aa:	2b02      	cmp	r3, #2
 800d5ac:	dd02      	ble.n	800d5b4 <USBD_GetConfig+0x30>
 800d5ae:	2b03      	cmp	r3, #3
 800d5b0:	d00b      	beq.n	800d5ca <USBD_GetConfig+0x46>
 800d5b2:	e012      	b.n	800d5da <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	3308      	adds	r3, #8
 800d5be:	2201      	movs	r2, #1
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f000 f925 	bl	800d812 <USBD_CtlSendData>
      break;
 800d5c8:	e00c      	b.n	800d5e4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	3304      	adds	r3, #4
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 f91d 	bl	800d812 <USBD_CtlSendData>
      break;
 800d5d8:	e004      	b.n	800d5e4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800d5da:	6839      	ldr	r1, [r7, #0]
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f000 f8a7 	bl	800d730 <USBD_CtlError>
      break;
 800d5e2:	bf00      	nop
}
 800d5e4:	bf00      	nop
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
 800d5f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5fc:	3b01      	subs	r3, #1
 800d5fe:	2b02      	cmp	r3, #2
 800d600:	d81e      	bhi.n	800d640 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	88db      	ldrh	r3, [r3, #6]
 800d606:	2b02      	cmp	r3, #2
 800d608:	d004      	beq.n	800d614 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800d60a:	6839      	ldr	r1, [r7, #0]
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f000 f88f 	bl	800d730 <USBD_CtlError>
      break;
 800d612:	e01a      	b.n	800d64a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2201      	movs	r2, #1
 800d618:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d620:	2b00      	cmp	r3, #0
 800d622:	d005      	beq.n	800d630 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	68db      	ldr	r3, [r3, #12]
 800d628:	f043 0202 	orr.w	r2, r3, #2
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	330c      	adds	r3, #12
 800d634:	2202      	movs	r2, #2
 800d636:	4619      	mov	r1, r3
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 f8ea 	bl	800d812 <USBD_CtlSendData>
    break;
 800d63e:	e004      	b.n	800d64a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800d640:	6839      	ldr	r1, [r7, #0]
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f000 f874 	bl	800d730 <USBD_CtlError>
    break;
 800d648:	bf00      	nop
  }
}
 800d64a:	bf00      	nop
 800d64c:	3708      	adds	r7, #8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}

0800d652 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b082      	sub	sp, #8
 800d656:	af00      	add	r7, sp, #0
 800d658:	6078      	str	r0, [r7, #4]
 800d65a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	885b      	ldrh	r3, [r3, #2]
 800d660:	2b01      	cmp	r3, #1
 800d662:	d106      	bne.n	800d672 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2201      	movs	r2, #1
 800d668:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f000 f92a 	bl	800d8c6 <USBD_CtlSendStatus>
  }
}
 800d672:	bf00      	nop
 800d674:	3708      	adds	r7, #8
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}

0800d67a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d67a:	b580      	push	{r7, lr}
 800d67c:	b082      	sub	sp, #8
 800d67e:	af00      	add	r7, sp, #0
 800d680:	6078      	str	r0, [r7, #4]
 800d682:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d68a:	3b01      	subs	r3, #1
 800d68c:	2b02      	cmp	r3, #2
 800d68e:	d80b      	bhi.n	800d6a8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	885b      	ldrh	r3, [r3, #2]
 800d694:	2b01      	cmp	r3, #1
 800d696:	d10c      	bne.n	800d6b2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f000 f910 	bl	800d8c6 <USBD_CtlSendStatus>
      }
      break;
 800d6a6:	e004      	b.n	800d6b2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800d6a8:	6839      	ldr	r1, [r7, #0]
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 f840 	bl	800d730 <USBD_CtlError>
      break;
 800d6b0:	e000      	b.n	800d6b4 <USBD_ClrFeature+0x3a>
      break;
 800d6b2:	bf00      	nop
  }
}
 800d6b4:	bf00      	nop
 800d6b6:	3708      	adds	r7, #8
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b084      	sub	sp, #16
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	781a      	ldrb	r2, [r3, #0]
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	781a      	ldrb	r2, [r3, #0]
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d6e6:	68f8      	ldr	r0, [r7, #12]
 800d6e8:	f7ff fad3 	bl	800cc92 <SWAPBYTE>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	461a      	mov	r2, r3
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	3301      	adds	r3, #1
 800d6fe:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d700:	68f8      	ldr	r0, [r7, #12]
 800d702:	f7ff fac6 	bl	800cc92 <SWAPBYTE>
 800d706:	4603      	mov	r3, r0
 800d708:	461a      	mov	r2, r3
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	3301      	adds	r3, #1
 800d712:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	3301      	adds	r3, #1
 800d718:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d71a:	68f8      	ldr	r0, [r7, #12]
 800d71c:	f7ff fab9 	bl	800cc92 <SWAPBYTE>
 800d720:	4603      	mov	r3, r0
 800d722:	461a      	mov	r2, r3
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	80da      	strh	r2, [r3, #6]
}
 800d728:	bf00      	nop
 800d72a:	3710      	adds	r7, #16
 800d72c:	46bd      	mov	sp, r7
 800d72e:	bd80      	pop	{r7, pc}

0800d730 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b082      	sub	sp, #8
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d73a:	2180      	movs	r1, #128	; 0x80
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f001 ff2b 	bl	800f598 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d742:	2100      	movs	r1, #0
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f001 ff27 	bl	800f598 <USBD_LL_StallEP>
}
 800d74a:	bf00      	nop
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}

0800d752 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d752:	b580      	push	{r7, lr}
 800d754:	b086      	sub	sp, #24
 800d756:	af00      	add	r7, sp, #0
 800d758:	60f8      	str	r0, [r7, #12]
 800d75a:	60b9      	str	r1, [r7, #8]
 800d75c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d75e:	2300      	movs	r3, #0
 800d760:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d036      	beq.n	800d7d6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d76c:	6938      	ldr	r0, [r7, #16]
 800d76e:	f000 f836 	bl	800d7de <USBD_GetLen>
 800d772:	4603      	mov	r3, r0
 800d774:	3301      	adds	r3, #1
 800d776:	b29b      	uxth	r3, r3
 800d778:	005b      	lsls	r3, r3, #1
 800d77a:	b29a      	uxth	r2, r3
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d780:	7dfb      	ldrb	r3, [r7, #23]
 800d782:	68ba      	ldr	r2, [r7, #8]
 800d784:	4413      	add	r3, r2
 800d786:	687a      	ldr	r2, [r7, #4]
 800d788:	7812      	ldrb	r2, [r2, #0]
 800d78a:	701a      	strb	r2, [r3, #0]
  idx++;
 800d78c:	7dfb      	ldrb	r3, [r7, #23]
 800d78e:	3301      	adds	r3, #1
 800d790:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d792:	7dfb      	ldrb	r3, [r7, #23]
 800d794:	68ba      	ldr	r2, [r7, #8]
 800d796:	4413      	add	r3, r2
 800d798:	2203      	movs	r2, #3
 800d79a:	701a      	strb	r2, [r3, #0]
  idx++;
 800d79c:	7dfb      	ldrb	r3, [r7, #23]
 800d79e:	3301      	adds	r3, #1
 800d7a0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d7a2:	e013      	b.n	800d7cc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d7a4:	7dfb      	ldrb	r3, [r7, #23]
 800d7a6:	68ba      	ldr	r2, [r7, #8]
 800d7a8:	4413      	add	r3, r2
 800d7aa:	693a      	ldr	r2, [r7, #16]
 800d7ac:	7812      	ldrb	r2, [r2, #0]
 800d7ae:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	613b      	str	r3, [r7, #16]
    idx++;
 800d7b6:	7dfb      	ldrb	r3, [r7, #23]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d7bc:	7dfb      	ldrb	r3, [r7, #23]
 800d7be:	68ba      	ldr	r2, [r7, #8]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	701a      	strb	r2, [r3, #0]
    idx++;
 800d7c6:	7dfb      	ldrb	r3, [r7, #23]
 800d7c8:	3301      	adds	r3, #1
 800d7ca:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d1e7      	bne.n	800d7a4 <USBD_GetString+0x52>
 800d7d4:	e000      	b.n	800d7d8 <USBD_GetString+0x86>
    return;
 800d7d6:	bf00      	nop
  }
}
 800d7d8:	3718      	adds	r7, #24
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d7de:	b480      	push	{r7}
 800d7e0:	b085      	sub	sp, #20
 800d7e2:	af00      	add	r7, sp, #0
 800d7e4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d7ee:	e005      	b.n	800d7fc <USBD_GetLen+0x1e>
  {
    len++;
 800d7f0:	7bfb      	ldrb	r3, [r7, #15]
 800d7f2:	3301      	adds	r3, #1
 800d7f4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	781b      	ldrb	r3, [r3, #0]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d1f5      	bne.n	800d7f0 <USBD_GetLen+0x12>
  }

  return len;
 800d804:	7bfb      	ldrb	r3, [r7, #15]
}
 800d806:	4618      	mov	r0, r3
 800d808:	3714      	adds	r7, #20
 800d80a:	46bd      	mov	sp, r7
 800d80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d810:	4770      	bx	lr

0800d812 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d812:	b580      	push	{r7, lr}
 800d814:	b084      	sub	sp, #16
 800d816:	af00      	add	r7, sp, #0
 800d818:	60f8      	str	r0, [r7, #12]
 800d81a:	60b9      	str	r1, [r7, #8]
 800d81c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2202      	movs	r2, #2
 800d822:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	687a      	ldr	r2, [r7, #4]
 800d830:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	68ba      	ldr	r2, [r7, #8]
 800d836:	2100      	movs	r1, #0
 800d838:	68f8      	ldr	r0, [r7, #12]
 800d83a:	f001 ff36 	bl	800f6aa <USBD_LL_Transmit>

  return USBD_OK;
 800d83e:	2300      	movs	r3, #0
}
 800d840:	4618      	mov	r0, r3
 800d842:	3710      	adds	r7, #16
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}

0800d848 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b084      	sub	sp, #16
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	60f8      	str	r0, [r7, #12]
 800d850:	60b9      	str	r1, [r7, #8]
 800d852:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	68ba      	ldr	r2, [r7, #8]
 800d858:	2100      	movs	r1, #0
 800d85a:	68f8      	ldr	r0, [r7, #12]
 800d85c:	f001 ff25 	bl	800f6aa <USBD_LL_Transmit>

  return USBD_OK;
 800d860:	2300      	movs	r3, #0
}
 800d862:	4618      	mov	r0, r3
 800d864:	3710      	adds	r7, #16
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}

0800d86a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d86a:	b580      	push	{r7, lr}
 800d86c:	b084      	sub	sp, #16
 800d86e:	af00      	add	r7, sp, #0
 800d870:	60f8      	str	r0, [r7, #12]
 800d872:	60b9      	str	r1, [r7, #8]
 800d874:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	2203      	movs	r2, #3
 800d87a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	687a      	ldr	r2, [r7, #4]
 800d882:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	687a      	ldr	r2, [r7, #4]
 800d88a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	68ba      	ldr	r2, [r7, #8]
 800d892:	2100      	movs	r1, #0
 800d894:	68f8      	ldr	r0, [r7, #12]
 800d896:	f001 ff29 	bl	800f6ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d89a:	2300      	movs	r3, #0
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3710      	adds	r7, #16
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b084      	sub	sp, #16
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	60f8      	str	r0, [r7, #12]
 800d8ac:	60b9      	str	r1, [r7, #8]
 800d8ae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	68ba      	ldr	r2, [r7, #8]
 800d8b4:	2100      	movs	r1, #0
 800d8b6:	68f8      	ldr	r0, [r7, #12]
 800d8b8:	f001 ff18 	bl	800f6ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d8bc:	2300      	movs	r3, #0
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}

0800d8c6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d8c6:	b580      	push	{r7, lr}
 800d8c8:	b082      	sub	sp, #8
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2204      	movs	r2, #4
 800d8d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	2200      	movs	r2, #0
 800d8da:	2100      	movs	r1, #0
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f001 fee4 	bl	800f6aa <USBD_LL_Transmit>

  return USBD_OK;
 800d8e2:	2300      	movs	r3, #0
}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	3708      	adds	r7, #8
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2205      	movs	r2, #5
 800d8f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	2200      	movs	r2, #0
 800d900:	2100      	movs	r1, #0
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f001 fef2 	bl	800f6ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d908:	2300      	movs	r3, #0
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3708      	adds	r7, #8
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}

0800d912 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d912:	b480      	push	{r7}
 800d914:	b085      	sub	sp, #20
 800d916:	af00      	add	r7, sp, #0
 800d918:	4603      	mov	r3, r0
 800d91a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d91c:	2300      	movs	r3, #0
 800d91e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d920:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d924:	2b84      	cmp	r3, #132	; 0x84
 800d926:	d005      	beq.n	800d934 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d928:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	4413      	add	r3, r2
 800d930:	3303      	adds	r3, #3
 800d932:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d934:	68fb      	ldr	r3, [r7, #12]
}
 800d936:	4618      	mov	r0, r3
 800d938:	3714      	adds	r7, #20
 800d93a:	46bd      	mov	sp, r7
 800d93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d940:	4770      	bx	lr

0800d942 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d942:	b580      	push	{r7, lr}
 800d944:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d946:	f000 fadb 	bl	800df00 <vTaskStartScheduler>
  
  return osOK;
 800d94a:	2300      	movs	r3, #0
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	bd80      	pop	{r7, pc}

0800d950 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d950:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d952:	b089      	sub	sp, #36	; 0x24
 800d954:	af04      	add	r7, sp, #16
 800d956:	6078      	str	r0, [r7, #4]
 800d958:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	695b      	ldr	r3, [r3, #20]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d020      	beq.n	800d9a4 <osThreadCreate+0x54>
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	699b      	ldr	r3, [r3, #24]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d01c      	beq.n	800d9a4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	685c      	ldr	r4, [r3, #4]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681d      	ldr	r5, [r3, #0]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	691e      	ldr	r6, [r3, #16]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d97c:	4618      	mov	r0, r3
 800d97e:	f7ff ffc8 	bl	800d912 <makeFreeRtosPriority>
 800d982:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	695b      	ldr	r3, [r3, #20]
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d98c:	9202      	str	r2, [sp, #8]
 800d98e:	9301      	str	r3, [sp, #4]
 800d990:	9100      	str	r1, [sp, #0]
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	4632      	mov	r2, r6
 800d996:	4629      	mov	r1, r5
 800d998:	4620      	mov	r0, r4
 800d99a:	f000 f8ed 	bl	800db78 <xTaskCreateStatic>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	60fb      	str	r3, [r7, #12]
 800d9a2:	e01c      	b.n	800d9de <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	685c      	ldr	r4, [r3, #4]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d9b0:	b29e      	uxth	r6, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f7ff ffaa 	bl	800d912 <makeFreeRtosPriority>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	f107 030c 	add.w	r3, r7, #12
 800d9c4:	9301      	str	r3, [sp, #4]
 800d9c6:	9200      	str	r2, [sp, #0]
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	4632      	mov	r2, r6
 800d9cc:	4629      	mov	r1, r5
 800d9ce:	4620      	mov	r0, r4
 800d9d0:	f000 f92c 	bl	800dc2c <xTaskCreate>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d001      	beq.n	800d9de <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	e000      	b.n	800d9e0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d9de:	68fb      	ldr	r3, [r7, #12]
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3714      	adds	r7, #20
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d9e8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d001      	beq.n	800d9fe <osDelay+0x16>
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	e000      	b.n	800da00 <osDelay+0x18>
 800d9fe:	2301      	movs	r3, #1
 800da00:	4618      	mov	r0, r3
 800da02:	f000 fa49 	bl	800de98 <vTaskDelay>
  
  return osOK;
 800da06:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3710      	adds	r7, #16
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}

0800da10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800da10:	b480      	push	{r7}
 800da12:	b083      	sub	sp, #12
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f103 0208 	add.w	r2, r3, #8
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f103 0208 	add.w	r2, r3, #8
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f103 0208 	add.w	r2, r3, #8
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2200      	movs	r2, #0
 800da42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800da44:	bf00      	nop
 800da46:	370c      	adds	r7, #12
 800da48:	46bd      	mov	sp, r7
 800da4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4e:	4770      	bx	lr

0800da50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800da50:	b480      	push	{r7}
 800da52:	b083      	sub	sp, #12
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2200      	movs	r2, #0
 800da5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800da5e:	bf00      	nop
 800da60:	370c      	adds	r7, #12
 800da62:	46bd      	mov	sp, r7
 800da64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da68:	4770      	bx	lr

0800da6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800da6a:	b480      	push	{r7}
 800da6c:	b085      	sub	sp, #20
 800da6e:	af00      	add	r7, sp, #0
 800da70:	6078      	str	r0, [r7, #4]
 800da72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	685b      	ldr	r3, [r3, #4]
 800da78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	689a      	ldr	r2, [r3, #8]
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	689b      	ldr	r3, [r3, #8]
 800da8c:	683a      	ldr	r2, [r7, #0]
 800da8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	683a      	ldr	r2, [r7, #0]
 800da94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	1c5a      	adds	r2, r3, #1
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	601a      	str	r2, [r3, #0]
}
 800daa6:	bf00      	nop
 800daa8:	3714      	adds	r7, #20
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr

0800dab2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dab2:	b480      	push	{r7}
 800dab4:	b085      	sub	sp, #20
 800dab6:	af00      	add	r7, sp, #0
 800dab8:	6078      	str	r0, [r7, #4]
 800daba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dac8:	d103      	bne.n	800dad2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	691b      	ldr	r3, [r3, #16]
 800dace:	60fb      	str	r3, [r7, #12]
 800dad0:	e00c      	b.n	800daec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	3308      	adds	r3, #8
 800dad6:	60fb      	str	r3, [r7, #12]
 800dad8:	e002      	b.n	800dae0 <vListInsert+0x2e>
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	60fb      	str	r3, [r7, #12]
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	68ba      	ldr	r2, [r7, #8]
 800dae8:	429a      	cmp	r2, r3
 800daea:	d2f6      	bcs.n	800dada <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	685a      	ldr	r2, [r3, #4]
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	683a      	ldr	r2, [r7, #0]
 800dafa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	68fa      	ldr	r2, [r7, #12]
 800db00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	683a      	ldr	r2, [r7, #0]
 800db06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	687a      	ldr	r2, [r7, #4]
 800db0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	1c5a      	adds	r2, r3, #1
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	601a      	str	r2, [r3, #0]
}
 800db18:	bf00      	nop
 800db1a:	3714      	adds	r7, #20
 800db1c:	46bd      	mov	sp, r7
 800db1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db22:	4770      	bx	lr

0800db24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800db24:	b480      	push	{r7}
 800db26:	b085      	sub	sp, #20
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	691b      	ldr	r3, [r3, #16]
 800db30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	685b      	ldr	r3, [r3, #4]
 800db36:	687a      	ldr	r2, [r7, #4]
 800db38:	6892      	ldr	r2, [r2, #8]
 800db3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	689b      	ldr	r3, [r3, #8]
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	6852      	ldr	r2, [r2, #4]
 800db44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	687a      	ldr	r2, [r7, #4]
 800db4c:	429a      	cmp	r2, r3
 800db4e:	d103      	bne.n	800db58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	689a      	ldr	r2, [r3, #8]
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2200      	movs	r2, #0
 800db5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	1e5a      	subs	r2, r3, #1
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3714      	adds	r7, #20
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr

0800db78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b08e      	sub	sp, #56	; 0x38
 800db7c:	af04      	add	r7, sp, #16
 800db7e:	60f8      	str	r0, [r7, #12]
 800db80:	60b9      	str	r1, [r7, #8]
 800db82:	607a      	str	r2, [r7, #4]
 800db84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800db86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d109      	bne.n	800dba0 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800db8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db90:	f383 8811 	msr	BASEPRI, r3
 800db94:	f3bf 8f6f 	isb	sy
 800db98:	f3bf 8f4f 	dsb	sy
 800db9c:	623b      	str	r3, [r7, #32]
 800db9e:	e7fe      	b.n	800db9e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800dba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d109      	bne.n	800dbba <xTaskCreateStatic+0x42>
 800dba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbaa:	f383 8811 	msr	BASEPRI, r3
 800dbae:	f3bf 8f6f 	isb	sy
 800dbb2:	f3bf 8f4f 	dsb	sy
 800dbb6:	61fb      	str	r3, [r7, #28]
 800dbb8:	e7fe      	b.n	800dbb8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dbba:	2354      	movs	r3, #84	; 0x54
 800dbbc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dbbe:	693b      	ldr	r3, [r7, #16]
 800dbc0:	2b54      	cmp	r3, #84	; 0x54
 800dbc2:	d009      	beq.n	800dbd8 <xTaskCreateStatic+0x60>
 800dbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc8:	f383 8811 	msr	BASEPRI, r3
 800dbcc:	f3bf 8f6f 	isb	sy
 800dbd0:	f3bf 8f4f 	dsb	sy
 800dbd4:	61bb      	str	r3, [r7, #24]
 800dbd6:	e7fe      	b.n	800dbd6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dbd8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d01e      	beq.n	800dc1e <xTaskCreateStatic+0xa6>
 800dbe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d01b      	beq.n	800dc1e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dbe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbe8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dbee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dbf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf2:	2202      	movs	r2, #2
 800dbf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	9303      	str	r3, [sp, #12]
 800dbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbfe:	9302      	str	r3, [sp, #8]
 800dc00:	f107 0314 	add.w	r3, r7, #20
 800dc04:	9301      	str	r3, [sp, #4]
 800dc06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc08:	9300      	str	r3, [sp, #0]
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	687a      	ldr	r2, [r7, #4]
 800dc0e:	68b9      	ldr	r1, [r7, #8]
 800dc10:	68f8      	ldr	r0, [r7, #12]
 800dc12:	f000 f850 	bl	800dcb6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dc16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc18:	f000 f8d4 	bl	800ddc4 <prvAddNewTaskToReadyList>
 800dc1c:	e001      	b.n	800dc22 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800dc22:	697b      	ldr	r3, [r7, #20]
	}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3728      	adds	r7, #40	; 0x28
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b08c      	sub	sp, #48	; 0x30
 800dc30:	af04      	add	r7, sp, #16
 800dc32:	60f8      	str	r0, [r7, #12]
 800dc34:	60b9      	str	r1, [r7, #8]
 800dc36:	603b      	str	r3, [r7, #0]
 800dc38:	4613      	mov	r3, r2
 800dc3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dc3c:	88fb      	ldrh	r3, [r7, #6]
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	4618      	mov	r0, r3
 800dc42:	f000 feaf 	bl	800e9a4 <pvPortMalloc>
 800dc46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dc48:	697b      	ldr	r3, [r7, #20]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d00e      	beq.n	800dc6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dc4e:	2054      	movs	r0, #84	; 0x54
 800dc50:	f000 fea8 	bl	800e9a4 <pvPortMalloc>
 800dc54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dc56:	69fb      	ldr	r3, [r7, #28]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d003      	beq.n	800dc64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dc5c:	69fb      	ldr	r3, [r7, #28]
 800dc5e:	697a      	ldr	r2, [r7, #20]
 800dc60:	631a      	str	r2, [r3, #48]	; 0x30
 800dc62:	e005      	b.n	800dc70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dc64:	6978      	ldr	r0, [r7, #20]
 800dc66:	f000 ff5f 	bl	800eb28 <vPortFree>
 800dc6a:	e001      	b.n	800dc70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dc70:	69fb      	ldr	r3, [r7, #28]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d017      	beq.n	800dca6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dc76:	69fb      	ldr	r3, [r7, #28]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dc7e:	88fa      	ldrh	r2, [r7, #6]
 800dc80:	2300      	movs	r3, #0
 800dc82:	9303      	str	r3, [sp, #12]
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	9302      	str	r3, [sp, #8]
 800dc88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc8a:	9301      	str	r3, [sp, #4]
 800dc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc8e:	9300      	str	r3, [sp, #0]
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	68b9      	ldr	r1, [r7, #8]
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f000 f80e 	bl	800dcb6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dc9a:	69f8      	ldr	r0, [r7, #28]
 800dc9c:	f000 f892 	bl	800ddc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dca0:	2301      	movs	r3, #1
 800dca2:	61bb      	str	r3, [r7, #24]
 800dca4:	e002      	b.n	800dcac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dcaa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dcac:	69bb      	ldr	r3, [r7, #24]
	}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3720      	adds	r7, #32
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b088      	sub	sp, #32
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	60f8      	str	r0, [r7, #12]
 800dcbe:	60b9      	str	r1, [r7, #8]
 800dcc0:	607a      	str	r2, [r7, #4]
 800dcc2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dcc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	009b      	lsls	r3, r3, #2
 800dcd2:	4413      	add	r3, r2
 800dcd4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dcd6:	69bb      	ldr	r3, [r7, #24]
 800dcd8:	f023 0307 	bic.w	r3, r3, #7
 800dcdc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dcde:	69bb      	ldr	r3, [r7, #24]
 800dce0:	f003 0307 	and.w	r3, r3, #7
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d009      	beq.n	800dcfc <prvInitialiseNewTask+0x46>
 800dce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcec:	f383 8811 	msr	BASEPRI, r3
 800dcf0:	f3bf 8f6f 	isb	sy
 800dcf4:	f3bf 8f4f 	dsb	sy
 800dcf8:	617b      	str	r3, [r7, #20]
 800dcfa:	e7fe      	b.n	800dcfa <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d01f      	beq.n	800dd42 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dd02:	2300      	movs	r3, #0
 800dd04:	61fb      	str	r3, [r7, #28]
 800dd06:	e012      	b.n	800dd2e <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dd08:	68ba      	ldr	r2, [r7, #8]
 800dd0a:	69fb      	ldr	r3, [r7, #28]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	7819      	ldrb	r1, [r3, #0]
 800dd10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd12:	69fb      	ldr	r3, [r7, #28]
 800dd14:	4413      	add	r3, r2
 800dd16:	3334      	adds	r3, #52	; 0x34
 800dd18:	460a      	mov	r2, r1
 800dd1a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dd1c:	68ba      	ldr	r2, [r7, #8]
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	4413      	add	r3, r2
 800dd22:	781b      	ldrb	r3, [r3, #0]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d006      	beq.n	800dd36 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dd28:	69fb      	ldr	r3, [r7, #28]
 800dd2a:	3301      	adds	r3, #1
 800dd2c:	61fb      	str	r3, [r7, #28]
 800dd2e:	69fb      	ldr	r3, [r7, #28]
 800dd30:	2b0f      	cmp	r3, #15
 800dd32:	d9e9      	bls.n	800dd08 <prvInitialiseNewTask+0x52>
 800dd34:	e000      	b.n	800dd38 <prvInitialiseNewTask+0x82>
			{
				break;
 800dd36:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dd38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dd40:	e003      	b.n	800dd4a <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dd42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd44:	2200      	movs	r2, #0
 800dd46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd4c:	2b06      	cmp	r3, #6
 800dd4e:	d901      	bls.n	800dd54 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dd50:	2306      	movs	r3, #6
 800dd52:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dd54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd58:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dd5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd5e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800dd60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd62:	2200      	movs	r2, #0
 800dd64:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dd66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd68:	3304      	adds	r3, #4
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	f7ff fe70 	bl	800da50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dd70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd72:	3318      	adds	r3, #24
 800dd74:	4618      	mov	r0, r3
 800dd76:	f7ff fe6b 	bl	800da50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd7e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd82:	f1c3 0207 	rsb	r2, r3, #7
 800dd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd88:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd8e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd92:	2200      	movs	r2, #0
 800dd94:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dd9e:	683a      	ldr	r2, [r7, #0]
 800dda0:	68f9      	ldr	r1, [r7, #12]
 800dda2:	69b8      	ldr	r0, [r7, #24]
 800dda4:	f000 fbfe 	bl	800e5a4 <pxPortInitialiseStack>
 800dda8:	4602      	mov	r2, r0
 800ddaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ddae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d002      	beq.n	800ddba <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ddb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ddba:	bf00      	nop
 800ddbc:	3720      	adds	r7, #32
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}
	...

0800ddc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b082      	sub	sp, #8
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ddcc:	f000 fd0e 	bl	800e7ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ddd0:	4b2a      	ldr	r3, [pc, #168]	; (800de7c <prvAddNewTaskToReadyList+0xb8>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	3301      	adds	r3, #1
 800ddd6:	4a29      	ldr	r2, [pc, #164]	; (800de7c <prvAddNewTaskToReadyList+0xb8>)
 800ddd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ddda:	4b29      	ldr	r3, [pc, #164]	; (800de80 <prvAddNewTaskToReadyList+0xbc>)
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d109      	bne.n	800ddf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dde2:	4a27      	ldr	r2, [pc, #156]	; (800de80 <prvAddNewTaskToReadyList+0xbc>)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dde8:	4b24      	ldr	r3, [pc, #144]	; (800de7c <prvAddNewTaskToReadyList+0xb8>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	2b01      	cmp	r3, #1
 800ddee:	d110      	bne.n	800de12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ddf0:	f000 fab8 	bl	800e364 <prvInitialiseTaskLists>
 800ddf4:	e00d      	b.n	800de12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ddf6:	4b23      	ldr	r3, [pc, #140]	; (800de84 <prvAddNewTaskToReadyList+0xc0>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d109      	bne.n	800de12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ddfe:	4b20      	ldr	r3, [pc, #128]	; (800de80 <prvAddNewTaskToReadyList+0xbc>)
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de08:	429a      	cmp	r2, r3
 800de0a:	d802      	bhi.n	800de12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800de0c:	4a1c      	ldr	r2, [pc, #112]	; (800de80 <prvAddNewTaskToReadyList+0xbc>)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800de12:	4b1d      	ldr	r3, [pc, #116]	; (800de88 <prvAddNewTaskToReadyList+0xc4>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	3301      	adds	r3, #1
 800de18:	4a1b      	ldr	r2, [pc, #108]	; (800de88 <prvAddNewTaskToReadyList+0xc4>)
 800de1a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de20:	2201      	movs	r2, #1
 800de22:	409a      	lsls	r2, r3
 800de24:	4b19      	ldr	r3, [pc, #100]	; (800de8c <prvAddNewTaskToReadyList+0xc8>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	4313      	orrs	r3, r2
 800de2a:	4a18      	ldr	r2, [pc, #96]	; (800de8c <prvAddNewTaskToReadyList+0xc8>)
 800de2c:	6013      	str	r3, [r2, #0]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de32:	4613      	mov	r3, r2
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	4413      	add	r3, r2
 800de38:	009b      	lsls	r3, r3, #2
 800de3a:	4a15      	ldr	r2, [pc, #84]	; (800de90 <prvAddNewTaskToReadyList+0xcc>)
 800de3c:	441a      	add	r2, r3
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	3304      	adds	r3, #4
 800de42:	4619      	mov	r1, r3
 800de44:	4610      	mov	r0, r2
 800de46:	f7ff fe10 	bl	800da6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800de4a:	f000 fcfd 	bl	800e848 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800de4e:	4b0d      	ldr	r3, [pc, #52]	; (800de84 <prvAddNewTaskToReadyList+0xc0>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d00e      	beq.n	800de74 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800de56:	4b0a      	ldr	r3, [pc, #40]	; (800de80 <prvAddNewTaskToReadyList+0xbc>)
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de60:	429a      	cmp	r2, r3
 800de62:	d207      	bcs.n	800de74 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800de64:	4b0b      	ldr	r3, [pc, #44]	; (800de94 <prvAddNewTaskToReadyList+0xd0>)
 800de66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de6a:	601a      	str	r2, [r3, #0]
 800de6c:	f3bf 8f4f 	dsb	sy
 800de70:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de74:	bf00      	nop
 800de76:	3708      	adds	r7, #8
 800de78:	46bd      	mov	sp, r7
 800de7a:	bd80      	pop	{r7, pc}
 800de7c:	20000fa4 	.word	0x20000fa4
 800de80:	20000ea4 	.word	0x20000ea4
 800de84:	20000fb0 	.word	0x20000fb0
 800de88:	20000fc0 	.word	0x20000fc0
 800de8c:	20000fac 	.word	0x20000fac
 800de90:	20000ea8 	.word	0x20000ea8
 800de94:	e000ed04 	.word	0xe000ed04

0800de98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b084      	sub	sp, #16
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dea0:	2300      	movs	r3, #0
 800dea2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d016      	beq.n	800ded8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800deaa:	4b13      	ldr	r3, [pc, #76]	; (800def8 <vTaskDelay+0x60>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d009      	beq.n	800dec6 <vTaskDelay+0x2e>
 800deb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb6:	f383 8811 	msr	BASEPRI, r3
 800deba:	f3bf 8f6f 	isb	sy
 800debe:	f3bf 8f4f 	dsb	sy
 800dec2:	60bb      	str	r3, [r7, #8]
 800dec4:	e7fe      	b.n	800dec4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800dec6:	f000 f879 	bl	800dfbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800deca:	2100      	movs	r1, #0
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f000 fb03 	bl	800e4d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ded2:	f000 f881 	bl	800dfd8 <xTaskResumeAll>
 800ded6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d107      	bne.n	800deee <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800dede:	4b07      	ldr	r3, [pc, #28]	; (800defc <vTaskDelay+0x64>)
 800dee0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dee4:	601a      	str	r2, [r3, #0]
 800dee6:	f3bf 8f4f 	dsb	sy
 800deea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800deee:	bf00      	nop
 800def0:	3710      	adds	r7, #16
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}
 800def6:	bf00      	nop
 800def8:	20000fcc 	.word	0x20000fcc
 800defc:	e000ed04 	.word	0xe000ed04

0800df00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b08a      	sub	sp, #40	; 0x28
 800df04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800df06:	2300      	movs	r3, #0
 800df08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800df0a:	2300      	movs	r3, #0
 800df0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800df0e:	463a      	mov	r2, r7
 800df10:	1d39      	adds	r1, r7, #4
 800df12:	f107 0308 	add.w	r3, r7, #8
 800df16:	4618      	mov	r0, r3
 800df18:	f7f2 fae2 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800df1c:	6839      	ldr	r1, [r7, #0]
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	9202      	str	r2, [sp, #8]
 800df24:	9301      	str	r3, [sp, #4]
 800df26:	2300      	movs	r3, #0
 800df28:	9300      	str	r3, [sp, #0]
 800df2a:	2300      	movs	r3, #0
 800df2c:	460a      	mov	r2, r1
 800df2e:	491d      	ldr	r1, [pc, #116]	; (800dfa4 <vTaskStartScheduler+0xa4>)
 800df30:	481d      	ldr	r0, [pc, #116]	; (800dfa8 <vTaskStartScheduler+0xa8>)
 800df32:	f7ff fe21 	bl	800db78 <xTaskCreateStatic>
 800df36:	4602      	mov	r2, r0
 800df38:	4b1c      	ldr	r3, [pc, #112]	; (800dfac <vTaskStartScheduler+0xac>)
 800df3a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800df3c:	4b1b      	ldr	r3, [pc, #108]	; (800dfac <vTaskStartScheduler+0xac>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d002      	beq.n	800df4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800df44:	2301      	movs	r3, #1
 800df46:	617b      	str	r3, [r7, #20]
 800df48:	e001      	b.n	800df4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800df4a:	2300      	movs	r3, #0
 800df4c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	2b01      	cmp	r3, #1
 800df52:	d115      	bne.n	800df80 <vTaskStartScheduler+0x80>
 800df54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df58:	f383 8811 	msr	BASEPRI, r3
 800df5c:	f3bf 8f6f 	isb	sy
 800df60:	f3bf 8f4f 	dsb	sy
 800df64:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800df66:	4b12      	ldr	r3, [pc, #72]	; (800dfb0 <vTaskStartScheduler+0xb0>)
 800df68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800df6e:	4b11      	ldr	r3, [pc, #68]	; (800dfb4 <vTaskStartScheduler+0xb4>)
 800df70:	2201      	movs	r2, #1
 800df72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800df74:	4b10      	ldr	r3, [pc, #64]	; (800dfb8 <vTaskStartScheduler+0xb8>)
 800df76:	2200      	movs	r2, #0
 800df78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800df7a:	f000 fb99 	bl	800e6b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800df7e:	e00d      	b.n	800df9c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800df80:	697b      	ldr	r3, [r7, #20]
 800df82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df86:	d109      	bne.n	800df9c <vTaskStartScheduler+0x9c>
 800df88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df8c:	f383 8811 	msr	BASEPRI, r3
 800df90:	f3bf 8f6f 	isb	sy
 800df94:	f3bf 8f4f 	dsb	sy
 800df98:	60fb      	str	r3, [r7, #12]
 800df9a:	e7fe      	b.n	800df9a <vTaskStartScheduler+0x9a>
}
 800df9c:	bf00      	nop
 800df9e:	3718      	adds	r7, #24
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}
 800dfa4:	0800ff84 	.word	0x0800ff84
 800dfa8:	0800e335 	.word	0x0800e335
 800dfac:	20000fc8 	.word	0x20000fc8
 800dfb0:	20000fc4 	.word	0x20000fc4
 800dfb4:	20000fb0 	.word	0x20000fb0
 800dfb8:	20000fa8 	.word	0x20000fa8

0800dfbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800dfc0:	4b04      	ldr	r3, [pc, #16]	; (800dfd4 <vTaskSuspendAll+0x18>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	4a03      	ldr	r2, [pc, #12]	; (800dfd4 <vTaskSuspendAll+0x18>)
 800dfc8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800dfca:	bf00      	nop
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd2:	4770      	bx	lr
 800dfd4:	20000fcc 	.word	0x20000fcc

0800dfd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b084      	sub	sp, #16
 800dfdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dfde:	2300      	movs	r3, #0
 800dfe0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dfe6:	4b41      	ldr	r3, [pc, #260]	; (800e0ec <xTaskResumeAll+0x114>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d109      	bne.n	800e002 <xTaskResumeAll+0x2a>
 800dfee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dff2:	f383 8811 	msr	BASEPRI, r3
 800dff6:	f3bf 8f6f 	isb	sy
 800dffa:	f3bf 8f4f 	dsb	sy
 800dffe:	603b      	str	r3, [r7, #0]
 800e000:	e7fe      	b.n	800e000 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e002:	f000 fbf3 	bl	800e7ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e006:	4b39      	ldr	r3, [pc, #228]	; (800e0ec <xTaskResumeAll+0x114>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	3b01      	subs	r3, #1
 800e00c:	4a37      	ldr	r2, [pc, #220]	; (800e0ec <xTaskResumeAll+0x114>)
 800e00e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e010:	4b36      	ldr	r3, [pc, #216]	; (800e0ec <xTaskResumeAll+0x114>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d161      	bne.n	800e0dc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e018:	4b35      	ldr	r3, [pc, #212]	; (800e0f0 <xTaskResumeAll+0x118>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d05d      	beq.n	800e0dc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e020:	e02e      	b.n	800e080 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e022:	4b34      	ldr	r3, [pc, #208]	; (800e0f4 <xTaskResumeAll+0x11c>)
 800e024:	68db      	ldr	r3, [r3, #12]
 800e026:	68db      	ldr	r3, [r3, #12]
 800e028:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	3318      	adds	r3, #24
 800e02e:	4618      	mov	r0, r3
 800e030:	f7ff fd78 	bl	800db24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	3304      	adds	r3, #4
 800e038:	4618      	mov	r0, r3
 800e03a:	f7ff fd73 	bl	800db24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e042:	2201      	movs	r2, #1
 800e044:	409a      	lsls	r2, r3
 800e046:	4b2c      	ldr	r3, [pc, #176]	; (800e0f8 <xTaskResumeAll+0x120>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	4313      	orrs	r3, r2
 800e04c:	4a2a      	ldr	r2, [pc, #168]	; (800e0f8 <xTaskResumeAll+0x120>)
 800e04e:	6013      	str	r3, [r2, #0]
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e054:	4613      	mov	r3, r2
 800e056:	009b      	lsls	r3, r3, #2
 800e058:	4413      	add	r3, r2
 800e05a:	009b      	lsls	r3, r3, #2
 800e05c:	4a27      	ldr	r2, [pc, #156]	; (800e0fc <xTaskResumeAll+0x124>)
 800e05e:	441a      	add	r2, r3
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	3304      	adds	r3, #4
 800e064:	4619      	mov	r1, r3
 800e066:	4610      	mov	r0, r2
 800e068:	f7ff fcff 	bl	800da6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e070:	4b23      	ldr	r3, [pc, #140]	; (800e100 <xTaskResumeAll+0x128>)
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e076:	429a      	cmp	r2, r3
 800e078:	d302      	bcc.n	800e080 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800e07a:	4b22      	ldr	r3, [pc, #136]	; (800e104 <xTaskResumeAll+0x12c>)
 800e07c:	2201      	movs	r2, #1
 800e07e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e080:	4b1c      	ldr	r3, [pc, #112]	; (800e0f4 <xTaskResumeAll+0x11c>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d1cc      	bne.n	800e022 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d001      	beq.n	800e092 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e08e:	f000 fa03 	bl	800e498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e092:	4b1d      	ldr	r3, [pc, #116]	; (800e108 <xTaskResumeAll+0x130>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d010      	beq.n	800e0c0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e09e:	f000 f837 	bl	800e110 <xTaskIncrementTick>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d002      	beq.n	800e0ae <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800e0a8:	4b16      	ldr	r3, [pc, #88]	; (800e104 <xTaskResumeAll+0x12c>)
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	3b01      	subs	r3, #1
 800e0b2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d1f1      	bne.n	800e09e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800e0ba:	4b13      	ldr	r3, [pc, #76]	; (800e108 <xTaskResumeAll+0x130>)
 800e0bc:	2200      	movs	r2, #0
 800e0be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e0c0:	4b10      	ldr	r3, [pc, #64]	; (800e104 <xTaskResumeAll+0x12c>)
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d009      	beq.n	800e0dc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e0cc:	4b0f      	ldr	r3, [pc, #60]	; (800e10c <xTaskResumeAll+0x134>)
 800e0ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0d2:	601a      	str	r2, [r3, #0]
 800e0d4:	f3bf 8f4f 	dsb	sy
 800e0d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e0dc:	f000 fbb4 	bl	800e848 <vPortExitCritical>

	return xAlreadyYielded;
 800e0e0:	68bb      	ldr	r3, [r7, #8]
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3710      	adds	r7, #16
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
 800e0ea:	bf00      	nop
 800e0ec:	20000fcc 	.word	0x20000fcc
 800e0f0:	20000fa4 	.word	0x20000fa4
 800e0f4:	20000f64 	.word	0x20000f64
 800e0f8:	20000fac 	.word	0x20000fac
 800e0fc:	20000ea8 	.word	0x20000ea8
 800e100:	20000ea4 	.word	0x20000ea4
 800e104:	20000fb8 	.word	0x20000fb8
 800e108:	20000fb4 	.word	0x20000fb4
 800e10c:	e000ed04 	.word	0xe000ed04

0800e110 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b086      	sub	sp, #24
 800e114:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e116:	2300      	movs	r3, #0
 800e118:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e11a:	4b4e      	ldr	r3, [pc, #312]	; (800e254 <xTaskIncrementTick+0x144>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f040 8087 	bne.w	800e232 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e124:	4b4c      	ldr	r3, [pc, #304]	; (800e258 <xTaskIncrementTick+0x148>)
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	3301      	adds	r3, #1
 800e12a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e12c:	4a4a      	ldr	r2, [pc, #296]	; (800e258 <xTaskIncrementTick+0x148>)
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d11f      	bne.n	800e178 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800e138:	4b48      	ldr	r3, [pc, #288]	; (800e25c <xTaskIncrementTick+0x14c>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d009      	beq.n	800e156 <xTaskIncrementTick+0x46>
 800e142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e146:	f383 8811 	msr	BASEPRI, r3
 800e14a:	f3bf 8f6f 	isb	sy
 800e14e:	f3bf 8f4f 	dsb	sy
 800e152:	603b      	str	r3, [r7, #0]
 800e154:	e7fe      	b.n	800e154 <xTaskIncrementTick+0x44>
 800e156:	4b41      	ldr	r3, [pc, #260]	; (800e25c <xTaskIncrementTick+0x14c>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	60fb      	str	r3, [r7, #12]
 800e15c:	4b40      	ldr	r3, [pc, #256]	; (800e260 <xTaskIncrementTick+0x150>)
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4a3e      	ldr	r2, [pc, #248]	; (800e25c <xTaskIncrementTick+0x14c>)
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	4a3e      	ldr	r2, [pc, #248]	; (800e260 <xTaskIncrementTick+0x150>)
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	6013      	str	r3, [r2, #0]
 800e16a:	4b3e      	ldr	r3, [pc, #248]	; (800e264 <xTaskIncrementTick+0x154>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	3301      	adds	r3, #1
 800e170:	4a3c      	ldr	r2, [pc, #240]	; (800e264 <xTaskIncrementTick+0x154>)
 800e172:	6013      	str	r3, [r2, #0]
 800e174:	f000 f990 	bl	800e498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e178:	4b3b      	ldr	r3, [pc, #236]	; (800e268 <xTaskIncrementTick+0x158>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	693a      	ldr	r2, [r7, #16]
 800e17e:	429a      	cmp	r2, r3
 800e180:	d348      	bcc.n	800e214 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e182:	4b36      	ldr	r3, [pc, #216]	; (800e25c <xTaskIncrementTick+0x14c>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d104      	bne.n	800e196 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e18c:	4b36      	ldr	r3, [pc, #216]	; (800e268 <xTaskIncrementTick+0x158>)
 800e18e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e192:	601a      	str	r2, [r3, #0]
					break;
 800e194:	e03e      	b.n	800e214 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e196:	4b31      	ldr	r3, [pc, #196]	; (800e25c <xTaskIncrementTick+0x14c>)
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	68db      	ldr	r3, [r3, #12]
 800e19c:	68db      	ldr	r3, [r3, #12]
 800e19e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e1a6:	693a      	ldr	r2, [r7, #16]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d203      	bcs.n	800e1b6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e1ae:	4a2e      	ldr	r2, [pc, #184]	; (800e268 <xTaskIncrementTick+0x158>)
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e1b4:	e02e      	b.n	800e214 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	3304      	adds	r3, #4
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f7ff fcb2 	bl	800db24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d004      	beq.n	800e1d2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	3318      	adds	r3, #24
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f7ff fca9 	bl	800db24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	409a      	lsls	r2, r3
 800e1da:	4b24      	ldr	r3, [pc, #144]	; (800e26c <xTaskIncrementTick+0x15c>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4313      	orrs	r3, r2
 800e1e0:	4a22      	ldr	r2, [pc, #136]	; (800e26c <xTaskIncrementTick+0x15c>)
 800e1e2:	6013      	str	r3, [r2, #0]
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1e8:	4613      	mov	r3, r2
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	4413      	add	r3, r2
 800e1ee:	009b      	lsls	r3, r3, #2
 800e1f0:	4a1f      	ldr	r2, [pc, #124]	; (800e270 <xTaskIncrementTick+0x160>)
 800e1f2:	441a      	add	r2, r3
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	3304      	adds	r3, #4
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	4610      	mov	r0, r2
 800e1fc:	f7ff fc35 	bl	800da6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e200:	68bb      	ldr	r3, [r7, #8]
 800e202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e204:	4b1b      	ldr	r3, [pc, #108]	; (800e274 <xTaskIncrementTick+0x164>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e20a:	429a      	cmp	r2, r3
 800e20c:	d3b9      	bcc.n	800e182 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800e20e:	2301      	movs	r3, #1
 800e210:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e212:	e7b6      	b.n	800e182 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e214:	4b17      	ldr	r3, [pc, #92]	; (800e274 <xTaskIncrementTick+0x164>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e21a:	4915      	ldr	r1, [pc, #84]	; (800e270 <xTaskIncrementTick+0x160>)
 800e21c:	4613      	mov	r3, r2
 800e21e:	009b      	lsls	r3, r3, #2
 800e220:	4413      	add	r3, r2
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	440b      	add	r3, r1
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d907      	bls.n	800e23c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800e22c:	2301      	movs	r3, #1
 800e22e:	617b      	str	r3, [r7, #20]
 800e230:	e004      	b.n	800e23c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e232:	4b11      	ldr	r3, [pc, #68]	; (800e278 <xTaskIncrementTick+0x168>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	3301      	adds	r3, #1
 800e238:	4a0f      	ldr	r2, [pc, #60]	; (800e278 <xTaskIncrementTick+0x168>)
 800e23a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e23c:	4b0f      	ldr	r3, [pc, #60]	; (800e27c <xTaskIncrementTick+0x16c>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d001      	beq.n	800e248 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800e244:	2301      	movs	r3, #1
 800e246:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e248:	697b      	ldr	r3, [r7, #20]
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	20000fcc 	.word	0x20000fcc
 800e258:	20000fa8 	.word	0x20000fa8
 800e25c:	20000f5c 	.word	0x20000f5c
 800e260:	20000f60 	.word	0x20000f60
 800e264:	20000fbc 	.word	0x20000fbc
 800e268:	20000fc4 	.word	0x20000fc4
 800e26c:	20000fac 	.word	0x20000fac
 800e270:	20000ea8 	.word	0x20000ea8
 800e274:	20000ea4 	.word	0x20000ea4
 800e278:	20000fb4 	.word	0x20000fb4
 800e27c:	20000fb8 	.word	0x20000fb8

0800e280 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e280:	b480      	push	{r7}
 800e282:	b087      	sub	sp, #28
 800e284:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e286:	4b26      	ldr	r3, [pc, #152]	; (800e320 <vTaskSwitchContext+0xa0>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d003      	beq.n	800e296 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e28e:	4b25      	ldr	r3, [pc, #148]	; (800e324 <vTaskSwitchContext+0xa4>)
 800e290:	2201      	movs	r2, #1
 800e292:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e294:	e03e      	b.n	800e314 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800e296:	4b23      	ldr	r3, [pc, #140]	; (800e324 <vTaskSwitchContext+0xa4>)
 800e298:	2200      	movs	r2, #0
 800e29a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e29c:	4b22      	ldr	r3, [pc, #136]	; (800e328 <vTaskSwitchContext+0xa8>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	fab3 f383 	clz	r3, r3
 800e2a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e2aa:	7afb      	ldrb	r3, [r7, #11]
 800e2ac:	f1c3 031f 	rsb	r3, r3, #31
 800e2b0:	617b      	str	r3, [r7, #20]
 800e2b2:	491e      	ldr	r1, [pc, #120]	; (800e32c <vTaskSwitchContext+0xac>)
 800e2b4:	697a      	ldr	r2, [r7, #20]
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	009b      	lsls	r3, r3, #2
 800e2ba:	4413      	add	r3, r2
 800e2bc:	009b      	lsls	r3, r3, #2
 800e2be:	440b      	add	r3, r1
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d109      	bne.n	800e2da <vTaskSwitchContext+0x5a>
	__asm volatile
 800e2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ca:	f383 8811 	msr	BASEPRI, r3
 800e2ce:	f3bf 8f6f 	isb	sy
 800e2d2:	f3bf 8f4f 	dsb	sy
 800e2d6:	607b      	str	r3, [r7, #4]
 800e2d8:	e7fe      	b.n	800e2d8 <vTaskSwitchContext+0x58>
 800e2da:	697a      	ldr	r2, [r7, #20]
 800e2dc:	4613      	mov	r3, r2
 800e2de:	009b      	lsls	r3, r3, #2
 800e2e0:	4413      	add	r3, r2
 800e2e2:	009b      	lsls	r3, r3, #2
 800e2e4:	4a11      	ldr	r2, [pc, #68]	; (800e32c <vTaskSwitchContext+0xac>)
 800e2e6:	4413      	add	r3, r2
 800e2e8:	613b      	str	r3, [r7, #16]
 800e2ea:	693b      	ldr	r3, [r7, #16]
 800e2ec:	685b      	ldr	r3, [r3, #4]
 800e2ee:	685a      	ldr	r2, [r3, #4]
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	605a      	str	r2, [r3, #4]
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	685a      	ldr	r2, [r3, #4]
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	3308      	adds	r3, #8
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	d104      	bne.n	800e30a <vTaskSwitchContext+0x8a>
 800e300:	693b      	ldr	r3, [r7, #16]
 800e302:	685b      	ldr	r3, [r3, #4]
 800e304:	685a      	ldr	r2, [r3, #4]
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	605a      	str	r2, [r3, #4]
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	685b      	ldr	r3, [r3, #4]
 800e30e:	68db      	ldr	r3, [r3, #12]
 800e310:	4a07      	ldr	r2, [pc, #28]	; (800e330 <vTaskSwitchContext+0xb0>)
 800e312:	6013      	str	r3, [r2, #0]
}
 800e314:	bf00      	nop
 800e316:	371c      	adds	r7, #28
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr
 800e320:	20000fcc 	.word	0x20000fcc
 800e324:	20000fb8 	.word	0x20000fb8
 800e328:	20000fac 	.word	0x20000fac
 800e32c:	20000ea8 	.word	0x20000ea8
 800e330:	20000ea4 	.word	0x20000ea4

0800e334 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b082      	sub	sp, #8
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e33c:	f000 f852 	bl	800e3e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e340:	4b06      	ldr	r3, [pc, #24]	; (800e35c <prvIdleTask+0x28>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	2b01      	cmp	r3, #1
 800e346:	d9f9      	bls.n	800e33c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e348:	4b05      	ldr	r3, [pc, #20]	; (800e360 <prvIdleTask+0x2c>)
 800e34a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e34e:	601a      	str	r2, [r3, #0]
 800e350:	f3bf 8f4f 	dsb	sy
 800e354:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e358:	e7f0      	b.n	800e33c <prvIdleTask+0x8>
 800e35a:	bf00      	nop
 800e35c:	20000ea8 	.word	0x20000ea8
 800e360:	e000ed04 	.word	0xe000ed04

0800e364 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e36a:	2300      	movs	r3, #0
 800e36c:	607b      	str	r3, [r7, #4]
 800e36e:	e00c      	b.n	800e38a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	4613      	mov	r3, r2
 800e374:	009b      	lsls	r3, r3, #2
 800e376:	4413      	add	r3, r2
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	4a12      	ldr	r2, [pc, #72]	; (800e3c4 <prvInitialiseTaskLists+0x60>)
 800e37c:	4413      	add	r3, r2
 800e37e:	4618      	mov	r0, r3
 800e380:	f7ff fb46 	bl	800da10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	3301      	adds	r3, #1
 800e388:	607b      	str	r3, [r7, #4]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2b06      	cmp	r3, #6
 800e38e:	d9ef      	bls.n	800e370 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e390:	480d      	ldr	r0, [pc, #52]	; (800e3c8 <prvInitialiseTaskLists+0x64>)
 800e392:	f7ff fb3d 	bl	800da10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e396:	480d      	ldr	r0, [pc, #52]	; (800e3cc <prvInitialiseTaskLists+0x68>)
 800e398:	f7ff fb3a 	bl	800da10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e39c:	480c      	ldr	r0, [pc, #48]	; (800e3d0 <prvInitialiseTaskLists+0x6c>)
 800e39e:	f7ff fb37 	bl	800da10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e3a2:	480c      	ldr	r0, [pc, #48]	; (800e3d4 <prvInitialiseTaskLists+0x70>)
 800e3a4:	f7ff fb34 	bl	800da10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e3a8:	480b      	ldr	r0, [pc, #44]	; (800e3d8 <prvInitialiseTaskLists+0x74>)
 800e3aa:	f7ff fb31 	bl	800da10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e3ae:	4b0b      	ldr	r3, [pc, #44]	; (800e3dc <prvInitialiseTaskLists+0x78>)
 800e3b0:	4a05      	ldr	r2, [pc, #20]	; (800e3c8 <prvInitialiseTaskLists+0x64>)
 800e3b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e3b4:	4b0a      	ldr	r3, [pc, #40]	; (800e3e0 <prvInitialiseTaskLists+0x7c>)
 800e3b6:	4a05      	ldr	r2, [pc, #20]	; (800e3cc <prvInitialiseTaskLists+0x68>)
 800e3b8:	601a      	str	r2, [r3, #0]
}
 800e3ba:	bf00      	nop
 800e3bc:	3708      	adds	r7, #8
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	20000ea8 	.word	0x20000ea8
 800e3c8:	20000f34 	.word	0x20000f34
 800e3cc:	20000f48 	.word	0x20000f48
 800e3d0:	20000f64 	.word	0x20000f64
 800e3d4:	20000f78 	.word	0x20000f78
 800e3d8:	20000f90 	.word	0x20000f90
 800e3dc:	20000f5c 	.word	0x20000f5c
 800e3e0:	20000f60 	.word	0x20000f60

0800e3e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3ea:	e019      	b.n	800e420 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e3ec:	f000 f9fe 	bl	800e7ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f0:	4b0f      	ldr	r3, [pc, #60]	; (800e430 <prvCheckTasksWaitingTermination+0x4c>)
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	68db      	ldr	r3, [r3, #12]
 800e3f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	3304      	adds	r3, #4
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7ff fb91 	bl	800db24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e402:	4b0c      	ldr	r3, [pc, #48]	; (800e434 <prvCheckTasksWaitingTermination+0x50>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	3b01      	subs	r3, #1
 800e408:	4a0a      	ldr	r2, [pc, #40]	; (800e434 <prvCheckTasksWaitingTermination+0x50>)
 800e40a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e40c:	4b0a      	ldr	r3, [pc, #40]	; (800e438 <prvCheckTasksWaitingTermination+0x54>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	3b01      	subs	r3, #1
 800e412:	4a09      	ldr	r2, [pc, #36]	; (800e438 <prvCheckTasksWaitingTermination+0x54>)
 800e414:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e416:	f000 fa17 	bl	800e848 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 f80e 	bl	800e43c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e420:	4b05      	ldr	r3, [pc, #20]	; (800e438 <prvCheckTasksWaitingTermination+0x54>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d1e1      	bne.n	800e3ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e428:	bf00      	nop
 800e42a:	3708      	adds	r7, #8
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	20000f78 	.word	0x20000f78
 800e434:	20000fa4 	.word	0x20000fa4
 800e438:	20000f8c 	.word	0x20000f8c

0800e43c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b084      	sub	sp, #16
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d108      	bne.n	800e460 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e452:	4618      	mov	r0, r3
 800e454:	f000 fb68 	bl	800eb28 <vPortFree>
				vPortFree( pxTCB );
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f000 fb65 	bl	800eb28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e45e:	e017      	b.n	800e490 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e466:	2b01      	cmp	r3, #1
 800e468:	d103      	bne.n	800e472 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f000 fb5c 	bl	800eb28 <vPortFree>
	}
 800e470:	e00e      	b.n	800e490 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e478:	2b02      	cmp	r3, #2
 800e47a:	d009      	beq.n	800e490 <prvDeleteTCB+0x54>
 800e47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e480:	f383 8811 	msr	BASEPRI, r3
 800e484:	f3bf 8f6f 	isb	sy
 800e488:	f3bf 8f4f 	dsb	sy
 800e48c:	60fb      	str	r3, [r7, #12]
 800e48e:	e7fe      	b.n	800e48e <prvDeleteTCB+0x52>
	}
 800e490:	bf00      	nop
 800e492:	3710      	adds	r7, #16
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}

0800e498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e498:	b480      	push	{r7}
 800e49a:	b083      	sub	sp, #12
 800e49c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e49e:	4b0c      	ldr	r3, [pc, #48]	; (800e4d0 <prvResetNextTaskUnblockTime+0x38>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d104      	bne.n	800e4b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e4a8:	4b0a      	ldr	r3, [pc, #40]	; (800e4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800e4aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e4ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e4b0:	e008      	b.n	800e4c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4b2:	4b07      	ldr	r3, [pc, #28]	; (800e4d0 <prvResetNextTaskUnblockTime+0x38>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	68db      	ldr	r3, [r3, #12]
 800e4b8:	68db      	ldr	r3, [r3, #12]
 800e4ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	685b      	ldr	r3, [r3, #4]
 800e4c0:	4a04      	ldr	r2, [pc, #16]	; (800e4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800e4c2:	6013      	str	r3, [r2, #0]
}
 800e4c4:	bf00      	nop
 800e4c6:	370c      	adds	r7, #12
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ce:	4770      	bx	lr
 800e4d0:	20000f5c 	.word	0x20000f5c
 800e4d4:	20000fc4 	.word	0x20000fc4

0800e4d8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b084      	sub	sp, #16
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e4e2:	4b29      	ldr	r3, [pc, #164]	; (800e588 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4e8:	4b28      	ldr	r3, [pc, #160]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	3304      	adds	r3, #4
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f7ff fb18 	bl	800db24 <uxListRemove>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d10b      	bne.n	800e512 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e4fa:	4b24      	ldr	r3, [pc, #144]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e500:	2201      	movs	r2, #1
 800e502:	fa02 f303 	lsl.w	r3, r2, r3
 800e506:	43da      	mvns	r2, r3
 800e508:	4b21      	ldr	r3, [pc, #132]	; (800e590 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	4013      	ands	r3, r2
 800e50e:	4a20      	ldr	r2, [pc, #128]	; (800e590 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e510:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e518:	d10a      	bne.n	800e530 <prvAddCurrentTaskToDelayedList+0x58>
 800e51a:	683b      	ldr	r3, [r7, #0]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d007      	beq.n	800e530 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e520:	4b1a      	ldr	r3, [pc, #104]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	3304      	adds	r3, #4
 800e526:	4619      	mov	r1, r3
 800e528:	481a      	ldr	r0, [pc, #104]	; (800e594 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e52a:	f7ff fa9e 	bl	800da6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e52e:	e026      	b.n	800e57e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e530:	68fa      	ldr	r2, [r7, #12]
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	4413      	add	r3, r2
 800e536:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e538:	4b14      	ldr	r3, [pc, #80]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	68ba      	ldr	r2, [r7, #8]
 800e53e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e540:	68ba      	ldr	r2, [r7, #8]
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	429a      	cmp	r2, r3
 800e546:	d209      	bcs.n	800e55c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e548:	4b13      	ldr	r3, [pc, #76]	; (800e598 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e54a:	681a      	ldr	r2, [r3, #0]
 800e54c:	4b0f      	ldr	r3, [pc, #60]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	3304      	adds	r3, #4
 800e552:	4619      	mov	r1, r3
 800e554:	4610      	mov	r0, r2
 800e556:	f7ff faac 	bl	800dab2 <vListInsert>
}
 800e55a:	e010      	b.n	800e57e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e55c:	4b0f      	ldr	r3, [pc, #60]	; (800e59c <prvAddCurrentTaskToDelayedList+0xc4>)
 800e55e:	681a      	ldr	r2, [r3, #0]
 800e560:	4b0a      	ldr	r3, [pc, #40]	; (800e58c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	3304      	adds	r3, #4
 800e566:	4619      	mov	r1, r3
 800e568:	4610      	mov	r0, r2
 800e56a:	f7ff faa2 	bl	800dab2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e56e:	4b0c      	ldr	r3, [pc, #48]	; (800e5a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	68ba      	ldr	r2, [r7, #8]
 800e574:	429a      	cmp	r2, r3
 800e576:	d202      	bcs.n	800e57e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e578:	4a09      	ldr	r2, [pc, #36]	; (800e5a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	6013      	str	r3, [r2, #0]
}
 800e57e:	bf00      	nop
 800e580:	3710      	adds	r7, #16
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	20000fa8 	.word	0x20000fa8
 800e58c:	20000ea4 	.word	0x20000ea4
 800e590:	20000fac 	.word	0x20000fac
 800e594:	20000f90 	.word	0x20000f90
 800e598:	20000f60 	.word	0x20000f60
 800e59c:	20000f5c 	.word	0x20000f5c
 800e5a0:	20000fc4 	.word	0x20000fc4

0800e5a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e5a4:	b480      	push	{r7}
 800e5a6:	b085      	sub	sp, #20
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	60b9      	str	r1, [r7, #8]
 800e5ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	3b04      	subs	r3, #4
 800e5b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e5bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	3b04      	subs	r3, #4
 800e5c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	f023 0201 	bic.w	r2, r3, #1
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	3b04      	subs	r3, #4
 800e5d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e5d4:	4a0c      	ldr	r2, [pc, #48]	; (800e608 <pxPortInitialiseStack+0x64>)
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	3b14      	subs	r3, #20
 800e5de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e5e0:	687a      	ldr	r2, [r7, #4]
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	3b04      	subs	r3, #4
 800e5ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	f06f 0202 	mvn.w	r2, #2
 800e5f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	3b20      	subs	r3, #32
 800e5f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3714      	adds	r7, #20
 800e600:	46bd      	mov	sp, r7
 800e602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e606:	4770      	bx	lr
 800e608:	0800e60d 	.word	0x0800e60d

0800e60c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e60c:	b480      	push	{r7}
 800e60e:	b085      	sub	sp, #20
 800e610:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e612:	2300      	movs	r3, #0
 800e614:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e616:	4b11      	ldr	r3, [pc, #68]	; (800e65c <prvTaskExitError+0x50>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e61e:	d009      	beq.n	800e634 <prvTaskExitError+0x28>
 800e620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e624:	f383 8811 	msr	BASEPRI, r3
 800e628:	f3bf 8f6f 	isb	sy
 800e62c:	f3bf 8f4f 	dsb	sy
 800e630:	60fb      	str	r3, [r7, #12]
 800e632:	e7fe      	b.n	800e632 <prvTaskExitError+0x26>
 800e634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e638:	f383 8811 	msr	BASEPRI, r3
 800e63c:	f3bf 8f6f 	isb	sy
 800e640:	f3bf 8f4f 	dsb	sy
 800e644:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e646:	bf00      	nop
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d0fc      	beq.n	800e648 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e64e:	bf00      	nop
 800e650:	3714      	adds	r7, #20
 800e652:	46bd      	mov	sp, r7
 800e654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e658:	4770      	bx	lr
 800e65a:	bf00      	nop
 800e65c:	20000124 	.word	0x20000124

0800e660 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e660:	4b07      	ldr	r3, [pc, #28]	; (800e680 <pxCurrentTCBConst2>)
 800e662:	6819      	ldr	r1, [r3, #0]
 800e664:	6808      	ldr	r0, [r1, #0]
 800e666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e66a:	f380 8809 	msr	PSP, r0
 800e66e:	f3bf 8f6f 	isb	sy
 800e672:	f04f 0000 	mov.w	r0, #0
 800e676:	f380 8811 	msr	BASEPRI, r0
 800e67a:	4770      	bx	lr
 800e67c:	f3af 8000 	nop.w

0800e680 <pxCurrentTCBConst2>:
 800e680:	20000ea4 	.word	0x20000ea4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e684:	bf00      	nop
 800e686:	bf00      	nop

0800e688 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e688:	4808      	ldr	r0, [pc, #32]	; (800e6ac <prvPortStartFirstTask+0x24>)
 800e68a:	6800      	ldr	r0, [r0, #0]
 800e68c:	6800      	ldr	r0, [r0, #0]
 800e68e:	f380 8808 	msr	MSP, r0
 800e692:	f04f 0000 	mov.w	r0, #0
 800e696:	f380 8814 	msr	CONTROL, r0
 800e69a:	b662      	cpsie	i
 800e69c:	b661      	cpsie	f
 800e69e:	f3bf 8f4f 	dsb	sy
 800e6a2:	f3bf 8f6f 	isb	sy
 800e6a6:	df00      	svc	0
 800e6a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e6aa:	bf00      	nop
 800e6ac:	e000ed08 	.word	0xe000ed08

0800e6b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b086      	sub	sp, #24
 800e6b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e6b6:	4b44      	ldr	r3, [pc, #272]	; (800e7c8 <xPortStartScheduler+0x118>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4a44      	ldr	r2, [pc, #272]	; (800e7cc <xPortStartScheduler+0x11c>)
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d109      	bne.n	800e6d4 <xPortStartScheduler+0x24>
 800e6c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6c4:	f383 8811 	msr	BASEPRI, r3
 800e6c8:	f3bf 8f6f 	isb	sy
 800e6cc:	f3bf 8f4f 	dsb	sy
 800e6d0:	613b      	str	r3, [r7, #16]
 800e6d2:	e7fe      	b.n	800e6d2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e6d4:	4b3c      	ldr	r3, [pc, #240]	; (800e7c8 <xPortStartScheduler+0x118>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4a3d      	ldr	r2, [pc, #244]	; (800e7d0 <xPortStartScheduler+0x120>)
 800e6da:	4293      	cmp	r3, r2
 800e6dc:	d109      	bne.n	800e6f2 <xPortStartScheduler+0x42>
 800e6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6e2:	f383 8811 	msr	BASEPRI, r3
 800e6e6:	f3bf 8f6f 	isb	sy
 800e6ea:	f3bf 8f4f 	dsb	sy
 800e6ee:	60fb      	str	r3, [r7, #12]
 800e6f0:	e7fe      	b.n	800e6f0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e6f2:	4b38      	ldr	r3, [pc, #224]	; (800e7d4 <xPortStartScheduler+0x124>)
 800e6f4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e6f6:	697b      	ldr	r3, [r7, #20]
 800e6f8:	781b      	ldrb	r3, [r3, #0]
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	22ff      	movs	r2, #255	; 0xff
 800e702:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e704:	697b      	ldr	r3, [r7, #20]
 800e706:	781b      	ldrb	r3, [r3, #0]
 800e708:	b2db      	uxtb	r3, r3
 800e70a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e70c:	78fb      	ldrb	r3, [r7, #3]
 800e70e:	b2db      	uxtb	r3, r3
 800e710:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e714:	b2da      	uxtb	r2, r3
 800e716:	4b30      	ldr	r3, [pc, #192]	; (800e7d8 <xPortStartScheduler+0x128>)
 800e718:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e71a:	4b30      	ldr	r3, [pc, #192]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e71c:	2207      	movs	r2, #7
 800e71e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e720:	e009      	b.n	800e736 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800e722:	4b2e      	ldr	r3, [pc, #184]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	3b01      	subs	r3, #1
 800e728:	4a2c      	ldr	r2, [pc, #176]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e72a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e72c:	78fb      	ldrb	r3, [r7, #3]
 800e72e:	b2db      	uxtb	r3, r3
 800e730:	005b      	lsls	r3, r3, #1
 800e732:	b2db      	uxtb	r3, r3
 800e734:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e736:	78fb      	ldrb	r3, [r7, #3]
 800e738:	b2db      	uxtb	r3, r3
 800e73a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e73e:	2b80      	cmp	r3, #128	; 0x80
 800e740:	d0ef      	beq.n	800e722 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e742:	4b26      	ldr	r3, [pc, #152]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	f1c3 0307 	rsb	r3, r3, #7
 800e74a:	2b04      	cmp	r3, #4
 800e74c:	d009      	beq.n	800e762 <xPortStartScheduler+0xb2>
 800e74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e752:	f383 8811 	msr	BASEPRI, r3
 800e756:	f3bf 8f6f 	isb	sy
 800e75a:	f3bf 8f4f 	dsb	sy
 800e75e:	60bb      	str	r3, [r7, #8]
 800e760:	e7fe      	b.n	800e760 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e762:	4b1e      	ldr	r3, [pc, #120]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	021b      	lsls	r3, r3, #8
 800e768:	4a1c      	ldr	r2, [pc, #112]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e76a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e76c:	4b1b      	ldr	r3, [pc, #108]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e774:	4a19      	ldr	r2, [pc, #100]	; (800e7dc <xPortStartScheduler+0x12c>)
 800e776:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	b2da      	uxtb	r2, r3
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e780:	4b17      	ldr	r3, [pc, #92]	; (800e7e0 <xPortStartScheduler+0x130>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	4a16      	ldr	r2, [pc, #88]	; (800e7e0 <xPortStartScheduler+0x130>)
 800e786:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e78a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e78c:	4b14      	ldr	r3, [pc, #80]	; (800e7e0 <xPortStartScheduler+0x130>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	4a13      	ldr	r2, [pc, #76]	; (800e7e0 <xPortStartScheduler+0x130>)
 800e792:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e796:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e798:	f000 f8d6 	bl	800e948 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e79c:	4b11      	ldr	r3, [pc, #68]	; (800e7e4 <xPortStartScheduler+0x134>)
 800e79e:	2200      	movs	r2, #0
 800e7a0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e7a2:	f000 f8f5 	bl	800e990 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e7a6:	4b10      	ldr	r3, [pc, #64]	; (800e7e8 <xPortStartScheduler+0x138>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	4a0f      	ldr	r2, [pc, #60]	; (800e7e8 <xPortStartScheduler+0x138>)
 800e7ac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e7b0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e7b2:	f7ff ff69 	bl	800e688 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e7b6:	f7ff fd63 	bl	800e280 <vTaskSwitchContext>
	prvTaskExitError();
 800e7ba:	f7ff ff27 	bl	800e60c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e7be:	2300      	movs	r3, #0
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3718      	adds	r7, #24
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}
 800e7c8:	e000ed00 	.word	0xe000ed00
 800e7cc:	410fc271 	.word	0x410fc271
 800e7d0:	410fc270 	.word	0x410fc270
 800e7d4:	e000e400 	.word	0xe000e400
 800e7d8:	20000fd0 	.word	0x20000fd0
 800e7dc:	20000fd4 	.word	0x20000fd4
 800e7e0:	e000ed20 	.word	0xe000ed20
 800e7e4:	20000124 	.word	0x20000124
 800e7e8:	e000ef34 	.word	0xe000ef34

0800e7ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e7ec:	b480      	push	{r7}
 800e7ee:	b083      	sub	sp, #12
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7f6:	f383 8811 	msr	BASEPRI, r3
 800e7fa:	f3bf 8f6f 	isb	sy
 800e7fe:	f3bf 8f4f 	dsb	sy
 800e802:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e804:	4b0e      	ldr	r3, [pc, #56]	; (800e840 <vPortEnterCritical+0x54>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	3301      	adds	r3, #1
 800e80a:	4a0d      	ldr	r2, [pc, #52]	; (800e840 <vPortEnterCritical+0x54>)
 800e80c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e80e:	4b0c      	ldr	r3, [pc, #48]	; (800e840 <vPortEnterCritical+0x54>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2b01      	cmp	r3, #1
 800e814:	d10e      	bne.n	800e834 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e816:	4b0b      	ldr	r3, [pc, #44]	; (800e844 <vPortEnterCritical+0x58>)
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	b2db      	uxtb	r3, r3
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d009      	beq.n	800e834 <vPortEnterCritical+0x48>
 800e820:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e824:	f383 8811 	msr	BASEPRI, r3
 800e828:	f3bf 8f6f 	isb	sy
 800e82c:	f3bf 8f4f 	dsb	sy
 800e830:	603b      	str	r3, [r7, #0]
 800e832:	e7fe      	b.n	800e832 <vPortEnterCritical+0x46>
	}
}
 800e834:	bf00      	nop
 800e836:	370c      	adds	r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr
 800e840:	20000124 	.word	0x20000124
 800e844:	e000ed04 	.word	0xe000ed04

0800e848 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e848:	b480      	push	{r7}
 800e84a:	b083      	sub	sp, #12
 800e84c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e84e:	4b11      	ldr	r3, [pc, #68]	; (800e894 <vPortExitCritical+0x4c>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d109      	bne.n	800e86a <vPortExitCritical+0x22>
 800e856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e85a:	f383 8811 	msr	BASEPRI, r3
 800e85e:	f3bf 8f6f 	isb	sy
 800e862:	f3bf 8f4f 	dsb	sy
 800e866:	607b      	str	r3, [r7, #4]
 800e868:	e7fe      	b.n	800e868 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800e86a:	4b0a      	ldr	r3, [pc, #40]	; (800e894 <vPortExitCritical+0x4c>)
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	3b01      	subs	r3, #1
 800e870:	4a08      	ldr	r2, [pc, #32]	; (800e894 <vPortExitCritical+0x4c>)
 800e872:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e874:	4b07      	ldr	r3, [pc, #28]	; (800e894 <vPortExitCritical+0x4c>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d104      	bne.n	800e886 <vPortExitCritical+0x3e>
 800e87c:	2300      	movs	r3, #0
 800e87e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800e886:	bf00      	nop
 800e888:	370c      	adds	r7, #12
 800e88a:	46bd      	mov	sp, r7
 800e88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop
 800e894:	20000124 	.word	0x20000124
	...

0800e8a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e8a0:	f3ef 8009 	mrs	r0, PSP
 800e8a4:	f3bf 8f6f 	isb	sy
 800e8a8:	4b15      	ldr	r3, [pc, #84]	; (800e900 <pxCurrentTCBConst>)
 800e8aa:	681a      	ldr	r2, [r3, #0]
 800e8ac:	f01e 0f10 	tst.w	lr, #16
 800e8b0:	bf08      	it	eq
 800e8b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e8b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8ba:	6010      	str	r0, [r2, #0]
 800e8bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e8c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e8c4:	f380 8811 	msr	BASEPRI, r0
 800e8c8:	f3bf 8f4f 	dsb	sy
 800e8cc:	f3bf 8f6f 	isb	sy
 800e8d0:	f7ff fcd6 	bl	800e280 <vTaskSwitchContext>
 800e8d4:	f04f 0000 	mov.w	r0, #0
 800e8d8:	f380 8811 	msr	BASEPRI, r0
 800e8dc:	bc09      	pop	{r0, r3}
 800e8de:	6819      	ldr	r1, [r3, #0]
 800e8e0:	6808      	ldr	r0, [r1, #0]
 800e8e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e6:	f01e 0f10 	tst.w	lr, #16
 800e8ea:	bf08      	it	eq
 800e8ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e8f0:	f380 8809 	msr	PSP, r0
 800e8f4:	f3bf 8f6f 	isb	sy
 800e8f8:	4770      	bx	lr
 800e8fa:	bf00      	nop
 800e8fc:	f3af 8000 	nop.w

0800e900 <pxCurrentTCBConst>:
 800e900:	20000ea4 	.word	0x20000ea4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e904:	bf00      	nop
 800e906:	bf00      	nop

0800e908 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b082      	sub	sp, #8
 800e90c:	af00      	add	r7, sp, #0
	__asm volatile
 800e90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e912:	f383 8811 	msr	BASEPRI, r3
 800e916:	f3bf 8f6f 	isb	sy
 800e91a:	f3bf 8f4f 	dsb	sy
 800e91e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e920:	f7ff fbf6 	bl	800e110 <xTaskIncrementTick>
 800e924:	4603      	mov	r3, r0
 800e926:	2b00      	cmp	r3, #0
 800e928:	d003      	beq.n	800e932 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e92a:	4b06      	ldr	r3, [pc, #24]	; (800e944 <SysTick_Handler+0x3c>)
 800e92c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e930:	601a      	str	r2, [r3, #0]
 800e932:	2300      	movs	r3, #0
 800e934:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800e93c:	bf00      	nop
 800e93e:	3708      	adds	r7, #8
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}
 800e944:	e000ed04 	.word	0xe000ed04

0800e948 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e948:	b480      	push	{r7}
 800e94a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e94c:	4b0b      	ldr	r3, [pc, #44]	; (800e97c <vPortSetupTimerInterrupt+0x34>)
 800e94e:	2200      	movs	r2, #0
 800e950:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e952:	4b0b      	ldr	r3, [pc, #44]	; (800e980 <vPortSetupTimerInterrupt+0x38>)
 800e954:	2200      	movs	r2, #0
 800e956:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e958:	4b0a      	ldr	r3, [pc, #40]	; (800e984 <vPortSetupTimerInterrupt+0x3c>)
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	4a0a      	ldr	r2, [pc, #40]	; (800e988 <vPortSetupTimerInterrupt+0x40>)
 800e95e:	fba2 2303 	umull	r2, r3, r2, r3
 800e962:	099b      	lsrs	r3, r3, #6
 800e964:	4a09      	ldr	r2, [pc, #36]	; (800e98c <vPortSetupTimerInterrupt+0x44>)
 800e966:	3b01      	subs	r3, #1
 800e968:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e96a:	4b04      	ldr	r3, [pc, #16]	; (800e97c <vPortSetupTimerInterrupt+0x34>)
 800e96c:	2207      	movs	r2, #7
 800e96e:	601a      	str	r2, [r3, #0]
}
 800e970:	bf00      	nop
 800e972:	46bd      	mov	sp, r7
 800e974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e978:	4770      	bx	lr
 800e97a:	bf00      	nop
 800e97c:	e000e010 	.word	0xe000e010
 800e980:	e000e018 	.word	0xe000e018
 800e984:	20000008 	.word	0x20000008
 800e988:	10624dd3 	.word	0x10624dd3
 800e98c:	e000e014 	.word	0xe000e014

0800e990 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e990:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e9a0 <vPortEnableVFP+0x10>
 800e994:	6801      	ldr	r1, [r0, #0]
 800e996:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e99a:	6001      	str	r1, [r0, #0]
 800e99c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e99e:	bf00      	nop
 800e9a0:	e000ed88 	.word	0xe000ed88

0800e9a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b08a      	sub	sp, #40	; 0x28
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e9b0:	f7ff fb04 	bl	800dfbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e9b4:	4b57      	ldr	r3, [pc, #348]	; (800eb14 <pvPortMalloc+0x170>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d101      	bne.n	800e9c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e9bc:	f000 f90c 	bl	800ebd8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e9c0:	4b55      	ldr	r3, [pc, #340]	; (800eb18 <pvPortMalloc+0x174>)
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	4013      	ands	r3, r2
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	f040 808c 	bne.w	800eae6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d01c      	beq.n	800ea0e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800e9d4:	2208      	movs	r2, #8
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	4413      	add	r3, r2
 800e9da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f003 0307 	and.w	r3, r3, #7
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d013      	beq.n	800ea0e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	f023 0307 	bic.w	r3, r3, #7
 800e9ec:	3308      	adds	r3, #8
 800e9ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f003 0307 	and.w	r3, r3, #7
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d009      	beq.n	800ea0e <pvPortMalloc+0x6a>
	__asm volatile
 800e9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9fe:	f383 8811 	msr	BASEPRI, r3
 800ea02:	f3bf 8f6f 	isb	sy
 800ea06:	f3bf 8f4f 	dsb	sy
 800ea0a:	617b      	str	r3, [r7, #20]
 800ea0c:	e7fe      	b.n	800ea0c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d068      	beq.n	800eae6 <pvPortMalloc+0x142>
 800ea14:	4b41      	ldr	r3, [pc, #260]	; (800eb1c <pvPortMalloc+0x178>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	687a      	ldr	r2, [r7, #4]
 800ea1a:	429a      	cmp	r2, r3
 800ea1c:	d863      	bhi.n	800eae6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ea1e:	4b40      	ldr	r3, [pc, #256]	; (800eb20 <pvPortMalloc+0x17c>)
 800ea20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ea22:	4b3f      	ldr	r3, [pc, #252]	; (800eb20 <pvPortMalloc+0x17c>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea28:	e004      	b.n	800ea34 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800ea2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ea2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ea34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea36:	685b      	ldr	r3, [r3, #4]
 800ea38:	687a      	ldr	r2, [r7, #4]
 800ea3a:	429a      	cmp	r2, r3
 800ea3c:	d903      	bls.n	800ea46 <pvPortMalloc+0xa2>
 800ea3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d1f1      	bne.n	800ea2a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ea46:	4b33      	ldr	r3, [pc, #204]	; (800eb14 <pvPortMalloc+0x170>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea4c:	429a      	cmp	r2, r3
 800ea4e:	d04a      	beq.n	800eae6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ea50:	6a3b      	ldr	r3, [r7, #32]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	2208      	movs	r2, #8
 800ea56:	4413      	add	r3, r2
 800ea58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ea5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea5c:	681a      	ldr	r2, [r3, #0]
 800ea5e:	6a3b      	ldr	r3, [r7, #32]
 800ea60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ea62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea64:	685a      	ldr	r2, [r3, #4]
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	1ad2      	subs	r2, r2, r3
 800ea6a:	2308      	movs	r3, #8
 800ea6c:	005b      	lsls	r3, r3, #1
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d91e      	bls.n	800eab0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ea72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	4413      	add	r3, r2
 800ea78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea7a:	69bb      	ldr	r3, [r7, #24]
 800ea7c:	f003 0307 	and.w	r3, r3, #7
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d009      	beq.n	800ea98 <pvPortMalloc+0xf4>
 800ea84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea88:	f383 8811 	msr	BASEPRI, r3
 800ea8c:	f3bf 8f6f 	isb	sy
 800ea90:	f3bf 8f4f 	dsb	sy
 800ea94:	613b      	str	r3, [r7, #16]
 800ea96:	e7fe      	b.n	800ea96 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ea98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea9a:	685a      	ldr	r2, [r3, #4]
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	1ad2      	subs	r2, r2, r3
 800eaa0:	69bb      	ldr	r3, [r7, #24]
 800eaa2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800eaa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800eaaa:	69b8      	ldr	r0, [r7, #24]
 800eaac:	f000 f8f6 	bl	800ec9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800eab0:	4b1a      	ldr	r3, [pc, #104]	; (800eb1c <pvPortMalloc+0x178>)
 800eab2:	681a      	ldr	r2, [r3, #0]
 800eab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eab6:	685b      	ldr	r3, [r3, #4]
 800eab8:	1ad3      	subs	r3, r2, r3
 800eaba:	4a18      	ldr	r2, [pc, #96]	; (800eb1c <pvPortMalloc+0x178>)
 800eabc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800eabe:	4b17      	ldr	r3, [pc, #92]	; (800eb1c <pvPortMalloc+0x178>)
 800eac0:	681a      	ldr	r2, [r3, #0]
 800eac2:	4b18      	ldr	r3, [pc, #96]	; (800eb24 <pvPortMalloc+0x180>)
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	d203      	bcs.n	800ead2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800eaca:	4b14      	ldr	r3, [pc, #80]	; (800eb1c <pvPortMalloc+0x178>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	4a15      	ldr	r2, [pc, #84]	; (800eb24 <pvPortMalloc+0x180>)
 800ead0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ead2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead4:	685a      	ldr	r2, [r3, #4]
 800ead6:	4b10      	ldr	r3, [pc, #64]	; (800eb18 <pvPortMalloc+0x174>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	431a      	orrs	r2, r3
 800eadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eade:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800eae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae2:	2200      	movs	r2, #0
 800eae4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800eae6:	f7ff fa77 	bl	800dfd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	f003 0307 	and.w	r3, r3, #7
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d009      	beq.n	800eb08 <pvPortMalloc+0x164>
 800eaf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaf8:	f383 8811 	msr	BASEPRI, r3
 800eafc:	f3bf 8f6f 	isb	sy
 800eb00:	f3bf 8f4f 	dsb	sy
 800eb04:	60fb      	str	r3, [r7, #12]
 800eb06:	e7fe      	b.n	800eb06 <pvPortMalloc+0x162>
	return pvReturn;
 800eb08:	69fb      	ldr	r3, [r7, #28]
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3728      	adds	r7, #40	; 0x28
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	20004be0 	.word	0x20004be0
 800eb18:	20004bec 	.word	0x20004bec
 800eb1c:	20004be4 	.word	0x20004be4
 800eb20:	20004bd8 	.word	0x20004bd8
 800eb24:	20004be8 	.word	0x20004be8

0800eb28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eb28:	b580      	push	{r7, lr}
 800eb2a:	b086      	sub	sp, #24
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d046      	beq.n	800ebc8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eb3a:	2308      	movs	r3, #8
 800eb3c:	425b      	negs	r3, r3
 800eb3e:	697a      	ldr	r2, [r7, #20]
 800eb40:	4413      	add	r3, r2
 800eb42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800eb48:	693b      	ldr	r3, [r7, #16]
 800eb4a:	685a      	ldr	r2, [r3, #4]
 800eb4c:	4b20      	ldr	r3, [pc, #128]	; (800ebd0 <vPortFree+0xa8>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	4013      	ands	r3, r2
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d109      	bne.n	800eb6a <vPortFree+0x42>
 800eb56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb5a:	f383 8811 	msr	BASEPRI, r3
 800eb5e:	f3bf 8f6f 	isb	sy
 800eb62:	f3bf 8f4f 	dsb	sy
 800eb66:	60fb      	str	r3, [r7, #12]
 800eb68:	e7fe      	b.n	800eb68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eb6a:	693b      	ldr	r3, [r7, #16]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d009      	beq.n	800eb86 <vPortFree+0x5e>
 800eb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb76:	f383 8811 	msr	BASEPRI, r3
 800eb7a:	f3bf 8f6f 	isb	sy
 800eb7e:	f3bf 8f4f 	dsb	sy
 800eb82:	60bb      	str	r3, [r7, #8]
 800eb84:	e7fe      	b.n	800eb84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	685a      	ldr	r2, [r3, #4]
 800eb8a:	4b11      	ldr	r3, [pc, #68]	; (800ebd0 <vPortFree+0xa8>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4013      	ands	r3, r2
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d019      	beq.n	800ebc8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d115      	bne.n	800ebc8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eb9c:	693b      	ldr	r3, [r7, #16]
 800eb9e:	685a      	ldr	r2, [r3, #4]
 800eba0:	4b0b      	ldr	r3, [pc, #44]	; (800ebd0 <vPortFree+0xa8>)
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	43db      	mvns	r3, r3
 800eba6:	401a      	ands	r2, r3
 800eba8:	693b      	ldr	r3, [r7, #16]
 800ebaa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ebac:	f7ff fa06 	bl	800dfbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ebb0:	693b      	ldr	r3, [r7, #16]
 800ebb2:	685a      	ldr	r2, [r3, #4]
 800ebb4:	4b07      	ldr	r3, [pc, #28]	; (800ebd4 <vPortFree+0xac>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	4413      	add	r3, r2
 800ebba:	4a06      	ldr	r2, [pc, #24]	; (800ebd4 <vPortFree+0xac>)
 800ebbc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ebbe:	6938      	ldr	r0, [r7, #16]
 800ebc0:	f000 f86c 	bl	800ec9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ebc4:	f7ff fa08 	bl	800dfd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ebc8:	bf00      	nop
 800ebca:	3718      	adds	r7, #24
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}
 800ebd0:	20004bec 	.word	0x20004bec
 800ebd4:	20004be4 	.word	0x20004be4

0800ebd8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b085      	sub	sp, #20
 800ebdc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ebde:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ebe2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ebe4:	4b27      	ldr	r3, [pc, #156]	; (800ec84 <prvHeapInit+0xac>)
 800ebe6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	f003 0307 	and.w	r3, r3, #7
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d00c      	beq.n	800ec0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	3307      	adds	r3, #7
 800ebf6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	f023 0307 	bic.w	r3, r3, #7
 800ebfe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ec00:	68ba      	ldr	r2, [r7, #8]
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	1ad3      	subs	r3, r2, r3
 800ec06:	4a1f      	ldr	r2, [pc, #124]	; (800ec84 <prvHeapInit+0xac>)
 800ec08:	4413      	add	r3, r2
 800ec0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ec10:	4a1d      	ldr	r2, [pc, #116]	; (800ec88 <prvHeapInit+0xb0>)
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ec16:	4b1c      	ldr	r3, [pc, #112]	; (800ec88 <prvHeapInit+0xb0>)
 800ec18:	2200      	movs	r2, #0
 800ec1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	68ba      	ldr	r2, [r7, #8]
 800ec20:	4413      	add	r3, r2
 800ec22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ec24:	2208      	movs	r2, #8
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	1a9b      	subs	r3, r3, r2
 800ec2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	f023 0307 	bic.w	r3, r3, #7
 800ec32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	4a15      	ldr	r2, [pc, #84]	; (800ec8c <prvHeapInit+0xb4>)
 800ec38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ec3a:	4b14      	ldr	r3, [pc, #80]	; (800ec8c <prvHeapInit+0xb4>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	2200      	movs	r2, #0
 800ec40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ec42:	4b12      	ldr	r3, [pc, #72]	; (800ec8c <prvHeapInit+0xb4>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	2200      	movs	r2, #0
 800ec48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	68fa      	ldr	r2, [r7, #12]
 800ec52:	1ad2      	subs	r2, r2, r3
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ec58:	4b0c      	ldr	r3, [pc, #48]	; (800ec8c <prvHeapInit+0xb4>)
 800ec5a:	681a      	ldr	r2, [r3, #0]
 800ec5c:	683b      	ldr	r3, [r7, #0]
 800ec5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	685b      	ldr	r3, [r3, #4]
 800ec64:	4a0a      	ldr	r2, [pc, #40]	; (800ec90 <prvHeapInit+0xb8>)
 800ec66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	685b      	ldr	r3, [r3, #4]
 800ec6c:	4a09      	ldr	r2, [pc, #36]	; (800ec94 <prvHeapInit+0xbc>)
 800ec6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ec70:	4b09      	ldr	r3, [pc, #36]	; (800ec98 <prvHeapInit+0xc0>)
 800ec72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ec76:	601a      	str	r2, [r3, #0]
}
 800ec78:	bf00      	nop
 800ec7a:	3714      	adds	r7, #20
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec82:	4770      	bx	lr
 800ec84:	20000fd8 	.word	0x20000fd8
 800ec88:	20004bd8 	.word	0x20004bd8
 800ec8c:	20004be0 	.word	0x20004be0
 800ec90:	20004be8 	.word	0x20004be8
 800ec94:	20004be4 	.word	0x20004be4
 800ec98:	20004bec 	.word	0x20004bec

0800ec9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ec9c:	b480      	push	{r7}
 800ec9e:	b085      	sub	sp, #20
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800eca4:	4b28      	ldr	r3, [pc, #160]	; (800ed48 <prvInsertBlockIntoFreeList+0xac>)
 800eca6:	60fb      	str	r3, [r7, #12]
 800eca8:	e002      	b.n	800ecb0 <prvInsertBlockIntoFreeList+0x14>
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	60fb      	str	r3, [r7, #12]
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	687a      	ldr	r2, [r7, #4]
 800ecb6:	429a      	cmp	r2, r3
 800ecb8:	d8f7      	bhi.n	800ecaa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	68ba      	ldr	r2, [r7, #8]
 800ecc4:	4413      	add	r3, r2
 800ecc6:	687a      	ldr	r2, [r7, #4]
 800ecc8:	429a      	cmp	r2, r3
 800ecca:	d108      	bne.n	800ecde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	685a      	ldr	r2, [r3, #4]
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	441a      	add	r2, r3
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	685b      	ldr	r3, [r3, #4]
 800ece6:	68ba      	ldr	r2, [r7, #8]
 800ece8:	441a      	add	r2, r3
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	429a      	cmp	r2, r3
 800ecf0:	d118      	bne.n	800ed24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	681a      	ldr	r2, [r3, #0]
 800ecf6:	4b15      	ldr	r3, [pc, #84]	; (800ed4c <prvInsertBlockIntoFreeList+0xb0>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	d00d      	beq.n	800ed1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	685a      	ldr	r2, [r3, #4]
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	685b      	ldr	r3, [r3, #4]
 800ed08:	441a      	add	r2, r3
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	681a      	ldr	r2, [r3, #0]
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	601a      	str	r2, [r3, #0]
 800ed18:	e008      	b.n	800ed2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ed1a:	4b0c      	ldr	r3, [pc, #48]	; (800ed4c <prvInsertBlockIntoFreeList+0xb0>)
 800ed1c:	681a      	ldr	r2, [r3, #0]
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	601a      	str	r2, [r3, #0]
 800ed22:	e003      	b.n	800ed2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	681a      	ldr	r2, [r3, #0]
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ed2c:	68fa      	ldr	r2, [r7, #12]
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	429a      	cmp	r2, r3
 800ed32:	d002      	beq.n	800ed3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	687a      	ldr	r2, [r7, #4]
 800ed38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed3a:	bf00      	nop
 800ed3c:	3714      	adds	r7, #20
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed44:	4770      	bx	lr
 800ed46:	bf00      	nop
 800ed48:	20004bd8 	.word	0x20004bd8
 800ed4c:	20004be0 	.word	0x20004be0

0800ed50 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ed50:	b580      	push	{r7, lr}
 800ed52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ed54:	2200      	movs	r2, #0
 800ed56:	4912      	ldr	r1, [pc, #72]	; (800eda0 <MX_USB_DEVICE_Init+0x50>)
 800ed58:	4812      	ldr	r0, [pc, #72]	; (800eda4 <MX_USB_DEVICE_Init+0x54>)
 800ed5a:	f7fd fcd5 	bl	800c708 <USBD_Init>
 800ed5e:	4603      	mov	r3, r0
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d001      	beq.n	800ed68 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ed64:	f7f1 ff2a 	bl	8000bbc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ed68:	490f      	ldr	r1, [pc, #60]	; (800eda8 <MX_USB_DEVICE_Init+0x58>)
 800ed6a:	480e      	ldr	r0, [pc, #56]	; (800eda4 <MX_USB_DEVICE_Init+0x54>)
 800ed6c:	f7fd fd02 	bl	800c774 <USBD_RegisterClass>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d001      	beq.n	800ed7a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ed76:	f7f1 ff21 	bl	8000bbc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ed7a:	490c      	ldr	r1, [pc, #48]	; (800edac <MX_USB_DEVICE_Init+0x5c>)
 800ed7c:	4809      	ldr	r0, [pc, #36]	; (800eda4 <MX_USB_DEVICE_Init+0x54>)
 800ed7e:	f7fd fc27 	bl	800c5d0 <USBD_CDC_RegisterInterface>
 800ed82:	4603      	mov	r3, r0
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d001      	beq.n	800ed8c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ed88:	f7f1 ff18 	bl	8000bbc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ed8c:	4805      	ldr	r0, [pc, #20]	; (800eda4 <MX_USB_DEVICE_Init+0x54>)
 800ed8e:	f7fd fd12 	bl	800c7b6 <USBD_Start>
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d001      	beq.n	800ed9c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ed98:	f7f1 ff10 	bl	8000bbc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ed9c:	bf00      	nop
 800ed9e:	bd80      	pop	{r7, pc}
 800eda0:	2000013c 	.word	0x2000013c
 800eda4:	200051c8 	.word	0x200051c8
 800eda8:	20000020 	.word	0x20000020
 800edac:	20000128 	.word	0x20000128

0800edb0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800edb4:	2200      	movs	r2, #0
 800edb6:	4907      	ldr	r1, [pc, #28]	; (800edd4 <CDC_Init_FS+0x24>)
 800edb8:	4807      	ldr	r0, [pc, #28]	; (800edd8 <CDC_Init_FS+0x28>)
 800edba:	f7fd fc1e 	bl	800c5fa <USBD_CDC_SetTxBuffer>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800edbe:	4907      	ldr	r1, [pc, #28]	; (800eddc <CDC_Init_FS+0x2c>)
 800edc0:	4805      	ldr	r0, [pc, #20]	; (800edd8 <CDC_Init_FS+0x28>)
 800edc2:	f7fd fc33 	bl	800c62c <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);                                         //This is new to the function, the rest is standard HAL
 800edc6:	4804      	ldr	r0, [pc, #16]	; (800edd8 <CDC_Init_FS+0x28>)
 800edc8:	f7fd fc74 	bl	800c6b4 <USBD_CDC_ReceivePacket>
	  return (USBD_OK);
 800edcc:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800edce:	4618      	mov	r0, r3
 800edd0:	bd80      	pop	{r7, pc}
 800edd2:	bf00      	nop
 800edd4:	20005898 	.word	0x20005898
 800edd8:	200051c8 	.word	0x200051c8
 800eddc:	20005498 	.word	0x20005498

0800ede0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ede0:	b480      	push	{r7}
 800ede2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ede4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	46bd      	mov	sp, r7
 800edea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edee:	4770      	bx	lr

0800edf0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800edf0:	b480      	push	{r7}
 800edf2:	b083      	sub	sp, #12
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	4603      	mov	r3, r0
 800edf8:	6039      	str	r1, [r7, #0]
 800edfa:	71fb      	strb	r3, [r7, #7]
 800edfc:	4613      	mov	r3, r2
 800edfe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ee00:	79fb      	ldrb	r3, [r7, #7]
 800ee02:	2b23      	cmp	r3, #35	; 0x23
 800ee04:	d84a      	bhi.n	800ee9c <CDC_Control_FS+0xac>
 800ee06:	a201      	add	r2, pc, #4	; (adr r2, 800ee0c <CDC_Control_FS+0x1c>)
 800ee08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0c:	0800ee9d 	.word	0x0800ee9d
 800ee10:	0800ee9d 	.word	0x0800ee9d
 800ee14:	0800ee9d 	.word	0x0800ee9d
 800ee18:	0800ee9d 	.word	0x0800ee9d
 800ee1c:	0800ee9d 	.word	0x0800ee9d
 800ee20:	0800ee9d 	.word	0x0800ee9d
 800ee24:	0800ee9d 	.word	0x0800ee9d
 800ee28:	0800ee9d 	.word	0x0800ee9d
 800ee2c:	0800ee9d 	.word	0x0800ee9d
 800ee30:	0800ee9d 	.word	0x0800ee9d
 800ee34:	0800ee9d 	.word	0x0800ee9d
 800ee38:	0800ee9d 	.word	0x0800ee9d
 800ee3c:	0800ee9d 	.word	0x0800ee9d
 800ee40:	0800ee9d 	.word	0x0800ee9d
 800ee44:	0800ee9d 	.word	0x0800ee9d
 800ee48:	0800ee9d 	.word	0x0800ee9d
 800ee4c:	0800ee9d 	.word	0x0800ee9d
 800ee50:	0800ee9d 	.word	0x0800ee9d
 800ee54:	0800ee9d 	.word	0x0800ee9d
 800ee58:	0800ee9d 	.word	0x0800ee9d
 800ee5c:	0800ee9d 	.word	0x0800ee9d
 800ee60:	0800ee9d 	.word	0x0800ee9d
 800ee64:	0800ee9d 	.word	0x0800ee9d
 800ee68:	0800ee9d 	.word	0x0800ee9d
 800ee6c:	0800ee9d 	.word	0x0800ee9d
 800ee70:	0800ee9d 	.word	0x0800ee9d
 800ee74:	0800ee9d 	.word	0x0800ee9d
 800ee78:	0800ee9d 	.word	0x0800ee9d
 800ee7c:	0800ee9d 	.word	0x0800ee9d
 800ee80:	0800ee9d 	.word	0x0800ee9d
 800ee84:	0800ee9d 	.word	0x0800ee9d
 800ee88:	0800ee9d 	.word	0x0800ee9d
 800ee8c:	0800ee9d 	.word	0x0800ee9d
 800ee90:	0800ee9d 	.word	0x0800ee9d
 800ee94:	0800ee9d 	.word	0x0800ee9d
 800ee98:	0800ee9d 	.word	0x0800ee9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ee9c:	bf00      	nop
  }

  return (USBD_OK);
 800ee9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	370c      	adds	r7, #12
 800eea4:	46bd      	mov	sp, r7
 800eea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeaa:	4770      	bx	lr

0800eeac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eeac:	b580      	push	{r7, lr}
 800eeae:	b084      	sub	sp, #16
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
 800eeb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


  volatile uint32_t counter = 0;
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	60fb      	str	r3, [r7, #12]

  while(counter < *Len)
 800eeba:	e01e      	b.n	800eefa <CDC_Receive_FS+0x4e>
  {
       RxBuffer[RxFifoIndex ] = Buf[counter];
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	687a      	ldr	r2, [r7, #4]
 800eec0:	441a      	add	r2, r3
 800eec2:	4b16      	ldr	r3, [pc, #88]	; (800ef1c <CDC_Receive_FS+0x70>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	7811      	ldrb	r1, [r2, #0]
 800eec8:	4a15      	ldr	r2, [pc, #84]	; (800ef20 <CDC_Receive_FS+0x74>)
 800eeca:	54d1      	strb	r1, [r2, r3]
       cdc_receive_put(Buf[counter]);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	687a      	ldr	r2, [r7, #4]
 800eed0:	4413      	add	r3, r2
 800eed2:	781b      	ldrb	r3, [r3, #0]
 800eed4:	4618      	mov	r0, r3
 800eed6:	f7f4 fe4b 	bl	8003b70 <cdc_receive_put>
       counter++, RxFifoIndex++;
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	3301      	adds	r3, #1
 800eede:	60fb      	str	r3, [r7, #12]
 800eee0:	4b0e      	ldr	r3, [pc, #56]	; (800ef1c <CDC_Receive_FS+0x70>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	3301      	adds	r3, #1
 800eee6:	4a0d      	ldr	r2, [pc, #52]	; (800ef1c <CDC_Receive_FS+0x70>)
 800eee8:	6013      	str	r3, [r2, #0]
       if(RxFifoIndex  == RxBufferSize)
 800eeea:	4b0c      	ldr	r3, [pc, #48]	; (800ef1c <CDC_Receive_FS+0x70>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eef2:	d102      	bne.n	800eefa <CDC_Receive_FS+0x4e>
            RxFifoIndex  = 0;
 800eef4:	4b09      	ldr	r3, [pc, #36]	; (800ef1c <CDC_Receive_FS+0x70>)
 800eef6:	2200      	movs	r2, #0
 800eef8:	601a      	str	r2, [r3, #0]
  while(counter < *Len)
 800eefa:	683b      	ldr	r3, [r7, #0]
 800eefc:	681a      	ldr	r2, [r3, #0]
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	429a      	cmp	r2, r3
 800ef02:	d8db      	bhi.n	800eebc <CDC_Receive_FS+0x10>
   }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ef04:	6879      	ldr	r1, [r7, #4]
 800ef06:	4807      	ldr	r0, [pc, #28]	; (800ef24 <CDC_Receive_FS+0x78>)
 800ef08:	f7fd fb90 	bl	800c62c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ef0c:	4805      	ldr	r0, [pc, #20]	; (800ef24 <CDC_Receive_FS+0x78>)
 800ef0e:	f7fd fbd1 	bl	800c6b4 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800ef12:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3710      	adds	r7, #16
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	20004bf0 	.word	0x20004bf0
 800ef20:	20005c98 	.word	0x20005c98
 800ef24:	200051c8 	.word	0x200051c8

0800ef28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b084      	sub	sp, #16
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
 800ef30:	460b      	mov	r3, r1
 800ef32:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ef34:	2300      	movs	r3, #0
 800ef36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ef38:	4b0d      	ldr	r3, [pc, #52]	; (800ef70 <CDC_Transmit_FS+0x48>)
 800ef3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ef3e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d001      	beq.n	800ef4e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	e00b      	b.n	800ef66 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ef4e:	887b      	ldrh	r3, [r7, #2]
 800ef50:	461a      	mov	r2, r3
 800ef52:	6879      	ldr	r1, [r7, #4]
 800ef54:	4806      	ldr	r0, [pc, #24]	; (800ef70 <CDC_Transmit_FS+0x48>)
 800ef56:	f7fd fb50 	bl	800c5fa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ef5a:	4805      	ldr	r0, [pc, #20]	; (800ef70 <CDC_Transmit_FS+0x48>)
 800ef5c:	f7fd fb7a 	bl	800c654 <USBD_CDC_TransmitPacket>
 800ef60:	4603      	mov	r3, r0
 800ef62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ef64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	3710      	adds	r7, #16
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}
 800ef6e:	bf00      	nop
 800ef70:	200051c8 	.word	0x200051c8

0800ef74 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ef74:	b480      	push	{r7}
 800ef76:	b087      	sub	sp, #28
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	60f8      	str	r0, [r7, #12]
 800ef7c:	60b9      	str	r1, [r7, #8]
 800ef7e:	4613      	mov	r3, r2
 800ef80:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ef82:	2300      	movs	r3, #0
 800ef84:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ef86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	371c      	adds	r7, #28
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr
	...

0800ef98 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef98:	b480      	push	{r7}
 800ef9a:	b083      	sub	sp, #12
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	4603      	mov	r3, r0
 800efa0:	6039      	str	r1, [r7, #0]
 800efa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	2212      	movs	r2, #18
 800efa8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800efaa:	4b03      	ldr	r3, [pc, #12]	; (800efb8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800efac:	4618      	mov	r0, r3
 800efae:	370c      	adds	r7, #12
 800efb0:	46bd      	mov	sp, r7
 800efb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb6:	4770      	bx	lr
 800efb8:	20000158 	.word	0x20000158

0800efbc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b083      	sub	sp, #12
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	4603      	mov	r3, r0
 800efc4:	6039      	str	r1, [r7, #0]
 800efc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800efc8:	683b      	ldr	r3, [r7, #0]
 800efca:	2204      	movs	r2, #4
 800efcc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800efce:	4b03      	ldr	r3, [pc, #12]	; (800efdc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	370c      	adds	r7, #12
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr
 800efdc:	2000016c 	.word	0x2000016c

0800efe0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b082      	sub	sp, #8
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	4603      	mov	r3, r0
 800efe8:	6039      	str	r1, [r7, #0]
 800efea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800efec:	79fb      	ldrb	r3, [r7, #7]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d105      	bne.n	800effe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eff2:	683a      	ldr	r2, [r7, #0]
 800eff4:	4907      	ldr	r1, [pc, #28]	; (800f014 <USBD_FS_ProductStrDescriptor+0x34>)
 800eff6:	4808      	ldr	r0, [pc, #32]	; (800f018 <USBD_FS_ProductStrDescriptor+0x38>)
 800eff8:	f7fe fbab 	bl	800d752 <USBD_GetString>
 800effc:	e004      	b.n	800f008 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800effe:	683a      	ldr	r2, [r7, #0]
 800f000:	4904      	ldr	r1, [pc, #16]	; (800f014 <USBD_FS_ProductStrDescriptor+0x34>)
 800f002:	4805      	ldr	r0, [pc, #20]	; (800f018 <USBD_FS_ProductStrDescriptor+0x38>)
 800f004:	f7fe fba5 	bl	800d752 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f008:	4b02      	ldr	r3, [pc, #8]	; (800f014 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3708      	adds	r7, #8
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	20006098 	.word	0x20006098
 800f018:	0800ff8c 	.word	0x0800ff8c

0800f01c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b082      	sub	sp, #8
 800f020:	af00      	add	r7, sp, #0
 800f022:	4603      	mov	r3, r0
 800f024:	6039      	str	r1, [r7, #0]
 800f026:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f028:	683a      	ldr	r2, [r7, #0]
 800f02a:	4904      	ldr	r1, [pc, #16]	; (800f03c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f02c:	4804      	ldr	r0, [pc, #16]	; (800f040 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f02e:	f7fe fb90 	bl	800d752 <USBD_GetString>
  return USBD_StrDesc;
 800f032:	4b02      	ldr	r3, [pc, #8]	; (800f03c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f034:	4618      	mov	r0, r3
 800f036:	3708      	adds	r7, #8
 800f038:	46bd      	mov	sp, r7
 800f03a:	bd80      	pop	{r7, pc}
 800f03c:	20006098 	.word	0x20006098
 800f040:	0800ffa4 	.word	0x0800ffa4

0800f044 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b082      	sub	sp, #8
 800f048:	af00      	add	r7, sp, #0
 800f04a:	4603      	mov	r3, r0
 800f04c:	6039      	str	r1, [r7, #0]
 800f04e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	221a      	movs	r2, #26
 800f054:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f056:	f000 f843 	bl	800f0e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f05a:	4b02      	ldr	r3, [pc, #8]	; (800f064 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f05c:	4618      	mov	r0, r3
 800f05e:	3708      	adds	r7, #8
 800f060:	46bd      	mov	sp, r7
 800f062:	bd80      	pop	{r7, pc}
 800f064:	20000170 	.word	0x20000170

0800f068 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b082      	sub	sp, #8
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	4603      	mov	r3, r0
 800f070:	6039      	str	r1, [r7, #0]
 800f072:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f074:	79fb      	ldrb	r3, [r7, #7]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d105      	bne.n	800f086 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f07a:	683a      	ldr	r2, [r7, #0]
 800f07c:	4907      	ldr	r1, [pc, #28]	; (800f09c <USBD_FS_ConfigStrDescriptor+0x34>)
 800f07e:	4808      	ldr	r0, [pc, #32]	; (800f0a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f080:	f7fe fb67 	bl	800d752 <USBD_GetString>
 800f084:	e004      	b.n	800f090 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f086:	683a      	ldr	r2, [r7, #0]
 800f088:	4904      	ldr	r1, [pc, #16]	; (800f09c <USBD_FS_ConfigStrDescriptor+0x34>)
 800f08a:	4805      	ldr	r0, [pc, #20]	; (800f0a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f08c:	f7fe fb61 	bl	800d752 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f090:	4b02      	ldr	r3, [pc, #8]	; (800f09c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f092:	4618      	mov	r0, r3
 800f094:	3708      	adds	r7, #8
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}
 800f09a:	bf00      	nop
 800f09c:	20006098 	.word	0x20006098
 800f0a0:	0800ffb8 	.word	0x0800ffb8

0800f0a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b082      	sub	sp, #8
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	6039      	str	r1, [r7, #0]
 800f0ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f0b0:	79fb      	ldrb	r3, [r7, #7]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d105      	bne.n	800f0c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f0b6:	683a      	ldr	r2, [r7, #0]
 800f0b8:	4907      	ldr	r1, [pc, #28]	; (800f0d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f0ba:	4808      	ldr	r0, [pc, #32]	; (800f0dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f0bc:	f7fe fb49 	bl	800d752 <USBD_GetString>
 800f0c0:	e004      	b.n	800f0cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f0c2:	683a      	ldr	r2, [r7, #0]
 800f0c4:	4904      	ldr	r1, [pc, #16]	; (800f0d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f0c6:	4805      	ldr	r0, [pc, #20]	; (800f0dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f0c8:	f7fe fb43 	bl	800d752 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f0cc:	4b02      	ldr	r3, [pc, #8]	; (800f0d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	3708      	adds	r7, #8
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
 800f0d6:	bf00      	nop
 800f0d8:	20006098 	.word	0x20006098
 800f0dc:	0800ffc4 	.word	0x0800ffc4

0800f0e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b084      	sub	sp, #16
 800f0e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f0e6:	4b0f      	ldr	r3, [pc, #60]	; (800f124 <Get_SerialNum+0x44>)
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f0ec:	4b0e      	ldr	r3, [pc, #56]	; (800f128 <Get_SerialNum+0x48>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f0f2:	4b0e      	ldr	r3, [pc, #56]	; (800f12c <Get_SerialNum+0x4c>)
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f0f8:	68fa      	ldr	r2, [r7, #12]
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	4413      	add	r3, r2
 800f0fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d009      	beq.n	800f11a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f106:	2208      	movs	r2, #8
 800f108:	4909      	ldr	r1, [pc, #36]	; (800f130 <Get_SerialNum+0x50>)
 800f10a:	68f8      	ldr	r0, [r7, #12]
 800f10c:	f000 f814 	bl	800f138 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f110:	2204      	movs	r2, #4
 800f112:	4908      	ldr	r1, [pc, #32]	; (800f134 <Get_SerialNum+0x54>)
 800f114:	68b8      	ldr	r0, [r7, #8]
 800f116:	f000 f80f 	bl	800f138 <IntToUnicode>
  }
}
 800f11a:	bf00      	nop
 800f11c:	3710      	adds	r7, #16
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}
 800f122:	bf00      	nop
 800f124:	1fff7a10 	.word	0x1fff7a10
 800f128:	1fff7a14 	.word	0x1fff7a14
 800f12c:	1fff7a18 	.word	0x1fff7a18
 800f130:	20000172 	.word	0x20000172
 800f134:	20000182 	.word	0x20000182

0800f138 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f138:	b480      	push	{r7}
 800f13a:	b087      	sub	sp, #28
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	60f8      	str	r0, [r7, #12]
 800f140:	60b9      	str	r1, [r7, #8]
 800f142:	4613      	mov	r3, r2
 800f144:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f146:	2300      	movs	r3, #0
 800f148:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f14a:	2300      	movs	r3, #0
 800f14c:	75fb      	strb	r3, [r7, #23]
 800f14e:	e027      	b.n	800f1a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	0f1b      	lsrs	r3, r3, #28
 800f154:	2b09      	cmp	r3, #9
 800f156:	d80b      	bhi.n	800f170 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	0f1b      	lsrs	r3, r3, #28
 800f15c:	b2da      	uxtb	r2, r3
 800f15e:	7dfb      	ldrb	r3, [r7, #23]
 800f160:	005b      	lsls	r3, r3, #1
 800f162:	4619      	mov	r1, r3
 800f164:	68bb      	ldr	r3, [r7, #8]
 800f166:	440b      	add	r3, r1
 800f168:	3230      	adds	r2, #48	; 0x30
 800f16a:	b2d2      	uxtb	r2, r2
 800f16c:	701a      	strb	r2, [r3, #0]
 800f16e:	e00a      	b.n	800f186 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	0f1b      	lsrs	r3, r3, #28
 800f174:	b2da      	uxtb	r2, r3
 800f176:	7dfb      	ldrb	r3, [r7, #23]
 800f178:	005b      	lsls	r3, r3, #1
 800f17a:	4619      	mov	r1, r3
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	440b      	add	r3, r1
 800f180:	3237      	adds	r2, #55	; 0x37
 800f182:	b2d2      	uxtb	r2, r2
 800f184:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	011b      	lsls	r3, r3, #4
 800f18a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f18c:	7dfb      	ldrb	r3, [r7, #23]
 800f18e:	005b      	lsls	r3, r3, #1
 800f190:	3301      	adds	r3, #1
 800f192:	68ba      	ldr	r2, [r7, #8]
 800f194:	4413      	add	r3, r2
 800f196:	2200      	movs	r2, #0
 800f198:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f19a:	7dfb      	ldrb	r3, [r7, #23]
 800f19c:	3301      	adds	r3, #1
 800f19e:	75fb      	strb	r3, [r7, #23]
 800f1a0:	7dfa      	ldrb	r2, [r7, #23]
 800f1a2:	79fb      	ldrb	r3, [r7, #7]
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d3d3      	bcc.n	800f150 <IntToUnicode+0x18>
  }
}
 800f1a8:	bf00      	nop
 800f1aa:	371c      	adds	r7, #28
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b2:	4770      	bx	lr

0800f1b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b08a      	sub	sp, #40	; 0x28
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f1bc:	f107 0314 	add.w	r3, r7, #20
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	601a      	str	r2, [r3, #0]
 800f1c4:	605a      	str	r2, [r3, #4]
 800f1c6:	609a      	str	r2, [r3, #8]
 800f1c8:	60da      	str	r2, [r3, #12]
 800f1ca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f1d4:	d13a      	bne.n	800f24c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	613b      	str	r3, [r7, #16]
 800f1da:	4b1e      	ldr	r3, [pc, #120]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f1dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1de:	4a1d      	ldr	r2, [pc, #116]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f1e0:	f043 0301 	orr.w	r3, r3, #1
 800f1e4:	6313      	str	r3, [r2, #48]	; 0x30
 800f1e6:	4b1b      	ldr	r3, [pc, #108]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1ea:	f003 0301 	and.w	r3, r3, #1
 800f1ee:	613b      	str	r3, [r7, #16]
 800f1f0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f1f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f1f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1f8:	2302      	movs	r3, #2
 800f1fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f200:	2303      	movs	r3, #3
 800f202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f204:	230a      	movs	r3, #10
 800f206:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f208:	f107 0314 	add.w	r3, r7, #20
 800f20c:	4619      	mov	r1, r3
 800f20e:	4812      	ldr	r0, [pc, #72]	; (800f258 <HAL_PCD_MspInit+0xa4>)
 800f210:	f7f6 ff16 	bl	8006040 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f214:	4b0f      	ldr	r3, [pc, #60]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f218:	4a0e      	ldr	r2, [pc, #56]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f21a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f21e:	6353      	str	r3, [r2, #52]	; 0x34
 800f220:	2300      	movs	r3, #0
 800f222:	60fb      	str	r3, [r7, #12]
 800f224:	4b0b      	ldr	r3, [pc, #44]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f228:	4a0a      	ldr	r2, [pc, #40]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f22a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f22e:	6453      	str	r3, [r2, #68]	; 0x44
 800f230:	4b08      	ldr	r3, [pc, #32]	; (800f254 <HAL_PCD_MspInit+0xa0>)
 800f232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f238:	60fb      	str	r3, [r7, #12]
 800f23a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f23c:	2200      	movs	r2, #0
 800f23e:	2100      	movs	r1, #0
 800f240:	2043      	movs	r0, #67	; 0x43
 800f242:	f7f6 fea3 	bl	8005f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f246:	2043      	movs	r0, #67	; 0x43
 800f248:	f7f6 febc 	bl	8005fc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f24c:	bf00      	nop
 800f24e:	3728      	adds	r7, #40	; 0x28
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}
 800f254:	40023800 	.word	0x40023800
 800f258:	40020000 	.word	0x40020000

0800f25c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b082      	sub	sp, #8
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800f270:	4619      	mov	r1, r3
 800f272:	4610      	mov	r0, r2
 800f274:	f7fd faea 	bl	800c84c <USBD_LL_SetupStage>
}
 800f278:	bf00      	nop
 800f27a:	3708      	adds	r7, #8
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}

0800f280 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b082      	sub	sp, #8
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
 800f288:	460b      	mov	r3, r1
 800f28a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f292:	78fa      	ldrb	r2, [r7, #3]
 800f294:	6879      	ldr	r1, [r7, #4]
 800f296:	4613      	mov	r3, r2
 800f298:	00db      	lsls	r3, r3, #3
 800f29a:	1a9b      	subs	r3, r3, r2
 800f29c:	009b      	lsls	r3, r3, #2
 800f29e:	440b      	add	r3, r1
 800f2a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800f2a4:	681a      	ldr	r2, [r3, #0]
 800f2a6:	78fb      	ldrb	r3, [r7, #3]
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	f7fd fb22 	bl	800c8f2 <USBD_LL_DataOutStage>
}
 800f2ae:	bf00      	nop
 800f2b0:	3708      	adds	r7, #8
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}

0800f2b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2b6:	b580      	push	{r7, lr}
 800f2b8:	b082      	sub	sp, #8
 800f2ba:	af00      	add	r7, sp, #0
 800f2bc:	6078      	str	r0, [r7, #4]
 800f2be:	460b      	mov	r3, r1
 800f2c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800f2c8:	78fa      	ldrb	r2, [r7, #3]
 800f2ca:	6879      	ldr	r1, [r7, #4]
 800f2cc:	4613      	mov	r3, r2
 800f2ce:	00db      	lsls	r3, r3, #3
 800f2d0:	1a9b      	subs	r3, r3, r2
 800f2d2:	009b      	lsls	r3, r3, #2
 800f2d4:	440b      	add	r3, r1
 800f2d6:	3348      	adds	r3, #72	; 0x48
 800f2d8:	681a      	ldr	r2, [r3, #0]
 800f2da:	78fb      	ldrb	r3, [r7, #3]
 800f2dc:	4619      	mov	r1, r3
 800f2de:	f7fd fb6b 	bl	800c9b8 <USBD_LL_DataInStage>
}
 800f2e2:	bf00      	nop
 800f2e4:	3708      	adds	r7, #8
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}

0800f2ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2ea:	b580      	push	{r7, lr}
 800f2ec:	b082      	sub	sp, #8
 800f2ee:	af00      	add	r7, sp, #0
 800f2f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f7fd fc6f 	bl	800cbdc <USBD_LL_SOF>
}
 800f2fe:	bf00      	nop
 800f300:	3708      	adds	r7, #8
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}

0800f306 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f306:	b580      	push	{r7, lr}
 800f308:	b084      	sub	sp, #16
 800f30a:	af00      	add	r7, sp, #0
 800f30c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f30e:	2301      	movs	r3, #1
 800f310:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	68db      	ldr	r3, [r3, #12]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d102      	bne.n	800f320 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f31a:	2300      	movs	r3, #0
 800f31c:	73fb      	strb	r3, [r7, #15]
 800f31e:	e008      	b.n	800f332 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	68db      	ldr	r3, [r3, #12]
 800f324:	2b02      	cmp	r3, #2
 800f326:	d102      	bne.n	800f32e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f328:	2301      	movs	r3, #1
 800f32a:	73fb      	strb	r3, [r7, #15]
 800f32c:	e001      	b.n	800f332 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f32e:	f7f1 fc45 	bl	8000bbc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f338:	7bfa      	ldrb	r2, [r7, #15]
 800f33a:	4611      	mov	r1, r2
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7fd fc12 	bl	800cb66 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f348:	4618      	mov	r0, r3
 800f34a:	f7fd fbcb 	bl	800cae4 <USBD_LL_Reset>
}
 800f34e:	bf00      	nop
 800f350:	3710      	adds	r7, #16
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}
	...

0800f358 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b082      	sub	sp, #8
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f366:	4618      	mov	r0, r3
 800f368:	f7fd fc0d 	bl	800cb86 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	687a      	ldr	r2, [r7, #4]
 800f378:	6812      	ldr	r2, [r2, #0]
 800f37a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f37e:	f043 0301 	orr.w	r3, r3, #1
 800f382:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6a1b      	ldr	r3, [r3, #32]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d005      	beq.n	800f398 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f38c:	4b04      	ldr	r3, [pc, #16]	; (800f3a0 <HAL_PCD_SuspendCallback+0x48>)
 800f38e:	691b      	ldr	r3, [r3, #16]
 800f390:	4a03      	ldr	r2, [pc, #12]	; (800f3a0 <HAL_PCD_SuspendCallback+0x48>)
 800f392:	f043 0306 	orr.w	r3, r3, #6
 800f396:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f398:	bf00      	nop
 800f39a:	3708      	adds	r7, #8
 800f39c:	46bd      	mov	sp, r7
 800f39e:	bd80      	pop	{r7, pc}
 800f3a0:	e000ed00 	.word	0xe000ed00

0800f3a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b082      	sub	sp, #8
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	f7fd fbfc 	bl	800cbb0 <USBD_LL_Resume>
}
 800f3b8:	bf00      	nop
 800f3ba:	3708      	adds	r7, #8
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd80      	pop	{r7, pc}

0800f3c0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b082      	sub	sp, #8
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	6078      	str	r0, [r7, #4]
 800f3c8:	460b      	mov	r3, r1
 800f3ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f3d2:	78fa      	ldrb	r2, [r7, #3]
 800f3d4:	4611      	mov	r1, r2
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f7fd fc27 	bl	800cc2a <USBD_LL_IsoOUTIncomplete>
}
 800f3dc:	bf00      	nop
 800f3de:	3708      	adds	r7, #8
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	bd80      	pop	{r7, pc}

0800f3e4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f3f6:	78fa      	ldrb	r2, [r7, #3]
 800f3f8:	4611      	mov	r1, r2
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	f7fd fc08 	bl	800cc10 <USBD_LL_IsoINIncomplete>
}
 800f400:	bf00      	nop
 800f402:	3708      	adds	r7, #8
 800f404:	46bd      	mov	sp, r7
 800f406:	bd80      	pop	{r7, pc}

0800f408 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	b082      	sub	sp, #8
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f416:	4618      	mov	r0, r3
 800f418:	f7fd fc14 	bl	800cc44 <USBD_LL_DevConnected>
}
 800f41c:	bf00      	nop
 800f41e:	3708      	adds	r7, #8
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}

0800f424 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b082      	sub	sp, #8
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800f432:	4618      	mov	r0, r3
 800f434:	f7fd fc11 	bl	800cc5a <USBD_LL_DevDisconnected>
}
 800f438:	bf00      	nop
 800f43a:	3708      	adds	r7, #8
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd80      	pop	{r7, pc}

0800f440 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f440:	b580      	push	{r7, lr}
 800f442:	b082      	sub	sp, #8
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	781b      	ldrb	r3, [r3, #0]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d13c      	bne.n	800f4ca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f450:	4a20      	ldr	r2, [pc, #128]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	4a1e      	ldr	r2, [pc, #120]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f45c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f460:	4b1c      	ldr	r3, [pc, #112]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f462:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f466:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f468:	4b1a      	ldr	r3, [pc, #104]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f46a:	2204      	movs	r2, #4
 800f46c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f46e:	4b19      	ldr	r3, [pc, #100]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f470:	2202      	movs	r2, #2
 800f472:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f474:	4b17      	ldr	r3, [pc, #92]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f476:	2200      	movs	r2, #0
 800f478:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f47a:	4b16      	ldr	r3, [pc, #88]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f47c:	2202      	movs	r2, #2
 800f47e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f480:	4b14      	ldr	r3, [pc, #80]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f482:	2200      	movs	r2, #0
 800f484:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f486:	4b13      	ldr	r3, [pc, #76]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f488:	2200      	movs	r2, #0
 800f48a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f48c:	4b11      	ldr	r3, [pc, #68]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f48e:	2200      	movs	r2, #0
 800f490:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f492:	4b10      	ldr	r3, [pc, #64]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f494:	2200      	movs	r2, #0
 800f496:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f498:	4b0e      	ldr	r3, [pc, #56]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f49a:	2200      	movs	r2, #0
 800f49c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f49e:	480d      	ldr	r0, [pc, #52]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f4a0:	f7f9 fac4 	bl	8008a2c <HAL_PCD_Init>
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d001      	beq.n	800f4ae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f4aa:	f7f1 fb87 	bl	8000bbc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f4ae:	2180      	movs	r1, #128	; 0x80
 800f4b0:	4808      	ldr	r0, [pc, #32]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f4b2:	f7fa fc22 	bl	8009cfa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f4b6:	2240      	movs	r2, #64	; 0x40
 800f4b8:	2100      	movs	r1, #0
 800f4ba:	4806      	ldr	r0, [pc, #24]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f4bc:	f7fa fbd6 	bl	8009c6c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f4c0:	2280      	movs	r2, #128	; 0x80
 800f4c2:	2101      	movs	r1, #1
 800f4c4:	4803      	ldr	r0, [pc, #12]	; (800f4d4 <USBD_LL_Init+0x94>)
 800f4c6:	f7fa fbd1 	bl	8009c6c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f4ca:	2300      	movs	r3, #0
}
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	3708      	adds	r7, #8
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	bd80      	pop	{r7, pc}
 800f4d4:	20006298 	.word	0x20006298

0800f4d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b084      	sub	sp, #16
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f7f9 fbb9 	bl	8008c66 <HAL_PCD_Start>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f4f8:	7bfb      	ldrb	r3, [r7, #15]
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f000 f92a 	bl	800f754 <USBD_Get_USB_Status>
 800f500:	4603      	mov	r3, r0
 800f502:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f504:	7bbb      	ldrb	r3, [r7, #14]
}
 800f506:	4618      	mov	r0, r3
 800f508:	3710      	adds	r7, #16
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}

0800f50e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f50e:	b580      	push	{r7, lr}
 800f510:	b084      	sub	sp, #16
 800f512:	af00      	add	r7, sp, #0
 800f514:	6078      	str	r0, [r7, #4]
 800f516:	4608      	mov	r0, r1
 800f518:	4611      	mov	r1, r2
 800f51a:	461a      	mov	r2, r3
 800f51c:	4603      	mov	r3, r0
 800f51e:	70fb      	strb	r3, [r7, #3]
 800f520:	460b      	mov	r3, r1
 800f522:	70bb      	strb	r3, [r7, #2]
 800f524:	4613      	mov	r3, r2
 800f526:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f528:	2300      	movs	r3, #0
 800f52a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f52c:	2300      	movs	r3, #0
 800f52e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f536:	78bb      	ldrb	r3, [r7, #2]
 800f538:	883a      	ldrh	r2, [r7, #0]
 800f53a:	78f9      	ldrb	r1, [r7, #3]
 800f53c:	f7f9 ff9d 	bl	800947a <HAL_PCD_EP_Open>
 800f540:	4603      	mov	r3, r0
 800f542:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f544:	7bfb      	ldrb	r3, [r7, #15]
 800f546:	4618      	mov	r0, r3
 800f548:	f000 f904 	bl	800f754 <USBD_Get_USB_Status>
 800f54c:	4603      	mov	r3, r0
 800f54e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f550:	7bbb      	ldrb	r3, [r7, #14]
}
 800f552:	4618      	mov	r0, r3
 800f554:	3710      	adds	r7, #16
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}

0800f55a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f55a:	b580      	push	{r7, lr}
 800f55c:	b084      	sub	sp, #16
 800f55e:	af00      	add	r7, sp, #0
 800f560:	6078      	str	r0, [r7, #4]
 800f562:	460b      	mov	r3, r1
 800f564:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f566:	2300      	movs	r3, #0
 800f568:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f56a:	2300      	movs	r3, #0
 800f56c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f574:	78fa      	ldrb	r2, [r7, #3]
 800f576:	4611      	mov	r1, r2
 800f578:	4618      	mov	r0, r3
 800f57a:	f7f9 ffe6 	bl	800954a <HAL_PCD_EP_Close>
 800f57e:	4603      	mov	r3, r0
 800f580:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f582:	7bfb      	ldrb	r3, [r7, #15]
 800f584:	4618      	mov	r0, r3
 800f586:	f000 f8e5 	bl	800f754 <USBD_Get_USB_Status>
 800f58a:	4603      	mov	r3, r0
 800f58c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f58e:	7bbb      	ldrb	r3, [r7, #14]
}
 800f590:	4618      	mov	r0, r3
 800f592:	3710      	adds	r7, #16
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f5b2:	78fa      	ldrb	r2, [r7, #3]
 800f5b4:	4611      	mov	r1, r2
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	f7fa f8be 	bl	8009738 <HAL_PCD_EP_SetStall>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5c0:	7bfb      	ldrb	r3, [r7, #15]
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f000 f8c6 	bl	800f754 <USBD_Get_USB_Status>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	3710      	adds	r7, #16
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	bd80      	pop	{r7, pc}

0800f5d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5d6:	b580      	push	{r7, lr}
 800f5d8:	b084      	sub	sp, #16
 800f5da:	af00      	add	r7, sp, #0
 800f5dc:	6078      	str	r0, [r7, #4]
 800f5de:	460b      	mov	r3, r1
 800f5e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f5f0:	78fa      	ldrb	r2, [r7, #3]
 800f5f2:	4611      	mov	r1, r2
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	f7fa f903 	bl	8009800 <HAL_PCD_EP_ClrStall>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5fe:	7bfb      	ldrb	r3, [r7, #15]
 800f600:	4618      	mov	r0, r3
 800f602:	f000 f8a7 	bl	800f754 <USBD_Get_USB_Status>
 800f606:	4603      	mov	r3, r0
 800f608:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f60a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3710      	adds	r7, #16
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}

0800f614 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f614:	b480      	push	{r7}
 800f616:	b085      	sub	sp, #20
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
 800f61c:	460b      	mov	r3, r1
 800f61e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f626:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f628:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	da0b      	bge.n	800f648 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f630:	78fb      	ldrb	r3, [r7, #3]
 800f632:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f636:	68f9      	ldr	r1, [r7, #12]
 800f638:	4613      	mov	r3, r2
 800f63a:	00db      	lsls	r3, r3, #3
 800f63c:	1a9b      	subs	r3, r3, r2
 800f63e:	009b      	lsls	r3, r3, #2
 800f640:	440b      	add	r3, r1
 800f642:	333e      	adds	r3, #62	; 0x3e
 800f644:	781b      	ldrb	r3, [r3, #0]
 800f646:	e00b      	b.n	800f660 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f648:	78fb      	ldrb	r3, [r7, #3]
 800f64a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f64e:	68f9      	ldr	r1, [r7, #12]
 800f650:	4613      	mov	r3, r2
 800f652:	00db      	lsls	r3, r3, #3
 800f654:	1a9b      	subs	r3, r3, r2
 800f656:	009b      	lsls	r3, r3, #2
 800f658:	440b      	add	r3, r1
 800f65a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f65e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f660:	4618      	mov	r0, r3
 800f662:	3714      	adds	r7, #20
 800f664:	46bd      	mov	sp, r7
 800f666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66a:	4770      	bx	lr

0800f66c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b084      	sub	sp, #16
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
 800f674:	460b      	mov	r3, r1
 800f676:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f678:	2300      	movs	r3, #0
 800f67a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f67c:	2300      	movs	r3, #0
 800f67e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f686:	78fa      	ldrb	r2, [r7, #3]
 800f688:	4611      	mov	r1, r2
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7f9 fed0 	bl	8009430 <HAL_PCD_SetAddress>
 800f690:	4603      	mov	r3, r0
 800f692:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f694:	7bfb      	ldrb	r3, [r7, #15]
 800f696:	4618      	mov	r0, r3
 800f698:	f000 f85c 	bl	800f754 <USBD_Get_USB_Status>
 800f69c:	4603      	mov	r3, r0
 800f69e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	3710      	adds	r7, #16
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}

0800f6aa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f6aa:	b580      	push	{r7, lr}
 800f6ac:	b086      	sub	sp, #24
 800f6ae:	af00      	add	r7, sp, #0
 800f6b0:	60f8      	str	r0, [r7, #12]
 800f6b2:	607a      	str	r2, [r7, #4]
 800f6b4:	603b      	str	r3, [r7, #0]
 800f6b6:	460b      	mov	r3, r1
 800f6b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6be:	2300      	movs	r3, #0
 800f6c0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f6c8:	7af9      	ldrb	r1, [r7, #11]
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	f7f9 ffe9 	bl	80096a4 <HAL_PCD_EP_Transmit>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6d6:	7dfb      	ldrb	r3, [r7, #23]
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f000 f83b 	bl	800f754 <USBD_Get_USB_Status>
 800f6de:	4603      	mov	r3, r0
 800f6e0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6e2:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3718      	adds	r7, #24
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}

0800f6ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b086      	sub	sp, #24
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	60f8      	str	r0, [r7, #12]
 800f6f4:	607a      	str	r2, [r7, #4]
 800f6f6:	603b      	str	r3, [r7, #0]
 800f6f8:	460b      	mov	r3, r1
 800f6fa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f700:	2300      	movs	r3, #0
 800f702:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800f70a:	7af9      	ldrb	r1, [r7, #11]
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	f7f9 ff65 	bl	80095de <HAL_PCD_EP_Receive>
 800f714:	4603      	mov	r3, r0
 800f716:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f718:	7dfb      	ldrb	r3, [r7, #23]
 800f71a:	4618      	mov	r0, r3
 800f71c:	f000 f81a 	bl	800f754 <USBD_Get_USB_Status>
 800f720:	4603      	mov	r3, r0
 800f722:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f724:	7dbb      	ldrb	r3, [r7, #22]
}
 800f726:	4618      	mov	r0, r3
 800f728:	3718      	adds	r7, #24
 800f72a:	46bd      	mov	sp, r7
 800f72c:	bd80      	pop	{r7, pc}

0800f72e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f72e:	b580      	push	{r7, lr}
 800f730:	b082      	sub	sp, #8
 800f732:	af00      	add	r7, sp, #0
 800f734:	6078      	str	r0, [r7, #4]
 800f736:	460b      	mov	r3, r1
 800f738:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f740:	78fa      	ldrb	r2, [r7, #3]
 800f742:	4611      	mov	r1, r2
 800f744:	4618      	mov	r0, r3
 800f746:	f7f9 ff95 	bl	8009674 <HAL_PCD_EP_GetRxCount>
 800f74a:	4603      	mov	r3, r0
}
 800f74c:	4618      	mov	r0, r3
 800f74e:	3708      	adds	r7, #8
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f754:	b480      	push	{r7}
 800f756:	b085      	sub	sp, #20
 800f758:	af00      	add	r7, sp, #0
 800f75a:	4603      	mov	r3, r0
 800f75c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f75e:	2300      	movs	r3, #0
 800f760:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f762:	79fb      	ldrb	r3, [r7, #7]
 800f764:	2b03      	cmp	r3, #3
 800f766:	d817      	bhi.n	800f798 <USBD_Get_USB_Status+0x44>
 800f768:	a201      	add	r2, pc, #4	; (adr r2, 800f770 <USBD_Get_USB_Status+0x1c>)
 800f76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f76e:	bf00      	nop
 800f770:	0800f781 	.word	0x0800f781
 800f774:	0800f787 	.word	0x0800f787
 800f778:	0800f78d 	.word	0x0800f78d
 800f77c:	0800f793 	.word	0x0800f793
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f780:	2300      	movs	r3, #0
 800f782:	73fb      	strb	r3, [r7, #15]
    break;
 800f784:	e00b      	b.n	800f79e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f786:	2303      	movs	r3, #3
 800f788:	73fb      	strb	r3, [r7, #15]
    break;
 800f78a:	e008      	b.n	800f79e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f78c:	2301      	movs	r3, #1
 800f78e:	73fb      	strb	r3, [r7, #15]
    break;
 800f790:	e005      	b.n	800f79e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f792:	2303      	movs	r3, #3
 800f794:	73fb      	strb	r3, [r7, #15]
    break;
 800f796:	e002      	b.n	800f79e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f798:	2303      	movs	r3, #3
 800f79a:	73fb      	strb	r3, [r7, #15]
    break;
 800f79c:	bf00      	nop
  }
  return usb_status;
 800f79e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3714      	adds	r7, #20
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr

0800f7ac <__cxa_pure_virtual>:
 800f7ac:	b508      	push	{r3, lr}
 800f7ae:	f000 f80d 	bl	800f7cc <_ZSt9terminatev>

0800f7b2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f7b2:	b508      	push	{r3, lr}
 800f7b4:	4780      	blx	r0
 800f7b6:	f000 f80e 	bl	800f7d6 <abort>
	...

0800f7bc <_ZSt13get_terminatev>:
 800f7bc:	4b02      	ldr	r3, [pc, #8]	; (800f7c8 <_ZSt13get_terminatev+0xc>)
 800f7be:	6818      	ldr	r0, [r3, #0]
 800f7c0:	f3bf 8f5b 	dmb	ish
 800f7c4:	4770      	bx	lr
 800f7c6:	bf00      	nop
 800f7c8:	2000018c 	.word	0x2000018c

0800f7cc <_ZSt9terminatev>:
 800f7cc:	b508      	push	{r3, lr}
 800f7ce:	f7ff fff5 	bl	800f7bc <_ZSt13get_terminatev>
 800f7d2:	f7ff ffee 	bl	800f7b2 <_ZN10__cxxabiv111__terminateEPFvvE>

0800f7d6 <abort>:
 800f7d6:	b508      	push	{r3, lr}
 800f7d8:	2006      	movs	r0, #6
 800f7da:	f000 f939 	bl	800fa50 <raise>
 800f7de:	2001      	movs	r0, #1
 800f7e0:	f7f2 f866 	bl	80018b0 <_exit>

0800f7e4 <__errno>:
 800f7e4:	4b01      	ldr	r3, [pc, #4]	; (800f7ec <__errno+0x8>)
 800f7e6:	6818      	ldr	r0, [r3, #0]
 800f7e8:	4770      	bx	lr
 800f7ea:	bf00      	nop
 800f7ec:	20000190 	.word	0x20000190

0800f7f0 <__libc_init_array>:
 800f7f0:	b570      	push	{r4, r5, r6, lr}
 800f7f2:	4e0d      	ldr	r6, [pc, #52]	; (800f828 <__libc_init_array+0x38>)
 800f7f4:	4c0d      	ldr	r4, [pc, #52]	; (800f82c <__libc_init_array+0x3c>)
 800f7f6:	1ba4      	subs	r4, r4, r6
 800f7f8:	10a4      	asrs	r4, r4, #2
 800f7fa:	2500      	movs	r5, #0
 800f7fc:	42a5      	cmp	r5, r4
 800f7fe:	d109      	bne.n	800f814 <__libc_init_array+0x24>
 800f800:	4e0b      	ldr	r6, [pc, #44]	; (800f830 <__libc_init_array+0x40>)
 800f802:	4c0c      	ldr	r4, [pc, #48]	; (800f834 <__libc_init_array+0x44>)
 800f804:	f000 f970 	bl	800fae8 <_init>
 800f808:	1ba4      	subs	r4, r4, r6
 800f80a:	10a4      	asrs	r4, r4, #2
 800f80c:	2500      	movs	r5, #0
 800f80e:	42a5      	cmp	r5, r4
 800f810:	d105      	bne.n	800f81e <__libc_init_array+0x2e>
 800f812:	bd70      	pop	{r4, r5, r6, pc}
 800f814:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f818:	4798      	blx	r3
 800f81a:	3501      	adds	r5, #1
 800f81c:	e7ee      	b.n	800f7fc <__libc_init_array+0xc>
 800f81e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f822:	4798      	blx	r3
 800f824:	3501      	adds	r5, #1
 800f826:	e7f2      	b.n	800f80e <__libc_init_array+0x1e>
 800f828:	080101a0 	.word	0x080101a0
 800f82c:	080101a0 	.word	0x080101a0
 800f830:	080101a0 	.word	0x080101a0
 800f834:	080101a8 	.word	0x080101a8

0800f838 <malloc>:
 800f838:	4b02      	ldr	r3, [pc, #8]	; (800f844 <malloc+0xc>)
 800f83a:	4601      	mov	r1, r0
 800f83c:	6818      	ldr	r0, [r3, #0]
 800f83e:	f000 b86d 	b.w	800f91c <_malloc_r>
 800f842:	bf00      	nop
 800f844:	20000190 	.word	0x20000190

0800f848 <free>:
 800f848:	4b02      	ldr	r3, [pc, #8]	; (800f854 <free+0xc>)
 800f84a:	4601      	mov	r1, r0
 800f84c:	6818      	ldr	r0, [r3, #0]
 800f84e:	f000 b817 	b.w	800f880 <_free_r>
 800f852:	bf00      	nop
 800f854:	20000190 	.word	0x20000190

0800f858 <memcpy>:
 800f858:	b510      	push	{r4, lr}
 800f85a:	1e43      	subs	r3, r0, #1
 800f85c:	440a      	add	r2, r1
 800f85e:	4291      	cmp	r1, r2
 800f860:	d100      	bne.n	800f864 <memcpy+0xc>
 800f862:	bd10      	pop	{r4, pc}
 800f864:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f868:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f86c:	e7f7      	b.n	800f85e <memcpy+0x6>

0800f86e <memset>:
 800f86e:	4402      	add	r2, r0
 800f870:	4603      	mov	r3, r0
 800f872:	4293      	cmp	r3, r2
 800f874:	d100      	bne.n	800f878 <memset+0xa>
 800f876:	4770      	bx	lr
 800f878:	f803 1b01 	strb.w	r1, [r3], #1
 800f87c:	e7f9      	b.n	800f872 <memset+0x4>
	...

0800f880 <_free_r>:
 800f880:	b538      	push	{r3, r4, r5, lr}
 800f882:	4605      	mov	r5, r0
 800f884:	2900      	cmp	r1, #0
 800f886:	d045      	beq.n	800f914 <_free_r+0x94>
 800f888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f88c:	1f0c      	subs	r4, r1, #4
 800f88e:	2b00      	cmp	r3, #0
 800f890:	bfb8      	it	lt
 800f892:	18e4      	addlt	r4, r4, r3
 800f894:	f000 f8f8 	bl	800fa88 <__malloc_lock>
 800f898:	4a1f      	ldr	r2, [pc, #124]	; (800f918 <_free_r+0x98>)
 800f89a:	6813      	ldr	r3, [r2, #0]
 800f89c:	4610      	mov	r0, r2
 800f89e:	b933      	cbnz	r3, 800f8ae <_free_r+0x2e>
 800f8a0:	6063      	str	r3, [r4, #4]
 800f8a2:	6014      	str	r4, [r2, #0]
 800f8a4:	4628      	mov	r0, r5
 800f8a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8aa:	f000 b8ee 	b.w	800fa8a <__malloc_unlock>
 800f8ae:	42a3      	cmp	r3, r4
 800f8b0:	d90c      	bls.n	800f8cc <_free_r+0x4c>
 800f8b2:	6821      	ldr	r1, [r4, #0]
 800f8b4:	1862      	adds	r2, r4, r1
 800f8b6:	4293      	cmp	r3, r2
 800f8b8:	bf04      	itt	eq
 800f8ba:	681a      	ldreq	r2, [r3, #0]
 800f8bc:	685b      	ldreq	r3, [r3, #4]
 800f8be:	6063      	str	r3, [r4, #4]
 800f8c0:	bf04      	itt	eq
 800f8c2:	1852      	addeq	r2, r2, r1
 800f8c4:	6022      	streq	r2, [r4, #0]
 800f8c6:	6004      	str	r4, [r0, #0]
 800f8c8:	e7ec      	b.n	800f8a4 <_free_r+0x24>
 800f8ca:	4613      	mov	r3, r2
 800f8cc:	685a      	ldr	r2, [r3, #4]
 800f8ce:	b10a      	cbz	r2, 800f8d4 <_free_r+0x54>
 800f8d0:	42a2      	cmp	r2, r4
 800f8d2:	d9fa      	bls.n	800f8ca <_free_r+0x4a>
 800f8d4:	6819      	ldr	r1, [r3, #0]
 800f8d6:	1858      	adds	r0, r3, r1
 800f8d8:	42a0      	cmp	r0, r4
 800f8da:	d10b      	bne.n	800f8f4 <_free_r+0x74>
 800f8dc:	6820      	ldr	r0, [r4, #0]
 800f8de:	4401      	add	r1, r0
 800f8e0:	1858      	adds	r0, r3, r1
 800f8e2:	4282      	cmp	r2, r0
 800f8e4:	6019      	str	r1, [r3, #0]
 800f8e6:	d1dd      	bne.n	800f8a4 <_free_r+0x24>
 800f8e8:	6810      	ldr	r0, [r2, #0]
 800f8ea:	6852      	ldr	r2, [r2, #4]
 800f8ec:	605a      	str	r2, [r3, #4]
 800f8ee:	4401      	add	r1, r0
 800f8f0:	6019      	str	r1, [r3, #0]
 800f8f2:	e7d7      	b.n	800f8a4 <_free_r+0x24>
 800f8f4:	d902      	bls.n	800f8fc <_free_r+0x7c>
 800f8f6:	230c      	movs	r3, #12
 800f8f8:	602b      	str	r3, [r5, #0]
 800f8fa:	e7d3      	b.n	800f8a4 <_free_r+0x24>
 800f8fc:	6820      	ldr	r0, [r4, #0]
 800f8fe:	1821      	adds	r1, r4, r0
 800f900:	428a      	cmp	r2, r1
 800f902:	bf04      	itt	eq
 800f904:	6811      	ldreq	r1, [r2, #0]
 800f906:	6852      	ldreq	r2, [r2, #4]
 800f908:	6062      	str	r2, [r4, #4]
 800f90a:	bf04      	itt	eq
 800f90c:	1809      	addeq	r1, r1, r0
 800f90e:	6021      	streq	r1, [r4, #0]
 800f910:	605c      	str	r4, [r3, #4]
 800f912:	e7c7      	b.n	800f8a4 <_free_r+0x24>
 800f914:	bd38      	pop	{r3, r4, r5, pc}
 800f916:	bf00      	nop
 800f918:	20004bf4 	.word	0x20004bf4

0800f91c <_malloc_r>:
 800f91c:	b570      	push	{r4, r5, r6, lr}
 800f91e:	1ccd      	adds	r5, r1, #3
 800f920:	f025 0503 	bic.w	r5, r5, #3
 800f924:	3508      	adds	r5, #8
 800f926:	2d0c      	cmp	r5, #12
 800f928:	bf38      	it	cc
 800f92a:	250c      	movcc	r5, #12
 800f92c:	2d00      	cmp	r5, #0
 800f92e:	4606      	mov	r6, r0
 800f930:	db01      	blt.n	800f936 <_malloc_r+0x1a>
 800f932:	42a9      	cmp	r1, r5
 800f934:	d903      	bls.n	800f93e <_malloc_r+0x22>
 800f936:	230c      	movs	r3, #12
 800f938:	6033      	str	r3, [r6, #0]
 800f93a:	2000      	movs	r0, #0
 800f93c:	bd70      	pop	{r4, r5, r6, pc}
 800f93e:	f000 f8a3 	bl	800fa88 <__malloc_lock>
 800f942:	4a21      	ldr	r2, [pc, #132]	; (800f9c8 <_malloc_r+0xac>)
 800f944:	6814      	ldr	r4, [r2, #0]
 800f946:	4621      	mov	r1, r4
 800f948:	b991      	cbnz	r1, 800f970 <_malloc_r+0x54>
 800f94a:	4c20      	ldr	r4, [pc, #128]	; (800f9cc <_malloc_r+0xb0>)
 800f94c:	6823      	ldr	r3, [r4, #0]
 800f94e:	b91b      	cbnz	r3, 800f958 <_malloc_r+0x3c>
 800f950:	4630      	mov	r0, r6
 800f952:	f000 f845 	bl	800f9e0 <_sbrk_r>
 800f956:	6020      	str	r0, [r4, #0]
 800f958:	4629      	mov	r1, r5
 800f95a:	4630      	mov	r0, r6
 800f95c:	f000 f840 	bl	800f9e0 <_sbrk_r>
 800f960:	1c43      	adds	r3, r0, #1
 800f962:	d124      	bne.n	800f9ae <_malloc_r+0x92>
 800f964:	230c      	movs	r3, #12
 800f966:	6033      	str	r3, [r6, #0]
 800f968:	4630      	mov	r0, r6
 800f96a:	f000 f88e 	bl	800fa8a <__malloc_unlock>
 800f96e:	e7e4      	b.n	800f93a <_malloc_r+0x1e>
 800f970:	680b      	ldr	r3, [r1, #0]
 800f972:	1b5b      	subs	r3, r3, r5
 800f974:	d418      	bmi.n	800f9a8 <_malloc_r+0x8c>
 800f976:	2b0b      	cmp	r3, #11
 800f978:	d90f      	bls.n	800f99a <_malloc_r+0x7e>
 800f97a:	600b      	str	r3, [r1, #0]
 800f97c:	50cd      	str	r5, [r1, r3]
 800f97e:	18cc      	adds	r4, r1, r3
 800f980:	4630      	mov	r0, r6
 800f982:	f000 f882 	bl	800fa8a <__malloc_unlock>
 800f986:	f104 000b 	add.w	r0, r4, #11
 800f98a:	1d23      	adds	r3, r4, #4
 800f98c:	f020 0007 	bic.w	r0, r0, #7
 800f990:	1ac3      	subs	r3, r0, r3
 800f992:	d0d3      	beq.n	800f93c <_malloc_r+0x20>
 800f994:	425a      	negs	r2, r3
 800f996:	50e2      	str	r2, [r4, r3]
 800f998:	e7d0      	b.n	800f93c <_malloc_r+0x20>
 800f99a:	428c      	cmp	r4, r1
 800f99c:	684b      	ldr	r3, [r1, #4]
 800f99e:	bf16      	itet	ne
 800f9a0:	6063      	strne	r3, [r4, #4]
 800f9a2:	6013      	streq	r3, [r2, #0]
 800f9a4:	460c      	movne	r4, r1
 800f9a6:	e7eb      	b.n	800f980 <_malloc_r+0x64>
 800f9a8:	460c      	mov	r4, r1
 800f9aa:	6849      	ldr	r1, [r1, #4]
 800f9ac:	e7cc      	b.n	800f948 <_malloc_r+0x2c>
 800f9ae:	1cc4      	adds	r4, r0, #3
 800f9b0:	f024 0403 	bic.w	r4, r4, #3
 800f9b4:	42a0      	cmp	r0, r4
 800f9b6:	d005      	beq.n	800f9c4 <_malloc_r+0xa8>
 800f9b8:	1a21      	subs	r1, r4, r0
 800f9ba:	4630      	mov	r0, r6
 800f9bc:	f000 f810 	bl	800f9e0 <_sbrk_r>
 800f9c0:	3001      	adds	r0, #1
 800f9c2:	d0cf      	beq.n	800f964 <_malloc_r+0x48>
 800f9c4:	6025      	str	r5, [r4, #0]
 800f9c6:	e7db      	b.n	800f980 <_malloc_r+0x64>
 800f9c8:	20004bf4 	.word	0x20004bf4
 800f9cc:	20004bf8 	.word	0x20004bf8

0800f9d0 <realloc>:
 800f9d0:	4b02      	ldr	r3, [pc, #8]	; (800f9dc <realloc+0xc>)
 800f9d2:	460a      	mov	r2, r1
 800f9d4:	4601      	mov	r1, r0
 800f9d6:	6818      	ldr	r0, [r3, #0]
 800f9d8:	f000 b858 	b.w	800fa8c <_realloc_r>
 800f9dc:	20000190 	.word	0x20000190

0800f9e0 <_sbrk_r>:
 800f9e0:	b538      	push	{r3, r4, r5, lr}
 800f9e2:	4c06      	ldr	r4, [pc, #24]	; (800f9fc <_sbrk_r+0x1c>)
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	4605      	mov	r5, r0
 800f9e8:	4608      	mov	r0, r1
 800f9ea:	6023      	str	r3, [r4, #0]
 800f9ec:	f7f1 ff6a 	bl	80018c4 <_sbrk>
 800f9f0:	1c43      	adds	r3, r0, #1
 800f9f2:	d102      	bne.n	800f9fa <_sbrk_r+0x1a>
 800f9f4:	6823      	ldr	r3, [r4, #0]
 800f9f6:	b103      	cbz	r3, 800f9fa <_sbrk_r+0x1a>
 800f9f8:	602b      	str	r3, [r5, #0]
 800f9fa:	bd38      	pop	{r3, r4, r5, pc}
 800f9fc:	200066a0 	.word	0x200066a0

0800fa00 <_raise_r>:
 800fa00:	291f      	cmp	r1, #31
 800fa02:	b538      	push	{r3, r4, r5, lr}
 800fa04:	4604      	mov	r4, r0
 800fa06:	460d      	mov	r5, r1
 800fa08:	d904      	bls.n	800fa14 <_raise_r+0x14>
 800fa0a:	2316      	movs	r3, #22
 800fa0c:	6003      	str	r3, [r0, #0]
 800fa0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fa12:	bd38      	pop	{r3, r4, r5, pc}
 800fa14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fa16:	b112      	cbz	r2, 800fa1e <_raise_r+0x1e>
 800fa18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fa1c:	b94b      	cbnz	r3, 800fa32 <_raise_r+0x32>
 800fa1e:	4620      	mov	r0, r4
 800fa20:	f000 f830 	bl	800fa84 <_getpid_r>
 800fa24:	462a      	mov	r2, r5
 800fa26:	4601      	mov	r1, r0
 800fa28:	4620      	mov	r0, r4
 800fa2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa2e:	f000 b817 	b.w	800fa60 <_kill_r>
 800fa32:	2b01      	cmp	r3, #1
 800fa34:	d00a      	beq.n	800fa4c <_raise_r+0x4c>
 800fa36:	1c59      	adds	r1, r3, #1
 800fa38:	d103      	bne.n	800fa42 <_raise_r+0x42>
 800fa3a:	2316      	movs	r3, #22
 800fa3c:	6003      	str	r3, [r0, #0]
 800fa3e:	2001      	movs	r0, #1
 800fa40:	e7e7      	b.n	800fa12 <_raise_r+0x12>
 800fa42:	2400      	movs	r4, #0
 800fa44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fa48:	4628      	mov	r0, r5
 800fa4a:	4798      	blx	r3
 800fa4c:	2000      	movs	r0, #0
 800fa4e:	e7e0      	b.n	800fa12 <_raise_r+0x12>

0800fa50 <raise>:
 800fa50:	4b02      	ldr	r3, [pc, #8]	; (800fa5c <raise+0xc>)
 800fa52:	4601      	mov	r1, r0
 800fa54:	6818      	ldr	r0, [r3, #0]
 800fa56:	f7ff bfd3 	b.w	800fa00 <_raise_r>
 800fa5a:	bf00      	nop
 800fa5c:	20000190 	.word	0x20000190

0800fa60 <_kill_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4c07      	ldr	r4, [pc, #28]	; (800fa80 <_kill_r+0x20>)
 800fa64:	2300      	movs	r3, #0
 800fa66:	4605      	mov	r5, r0
 800fa68:	4608      	mov	r0, r1
 800fa6a:	4611      	mov	r1, r2
 800fa6c:	6023      	str	r3, [r4, #0]
 800fa6e:	f7f1 ff0f 	bl	8001890 <_kill>
 800fa72:	1c43      	adds	r3, r0, #1
 800fa74:	d102      	bne.n	800fa7c <_kill_r+0x1c>
 800fa76:	6823      	ldr	r3, [r4, #0]
 800fa78:	b103      	cbz	r3, 800fa7c <_kill_r+0x1c>
 800fa7a:	602b      	str	r3, [r5, #0]
 800fa7c:	bd38      	pop	{r3, r4, r5, pc}
 800fa7e:	bf00      	nop
 800fa80:	200066a0 	.word	0x200066a0

0800fa84 <_getpid_r>:
 800fa84:	f7f1 befc 	b.w	8001880 <_getpid>

0800fa88 <__malloc_lock>:
 800fa88:	4770      	bx	lr

0800fa8a <__malloc_unlock>:
 800fa8a:	4770      	bx	lr

0800fa8c <_realloc_r>:
 800fa8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa8e:	4607      	mov	r7, r0
 800fa90:	4614      	mov	r4, r2
 800fa92:	460e      	mov	r6, r1
 800fa94:	b921      	cbnz	r1, 800faa0 <_realloc_r+0x14>
 800fa96:	4611      	mov	r1, r2
 800fa98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fa9c:	f7ff bf3e 	b.w	800f91c <_malloc_r>
 800faa0:	b922      	cbnz	r2, 800faac <_realloc_r+0x20>
 800faa2:	f7ff feed 	bl	800f880 <_free_r>
 800faa6:	4625      	mov	r5, r4
 800faa8:	4628      	mov	r0, r5
 800faaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800faac:	f000 f814 	bl	800fad8 <_malloc_usable_size_r>
 800fab0:	42a0      	cmp	r0, r4
 800fab2:	d20f      	bcs.n	800fad4 <_realloc_r+0x48>
 800fab4:	4621      	mov	r1, r4
 800fab6:	4638      	mov	r0, r7
 800fab8:	f7ff ff30 	bl	800f91c <_malloc_r>
 800fabc:	4605      	mov	r5, r0
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d0f2      	beq.n	800faa8 <_realloc_r+0x1c>
 800fac2:	4631      	mov	r1, r6
 800fac4:	4622      	mov	r2, r4
 800fac6:	f7ff fec7 	bl	800f858 <memcpy>
 800faca:	4631      	mov	r1, r6
 800facc:	4638      	mov	r0, r7
 800face:	f7ff fed7 	bl	800f880 <_free_r>
 800fad2:	e7e9      	b.n	800faa8 <_realloc_r+0x1c>
 800fad4:	4635      	mov	r5, r6
 800fad6:	e7e7      	b.n	800faa8 <_realloc_r+0x1c>

0800fad8 <_malloc_usable_size_r>:
 800fad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fadc:	1f18      	subs	r0, r3, #4
 800fade:	2b00      	cmp	r3, #0
 800fae0:	bfbc      	itt	lt
 800fae2:	580b      	ldrlt	r3, [r1, r0]
 800fae4:	18c0      	addlt	r0, r0, r3
 800fae6:	4770      	bx	lr

0800fae8 <_init>:
 800fae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faea:	bf00      	nop
 800faec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800faee:	bc08      	pop	{r3}
 800faf0:	469e      	mov	lr, r3
 800faf2:	4770      	bx	lr

0800faf4 <_fini>:
 800faf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faf6:	bf00      	nop
 800faf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fafa:	bc08      	pop	{r3}
 800fafc:	469e      	mov	lr, r3
 800fafe:	4770      	bx	lr
