#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 28 17:09:28 2019
# Process ID: 3360
# Current directory: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17816 C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.xpr
# Log file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/vivado.log
# Journal file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 770.605 ; gain = 143.934
open_bd_design {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/SPI.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:user:N_Divider:1.0 - N_Divider_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:Compteur_8bits:1.1 - Compteur_8bits_0
Adding cell -- xilinx.com:user:Comparateur:1.0 - Comparateur_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:SPI_Master:1.0 - SPI_Master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /N_Divider_0/Clk_Div(undef) and /SPI_Master_0/clk(clk)
Successfully read diagram <SPI> from BD file <C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/SPI.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 912.934 ; gain = 103.941
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SPI_Slave:1.0 SPI_Slave_0
endgroup
set_property location {5 941 571} [get_bd_cells SPI_Slave_0]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_CLK] [get_bd_pins SPI_Master_0/spi_clk]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_MOSI] [get_bd_pins SPI_Master_0/MOSI]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_CS] [get_bd_pins SPI_Master_0/spi_ss]
connect_bd_net [get_bd_ports StartIn] [get_bd_pins SPI_Slave_0/SPI_RST]
regenerate_bd_layout -routing
regenerate_bd_layout
connect_bd_net [get_bd_ports LED] [get_bd_pins SPI_Slave_0/DATA]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.srcs\sources_1\bd\SPI\SPI.bd> 
Wrote  : <C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/ui/bd_b3e5808c.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
CRITICAL WARNING: [BD 41-1348] Reset pin /N_Divider_0/rst (associated clock /N_Divider_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /N_Divider_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /N_Divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /Compteur_8bits_0/RST have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /SPI_Master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SPI_SPI_Master_0_0_spi_clk 
WARNING: [BD 41-927] Following properties on pin /SPI_Slave_0/SPI_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SPI_SPI_Master_0_0_spi_clk 
Wrote  : <C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.srcs\sources_1\bd\SPI\SPI.bd> 
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/synth/SPI.v
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/sim/SPI.v
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hdl/SPI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block N_Divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Comparateur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Compteur_8bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Slave_0 .
Exporting to file C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hw_handoff/SPI.hwh
Generated Block Design Tcl file C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hw_handoff/SPI_bd.tcl
Generated Hardware Definition File C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/synth/SPI.hwdef
[Thu Feb 28 17:13:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/synth_1/runme.log
[Thu Feb 28 17:13:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/runme.log
reset_run synth_1
startgroup
set_property -dict [list CONFIG.N {8}] [get_bd_cells Compteur_8bits_0]
endgroup
startgroup
set_property -dict [list CONFIG.n {8}] [get_bd_cells Comparateur_0]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_0]
endgroup
startgroup
set_property -dict [list CONFIG.n {8}] [get_bd_cells SPI_Master_0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets Data_In_1] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_ports Data_In] [get_bd_pins SPI_Master_0/Data_In]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.srcs\sources_1\bd\SPI\SPI.bd> 
Wrote  : <C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/ui/bd_b3e5808c.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
CRITICAL WARNING: [BD 41-1348] Reset pin /N_Divider_0/rst (associated clock /N_Divider_0/clk) is connected to asynchronous reset source /reset_rtl.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /N_Divider_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /N_Divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /Compteur_8bits_0/RST have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /SPI_Master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SPI_SPI_Master_0_0_spi_clk 
WARNING: [BD 41-927] Following properties on pin /SPI_Slave_0/SPI_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SPI_SPI_Master_0_0_spi_clk 
Wrote  : <C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.srcs\sources_1\bd\SPI\SPI.bd> 
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/synth/SPI.v
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/sim/SPI.v
VHDL Output written to : C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hdl/SPI_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block N_Divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Comparateur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Compteur_8bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Slave_0 .
Exporting to file C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hw_handoff/SPI.hwh
Generated Block Design Tcl file C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/hw_handoff/SPI_bd.tcl
Generated Hardware Definition File C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/synth/SPI.hwdef
[Thu Feb 28 17:15:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/synth_1/runme.log
[Thu Feb 28 17:15:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248780582
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2080.496 ; gain = 926.426
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 28 17:25:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/synth_1/runme.log
[Thu Feb 28 17:25:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2929.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2929.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 3082.664 ; gain = 960.352
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248780582
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 18:01:50 2019...
