[INF:CM0023] Creating log file ../../build/regression/ClassParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "pack".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pack".

[INF:CP0302] dut.sv:3:1: Compile class "pack::uvm_port_base".

[INF:CP0302] dut.sv:7:4: Compile class "pack::uvm_port_base::embedded".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClassParam/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClassParam/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClassParam/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack::) dut.sv:1:1: , endln:14:11, parent:unnamed
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiParent:
  \_design: (unnamed)
  |vpiDefName:pack
  |vpiParent:
  \_design: (unnamed)
|uhdmtopPackages:
\_package: pack (pack::) dut.sv:1:1: , endln:14:11, parent:unnamed
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiParent:
  \_design: (unnamed)
  |vpiDefName:pack
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base) dut.sv:3:1: , endln:12:9, parent:pack::
    |vpiParent:
    \_package: pack (pack::) dut.sv:1:1: , endln:14:11, parent:unnamed
    |vpiName:uvm_port_base
    |vpiFullName:pack::uvm_port_base
    |vpiParameter:
    \_parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
      |vpiParent:
      \_param_assign: , line:4:11, endln:4:18, parent:pack::uvm_port_base
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiParent:
      \_param_assign: , line:4:11, endln:4:18, parent:pack::uvm_port_base
      |vpiParent:
      \_param_assign: , line:4:11, endln:4:18, parent:pack::uvm_port_base
      |vpiName:p1
      |vpiFullName:pack::uvm_port_base::p1
    |vpiParameter:
    \_parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:14
      |vpiParent:
      \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
      |vpiParent:
      \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
      |vpiParent:
      \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
      |vpiLocalParam:1
      |vpiName:p2
      |vpiFullName:pack::uvm_port_base::p2
    |vpiParamAssign:
    \_param_assign: , line:4:11, endln:4:18, parent:pack::uvm_port_base
      |vpiParent:
      \_class_defn: (pack::uvm_port_base) dut.sv:3:1: , endln:12:9, parent:pack::
      |vpiRhs:
      \_constant: , line:4:16, endln:4:18
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
    |vpiParamAssign:
    \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
      |vpiParent:
      \_class_defn: (pack::uvm_port_base) dut.sv:3:1: , endln:12:9, parent:pack::
      |vpiRhs:
      \_operation: , line:5:17, endln:5:23
        |vpiParent:
        \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
        |vpiParent:
        \_param_assign: , line:5:12, endln:5:23, parent:pack::uvm_port_base
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5:17, endln:5:18
          |vpiParent:
          \_operation: , line:5:17, endln:5:23
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiParent:
          \_operation: , line:5:17, endln:5:23
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (pack::uvm_port_base::p1), line:5:21, endln:5:23
          |vpiParent:
          \_operation: , line:5:17, endln:5:23
          |vpiParent:
          \_operation: , line:5:17, endln:5:23
          |vpiParent:
          \_operation: , line:5:17, endln:5:23
          |vpiName:p1
          |vpiFullName:pack::uvm_port_base::p1
          |vpiActual:
          \_parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
      |vpiLhs:
      \_parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:14
    |vpiInternalScope:
    \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
      |vpiParent:
      \_class_defn: (pack::uvm_port_base) dut.sv:3:1: , endln:12:9, parent:pack::
      |vpiName:embedded
      |vpiFullName:pack::uvm_port_base::embedded
      |vpiParent:
      \_class_defn: (pack::uvm_port_base) dut.sv:3:1: , endln:12:9, parent:pack::
      |vpiMethod:
      \_function: (pack::uvm_port_base::embedded::new), line:8:6, endln:9:17, parent:pack::uvm_port_base::embedded
        |vpiParent:
        \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
        |vpiName:new
        |vpiFullName:pack::uvm_port_base::embedded::new
        |vpiParent:
        \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
        |vpiMethod:1
        |vpiReturn:
        \_class_var: 
          |vpiTypespec:
          \_class_typespec: (embedded)
            |vpiName:embedded
            |vpiClassDefn:
            \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
        |vpiParent:
        \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
        |vpiIODecl:
        \_io_decl: (bound), line:8:24, endln:8:29, parent:pack::uvm_port_base::embedded::new
          |vpiParent:
          \_function: (pack::uvm_port_base::embedded::new), line:8:6, endln:9:17, parent:pack::uvm_port_base::embedded
          |vpiDirection:1
          |vpiName:bound
          |vpiExpr:
          \_constant: , line:8:32, endln:8:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiTypedef:
          \_int_typespec: , line:8:20, endln:8:23
            |vpiSigned:1
        |vpiParent:
        \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7:4: , endln:10:12, parent:pack::uvm_port_base
    |vpiParent:
    \_package: pack (pack::) dut.sv:1:1: , endln:14:11, parent:unnamed
  |vpiParent:
  \_design: (unnamed)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassParam/dut.sv | ${SURELOG_DIR}/build/regression/ClassParam/roundtrip/dut_000.sv | 2 | 14 | 

