Analysis & Synthesis report for Core2
Fri May 28 02:43:39 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize
 11. State Machine - |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b1g1:auto_generated
 19. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated
 20. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_fe71:auto_generated
 22. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_d1g1:auto_generated
 27. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_e1g1:auto_generated
 28. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ge71:auto_generated
 30. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_6pc1:auto_generated
 35. Source assignments for Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated
 36. Source assignments for Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 37. Source assignments for Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 38. Source assignments for Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 39. Source assignments for Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 40. Source assignments for Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated
 41. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 42. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated
 43. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p
 44. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p
 45. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram
 46. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp
 47. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp
 48. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
 49. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13
 50. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp
 51. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp
 52. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
 53. Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16
 54. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 55. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated
 56. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p
 57. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p
 58. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram
 59. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp
 60. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp
 61. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
 62. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13
 63. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp
 64. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp
 65. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
 66. Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16
 67. Source assignments for altera_reset_controller:rst_controller
 68. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for altera_reset_controller:rst_controller_001
 70. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for altera_reset_controller:rst_controller_002
 72. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for Core2_cmd_xbar_demux:cmd_xbar_demux
 74. Source assignments for Core2_cmd_xbar_demux_001:cmd_xbar_demux_001
 75. Source assignments for Core2_cmd_xbar_demux_001:cmd_xbar_demux_002
 76. Source assignments for Core2_cmd_xbar_demux:cmd_xbar_demux_003
 77. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux
 78. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_001
 79. Source assignments for Core2_rsp_xbar_demux_002:rsp_xbar_demux_002
 80. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_003
 81. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_004
 82. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_005
 83. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_006
 84. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_007
 85. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_008
 86. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_009
 87. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_010
 88. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_011
 89. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_012
 90. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_013
 91. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_014
 92. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_015
 93. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_016
 94. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_017
 95. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_018
 96. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_019
 97. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_020
 98. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_021
 99. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_022
100. Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_023
101. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_024
102. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_025
103. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_026
104. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_027
105. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_028
106. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_029
107. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_030
108. Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_031
109. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a
110. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b
112. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
114. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram
115. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
117. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
118. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
119. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
120. Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy
121. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a
122. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b
124. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
126. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram
127. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram
128. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
129. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
130. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
131. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
132. Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy
133. Parameter Settings for User Entity Instance: Core2_onchip_memory_0:onchip_memory_0
134. Parameter Settings for User Entity Instance: Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: Core2_onchip_memory_1:onchip_memory_1
136. Parameter Settings for User Entity Instance: Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram
137. Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo
138. Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo
139. Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo
140. Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo
141. Parameter Settings for User Entity Instance: Core2_onchip_shared:onchip_shared
142. Parameter Settings for User Entity Instance: Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram
143. Parameter Settings for User Entity Instance: Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
144. Parameter Settings for User Entity Instance: Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
145. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator
146. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator
147. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_1_data_master_translator
148. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_1_instruction_master_translator
149. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator
150. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory_0_s1_translator
151. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_shared_s1_translator
152. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_0_0_s1_translator
153. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
154. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_0_s1_translator
155. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_1_s1_translator
156. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_2_s1_translator
157. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_3_s1_translator
158. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_4_s1_translator
159. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_5_s1_translator
160. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_in_translator
161. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator
162. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator
163. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_out_translator
164. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:red_leds_s1_translator
165. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:green_leds_s1_translator
166. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switches_s1_translator
167. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_shared_0_s1_translator
168. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_0_control_slave_translator
169. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_0_1_s1_translator
170. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_shared_1_s1_translator
171. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator
172. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory_1_s1_translator
173. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_1_0_s1_translator
174. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator
175. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_out_translator
176. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator
177. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_in_translator
178. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator
179. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_1_control_slave_translator
180. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_1_1_s1_translator
181. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
182. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
183. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent
184. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent
185. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
186. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent
189. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent
192. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent
195. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
198. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
199. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
200. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent
201. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent
204. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
206. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent
207. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
209. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent
210. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
211. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
212. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent
213. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
214. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
215. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent
216. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
217. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
218. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent
219. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
220. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo
221. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent
222. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
223. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
224. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent
225. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
226. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
227. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent
228. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
229. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo
230. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent
231. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
232. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
233. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent
234. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
236. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent
237. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
238. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
239. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent
240. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
241. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
242. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent
243. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
244. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
245. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent
246. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
247. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
248. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent
249. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
251. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent
252. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
254. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent
255. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
256. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
257. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent
258. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
259. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
260. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
261. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
262. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
263. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent
264. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
265. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo
266. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent
267. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
268. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
269. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent
270. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
271. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo
272. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent
273. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
274. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
275. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent
276. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
277. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
278. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent
279. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
280. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
281. Parameter Settings for User Entity Instance: Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode
282. Parameter Settings for User Entity Instance: Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode
283. Parameter Settings for User Entity Instance: Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode
284. Parameter Settings for User Entity Instance: Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode
285. Parameter Settings for User Entity Instance: Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode
286. Parameter Settings for User Entity Instance: Core2_id_router:id_router_001|Core2_id_router_default_decode:the_default_decode
287. Parameter Settings for User Entity Instance: Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode
288. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode
289. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_004|Core2_id_router_003_default_decode:the_default_decode
290. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode
291. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_006|Core2_id_router_005_default_decode:the_default_decode
292. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_007|Core2_id_router_005_default_decode:the_default_decode
293. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_008|Core2_id_router_005_default_decode:the_default_decode
294. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_009|Core2_id_router_005_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_010|Core2_id_router_005_default_decode:the_default_decode
296. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_011|Core2_id_router_003_default_decode:the_default_decode
297. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_012|Core2_id_router_003_default_decode:the_default_decode
298. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_013|Core2_id_router_003_default_decode:the_default_decode
299. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_014|Core2_id_router_003_default_decode:the_default_decode
300. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_015|Core2_id_router_005_default_decode:the_default_decode
301. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_016|Core2_id_router_005_default_decode:the_default_decode
302. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_017|Core2_id_router_005_default_decode:the_default_decode
303. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_018|Core2_id_router_005_default_decode:the_default_decode
304. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_019|Core2_id_router_003_default_decode:the_default_decode
305. Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_020|Core2_id_router_003_default_decode:the_default_decode
306. Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_021|Core2_id_router_005_default_decode:the_default_decode
307. Parameter Settings for User Entity Instance: Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode
308. Parameter Settings for User Entity Instance: Core2_id_router_022:id_router_023|Core2_id_router_022_default_decode:the_default_decode
309. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode
310. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_025|Core2_id_router_024_default_decode:the_default_decode
311. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_026|Core2_id_router_024_default_decode:the_default_decode
312. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_027|Core2_id_router_024_default_decode:the_default_decode
313. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_028|Core2_id_router_024_default_decode:the_default_decode
314. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_029|Core2_id_router_024_default_decode:the_default_decode
315. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_030|Core2_id_router_024_default_decode:the_default_decode
316. Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_031|Core2_id_router_024_default_decode:the_default_decode
317. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
318. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
319. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
320. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
321. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
322. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
323. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
324. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
325. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
326. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
327. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
328. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
329. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
330. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
331. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
332. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
333. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb
334. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
335. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb
336. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
337. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb
338. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
339. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb
340. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
341. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb
342. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
343. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb
344. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
345. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb
346. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
347. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb
348. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
349. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb
350. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
351. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb
352. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
353. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb
354. Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
355. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
356. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
357. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
358. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
359. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
360. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
361. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
362. Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
363. altsyncram Parameter Settings by Entity Instance
364. scfifo Parameter Settings by Entity Instance
365. dcfifo Parameter Settings by Entity Instance
366. Port Connectivity Checks: "Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
367. Port Connectivity Checks: "Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
368. Port Connectivity Checks: "Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
369. Port Connectivity Checks: "Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
370. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
371. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
372. Port Connectivity Checks: "altera_reset_controller:rst_controller"
373. Port Connectivity Checks: "Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode"
374. Port Connectivity Checks: "Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode"
375. Port Connectivity Checks: "Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode"
376. Port Connectivity Checks: "Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode"
377. Port Connectivity Checks: "Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode"
378. Port Connectivity Checks: "Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode"
379. Port Connectivity Checks: "Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode"
380. Port Connectivity Checks: "Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode"
381. Port Connectivity Checks: "Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode"
382. Port Connectivity Checks: "Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode"
383. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
384. Port Connectivity Checks: "altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent"
385. Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
386. Port Connectivity Checks: "altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent"
387. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo"
388. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent"
389. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo"
390. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent"
391. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo"
392. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent"
393. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo"
394. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent"
395. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
396. Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
397. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
398. Port Connectivity Checks: "altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent"
399. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
400. Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent"
401. Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
402. Port Connectivity Checks: "altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
403. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
404. Port Connectivity Checks: "altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent"
405. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
406. Port Connectivity Checks: "altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent"
407. Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
408. Port Connectivity Checks: "altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent"
409. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
410. Port Connectivity Checks: "altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent"
411. Port Connectivity Checks: "altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
412. Port Connectivity Checks: "altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent"
413. Port Connectivity Checks: "altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
414. Port Connectivity Checks: "altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent"
415. Port Connectivity Checks: "altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
416. Port Connectivity Checks: "altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent"
417. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo"
418. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent"
419. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo"
420. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent"
421. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo"
422. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent"
423. Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo"
424. Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent"
425. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
426. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent"
427. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
428. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent"
429. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
430. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent"
431. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
432. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent"
433. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
434. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent"
435. Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
436. Port Connectivity Checks: "altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent"
437. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
438. Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
439. Port Connectivity Checks: "altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
440. Port Connectivity Checks: "altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent"
441. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
442. Port Connectivity Checks: "altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent"
443. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
444. Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent"
445. Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
446. Port Connectivity Checks: "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
447. Port Connectivity Checks: "altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent"
448. Port Connectivity Checks: "altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent"
449. Port Connectivity Checks: "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
450. Port Connectivity Checks: "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
451. Port Connectivity Checks: "altera_merlin_slave_translator:timer_1_1_s1_translator"
452. Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_1_control_slave_translator"
453. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator"
454. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_in_translator"
455. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator"
456. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_out_translator"
457. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
458. Port Connectivity Checks: "altera_merlin_slave_translator:timer_1_0_s1_translator"
459. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory_1_s1_translator"
460. Port Connectivity Checks: "altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator"
461. Port Connectivity Checks: "altera_merlin_slave_translator:timer_shared_1_s1_translator"
462. Port Connectivity Checks: "altera_merlin_slave_translator:timer_0_1_s1_translator"
463. Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
464. Port Connectivity Checks: "altera_merlin_slave_translator:timer_shared_0_s1_translator"
465. Port Connectivity Checks: "altera_merlin_slave_translator:switches_s1_translator"
466. Port Connectivity Checks: "altera_merlin_slave_translator:green_leds_s1_translator"
467. Port Connectivity Checks: "altera_merlin_slave_translator:red_leds_s1_translator"
468. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_out_translator"
469. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator"
470. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator"
471. Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_in_translator"
472. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_5_s1_translator"
473. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_4_s1_translator"
474. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_3_s1_translator"
475. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_2_s1_translator"
476. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_1_s1_translator"
477. Port Connectivity Checks: "altera_merlin_slave_translator:mutex_0_s1_translator"
478. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
479. Port Connectivity Checks: "altera_merlin_slave_translator:timer_0_0_s1_translator"
480. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_shared_s1_translator"
481. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory_0_s1_translator"
482. Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
483. Port Connectivity Checks: "altera_merlin_master_translator:cpu_1_instruction_master_translator"
484. Port Connectivity Checks: "altera_merlin_master_translator:cpu_1_data_master_translator"
485. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator"
486. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator"
487. Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_1"
488. Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic"
489. Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_0"
490. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy"
491. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
492. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
493. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_pib:the_Core2_cpu_1_nios2_oci_pib"
494. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_nios2_oci_fifowp_inc:Core2_cpu_1_nios2_oci_fifowp_inc_fifowp"
495. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dtrace:the_Core2_cpu_1_nios2_oci_dtrace|Core2_cpu_1_nios2_oci_td_mode:Core2_cpu_1_nios2_oci_trc_ctrl_td_mode"
496. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_itrace:the_Core2_cpu_1_nios2_oci_itrace"
497. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk"
498. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_xbrk:the_Core2_cpu_1_nios2_oci_xbrk"
499. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug"
500. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci"
501. Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_test_bench:the_Core2_cpu_1_test_bench"
502. Port Connectivity Checks: "Core2_cpu_1:cpu_1"
503. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy"
504. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
505. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
506. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_pib:the_Core2_cpu_0_nios2_oci_pib"
507. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_nios2_oci_fifowp_inc:Core2_cpu_0_nios2_oci_fifowp_inc_fifowp"
508. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dtrace:the_Core2_cpu_0_nios2_oci_dtrace|Core2_cpu_0_nios2_oci_td_mode:Core2_cpu_0_nios2_oci_trc_ctrl_td_mode"
509. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_itrace:the_Core2_cpu_0_nios2_oci_itrace"
510. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk"
511. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_xbrk:the_Core2_cpu_0_nios2_oci_xbrk"
512. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug"
513. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci"
514. Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_test_bench:the_Core2_cpu_0_test_bench"
515. Port Connectivity Checks: "Core2_cpu_0:cpu_0"
516. Elapsed Time Per Partition
517. Analysis & Synthesis Messages
518. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 28 02:43:39 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Core2                                           ;
; Top-level Entity Name              ; Core2                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,618                                           ;
;     Total combinational functions  ; 8,716                                           ;
;     Dedicated logic registers      ; 5,213                                           ;
; Total registers                    ; 5213                                            ;
; Total pins                         ; 46                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,072,128                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Core2              ; Core2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                       ; Library ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Core2/synthesis/Core2.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/Core2.v                                            ;         ;
; Core2/synthesis/submodules/Core2_irq_mapper.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_irq_mapper.sv                     ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_arbitrator.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_arbitrator.sv             ; Core2   ;
; Core2/synthesis/submodules/Core2_rsp_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_rsp_xbar_mux_001.sv               ; Core2   ;
; Core2/synthesis/submodules/Core2_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_rsp_xbar_mux.sv                   ; Core2   ;
; Core2/synthesis/submodules/Core2_rsp_xbar_demux_003.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_rsp_xbar_demux_003.sv             ; Core2   ;
; Core2/synthesis/submodules/Core2_rsp_xbar_demux_002.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_rsp_xbar_demux_002.sv             ; Core2   ;
; Core2/synthesis/submodules/Core2_rsp_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_rsp_xbar_demux.sv                 ; Core2   ;
; Core2/synthesis/submodules/Core2_cmd_xbar_mux_002.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cmd_xbar_mux_002.sv               ; Core2   ;
; Core2/synthesis/submodules/Core2_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cmd_xbar_mux.sv                   ; Core2   ;
; Core2/synthesis/submodules/Core2_cmd_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cmd_xbar_demux_001.sv             ; Core2   ;
; Core2/synthesis/submodules/Core2_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cmd_xbar_demux.sv                 ; Core2   ;
; Core2/synthesis/submodules/altera_reset_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_reset_controller.v               ; Core2   ;
; Core2/synthesis/submodules/altera_reset_synchronizer.v             ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_reset_synchronizer.v             ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router_024.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router_024.sv                  ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router_022.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router_022.sv                  ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router_005.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router_005.sv                  ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router_003.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router_003.sv                  ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router_002.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router_002.sv                  ; Core2   ;
; Core2/synthesis/submodules/Core2_id_router.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_id_router.sv                      ; Core2   ;
; Core2/synthesis/submodules/Core2_addr_router_003.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_addr_router_003.sv                ; Core2   ;
; Core2/synthesis/submodules/Core2_addr_router_002.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_addr_router_002.sv                ; Core2   ;
; Core2/synthesis/submodules/Core2_addr_router_001.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_addr_router_001.sv                ; Core2   ;
; Core2/synthesis/submodules/Core2_addr_router.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_addr_router.sv                    ; Core2   ;
; Core2/synthesis/submodules/altera_avalon_sc_fifo.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_avalon_sc_fifo.v                 ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_slave_agent.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_slave_agent.sv            ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_burst_uncompressor.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_burst_uncompressor.sv     ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_master_agent.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_master_agent.sv           ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_slave_translator.sv       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_slave_translator.sv       ; Core2   ;
; Core2/synthesis/submodules/altera_merlin_master_translator.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/altera_merlin_master_translator.sv      ; Core2   ;
; Core2/synthesis/submodules/Core2_performance_counter_0.v           ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_performance_counter_0.v           ; Core2   ;
; Core2/synthesis/submodules/Core2_fifo_0_to_1.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_fifo_0_to_1.v                     ; Core2   ;
; Core2/synthesis/submodules/Core2_switches.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_switches.v                        ; Core2   ;
; Core2/synthesis/submodules/Core2_green_leds.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_green_leds.v                      ; Core2   ;
; Core2/synthesis/submodules/Core2_red_leds.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_red_leds.v                        ; Core2   ;
; Core2/synthesis/submodules/Core2_onchip_shared.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_onchip_shared.v                   ; Core2   ;
; Core2/synthesis/submodules/Core2_mutex_0.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_mutex_0.v                         ; Core2   ;
; Core2/synthesis/submodules/Core2_jtag_uart_0.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_jtag_uart_0.v                     ; Core2   ;
; Core2/synthesis/submodules/Core2_timer_0_0.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_timer_0_0.v                       ; Core2   ;
; Core2/synthesis/submodules/Core2_onchip_memory_1.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_onchip_memory_1.v                 ; Core2   ;
; Core2/synthesis/submodules/Core2_onchip_memory_0.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_onchip_memory_0.v                 ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1.v                           ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_sysclk.v  ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_tck.v     ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1_jtag_debug_module_wrapper.v ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1_oci_test_bench.v            ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_1_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_1_test_bench.v                ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0.v                           ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_sysclk.v  ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_tck.v     ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0_jtag_debug_module_wrapper.v ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0_oci_test_bench.v            ; Core2   ;
; Core2/synthesis/submodules/Core2_cpu_0_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/Core2/synthesis/submodules/Core2_cpu_0_test_bench.v                ; Core2   ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; aglobal130.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                   ;         ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_b1g1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_b1g1.tdf                                             ;         ;
; db/altsyncram_c1g1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_c1g1.tdf                                             ;         ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;         ;
; db/altsyncram_fe71.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_fe71.tdf                                             ;         ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;         ;
; db/altsyncram_d1g1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_d1g1.tdf                                             ;         ;
; db/altsyncram_e1g1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_e1g1.tdf                                             ;         ;
; db/altsyncram_ge71.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_ge71.tdf                                             ;         ;
; db/altsyncram_6pc1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_6pc1.tdf                                             ;         ;
; db/altsyncram_7pc1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_7pc1.tdf                                             ;         ;
; scfifo.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;         ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;         ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;         ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;         ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;         ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;         ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/scfifo_jr21.tdf                                                 ;         ;
; db/a_dpfifo_q131.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/a_dpfifo_q131.tdf                                               ;         ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/a_fefifo_7cf.tdf                                                ;         ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/cntr_do7.tdf                                                    ;         ;
; db/dpram_nl21.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/dpram_nl21.tdf                                                  ;         ;
; db/altsyncram_r1m1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_r1m1.tdf                                             ;         ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/cntr_1ob.tdf                                                    ;         ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;         ;
; db/altsyncram_qmc1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_qmc1.tdf                                             ;         ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/decode_jsa.tdf                                                  ;         ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/mux_gob.tdf                                                     ;         ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                                                                       ;         ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;         ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;         ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                                                                ;         ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                                                                     ;         ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                   ;         ;
; dffpipe.inc                                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                                      ;         ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                ;         ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;         ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                              ;         ;
; db/dcfifo_6al1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/dcfifo_6al1.tdf                                                 ;         ;
; db/a_gray2bin_qgb.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/a_gray2bin_qgb.tdf                                              ;         ;
; db/a_graycounter_p57.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/a_graycounter_p57.tdf                                           ;         ;
; db/a_graycounter_ljc.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/a_graycounter_ljc.tdf                                           ;         ;
; db/altsyncram_gj31.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/altsyncram_gj31.tdf                                             ;         ;
; db/dffpipe_cd9.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/dffpipe_cd9.tdf                                                 ;         ;
; db/alt_synch_pipe_ekd.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/alt_synch_pipe_ekd.tdf                                          ;         ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/dffpipe_dd9.tdf                                                 ;         ;
; db/alt_synch_pipe_fkd.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/alt_synch_pipe_fkd.tdf                                          ;         ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/dffpipe_ed9.tdf                                                 ;         ;
; db/cmpr_b66.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/db/cmpr_b66.tdf                                                    ;         ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ;         ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;         ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;         ;
+--------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 9,618         ;
;                                             ;               ;
; Total combinational functions               ; 8716          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 4527          ;
;     -- 3 input functions                    ; 1409          ;
;     -- <=2 input functions                  ; 2780          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 6739          ;
;     -- arithmetic mode                      ; 1977          ;
;                                             ;               ;
; Total registers                             ; 5213          ;
;     -- Dedicated logic registers            ; 5213          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 46            ;
; Total memory bits                           ; 1072128       ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 5327          ;
; Total fan-out                               ; 54727         ;
; Average fan-out                             ; 3.79          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Core2                                                                                                            ; 8716 (1)          ; 5213 (0)     ; 1072128     ; 0            ; 0       ; 0         ; 46   ; 0            ; |Core2                                                                                                                                                                                                                                                                                      ; work         ;
;    |Core2_addr_router:addr_router|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_addr_router:addr_router                                                                                                                                                                                                                                                        ; Core2        ;
;    |Core2_addr_router_001:addr_router_001|                                                                        ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_addr_router_001:addr_router_001                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_addr_router_002:addr_router_002|                                                                        ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_addr_router_002:addr_router_002                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_addr_router_003:addr_router_003|                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_addr_router_003:addr_router_003                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_cmd_xbar_demux:cmd_xbar_demux_003|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_demux:cmd_xbar_demux_003                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_cmd_xbar_demux:cmd_xbar_demux|                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                  ; Core2        ;
;    |Core2_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                          ; Core2        ;
;    |Core2_cmd_xbar_demux_001:cmd_xbar_demux_002|                                                                  ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_demux_001:cmd_xbar_demux_002                                                                                                                                                                                                                                          ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_001|                                                                          ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_005|                                                                          ; 45 (41)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_006|                                                                          ; 45 (41)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_007|                                                                          ; 45 (41)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_007                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_008|                                                                          ; 45 (41)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_008                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_009|                                                                          ; 46 (42)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_009                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_010|                                                                          ; 47 (43)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_010                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_015|                                                                          ; 31 (27)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_015                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_016|                                                                          ; 18 (14)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_016                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_017|                                                                          ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_017                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_018|                                                                          ; 29 (25)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_018                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_021|                                                                          ; 31 (27)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_021                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_022|                                                                          ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_022                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux_023|                                                                          ; 58 (54)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_023                                                                                                                                                                                                                                                  ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb                                                                                                                                                                                                                     ; Core2        ;
;    |Core2_cmd_xbar_mux:cmd_xbar_mux|                                                                              ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                      ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                         ; Core2        ;
;    |Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|                                                                      ; 105 (90)          ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux_002:cmd_xbar_mux_002                                                                                                                                                                                                                                              ; Core2        ;
;       |altera_merlin_arbitrator:arb|                                                                              ; 15 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; Core2        ;
;          |altera_merlin_arb_adder:adder|                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                   ; Core2        ;
;    |Core2_cpu_0:cpu_0|                                                                                            ; 955 (658)         ; 590 (316)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0                                                                                                                                                                                                                                                                    ; Core2        ;
;       |Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|                                                           ; 297 (38)          ; 273 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci                                                                                                                                                                                                                    ; Core2        ;
;          |Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|                        ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper                                                                                                                                    ; Core2        ;
;             |Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|                       ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk                                                      ; Core2        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|                             ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck                                                            ; Core2        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy                                                                           ; work         ;
;          |Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|                                          ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg                                                                                                                                                      ; Core2        ;
;          |Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|                                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break                                                                                                                                                        ; Core2        ;
;          |Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|                                            ; 9 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug                                                                                                                                                        ; Core2        ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;          |Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|                                                  ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem                                                                                                                                                              ; Core2        ;
;             |Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram                                                                                                   ; Core2        ;
;                |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_fe71:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_fe71:auto_generated                                          ; work         ;
;       |Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a                                                                                                                                                                                                     ; Core2        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;             |altsyncram_b1g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b1g1:auto_generated                                                                                                                                            ; work         ;
;       |Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b                                                                                                                                                                                                     ; Core2        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;             |altsyncram_c1g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated                                                                                                                                            ; work         ;
;       |Core2_cpu_0_test_bench:the_Core2_cpu_0_test_bench|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_test_bench:the_Core2_cpu_0_test_bench                                                                                                                                                                                                                  ; Core2        ;
;    |Core2_cpu_1:cpu_1|                                                                                            ; 954 (658)         ; 590 (316)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1                                                                                                                                                                                                                                                                    ; Core2        ;
;       |Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|                                                           ; 296 (38)          ; 273 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci                                                                                                                                                                                                                    ; Core2        ;
;          |Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|                        ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper                                                                                                                                    ; Core2        ;
;             |Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|                       ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk                                                      ; Core2        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|                             ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck                                                            ; Core2        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy                                                                           ; work         ;
;          |Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|                                          ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg                                                                                                                                                      ; Core2        ;
;          |Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|                                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break                                                                                                                                                        ; Core2        ;
;          |Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|                                            ; 9 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug                                                                                                                                                        ; Core2        ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;          |Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|                                                  ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem                                                                                                                                                              ; Core2        ;
;             |Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram                                                                                                   ; Core2        ;
;                |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_ge71:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ge71:auto_generated                                          ; work         ;
;       |Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a                                                                                                                                                                                                     ; Core2        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;             |altsyncram_d1g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_d1g1:auto_generated                                                                                                                                            ; work         ;
;       |Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b                                                                                                                                                                                                     ; Core2        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;             |altsyncram_e1g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_e1g1:auto_generated                                                                                                                                            ; work         ;
;       |Core2_cpu_1_test_bench:the_Core2_cpu_1_test_bench|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_test_bench:the_Core2_cpu_1_test_bench                                                                                                                                                                                                                  ; Core2        ;
;    |Core2_fifo_0_to_1:fifo_0_to_1|                                                                                ; 198 (0)           ; 139 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1                                                                                                                                                                                                                                                        ; Core2        ;
;       |Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|                                           ; 198 (137)         ; 139 (72)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                        ; Core2        ;
;          |Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|                                                           ; 61 (4)            ; 67 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo                                                                                                                                           ; Core2        ;
;             |dcfifo:dual_clock_fifo|                                                                              ; 57 (0)            ; 67 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                    ; work         ;
;                |dcfifo_6al1:auto_generated|                                                                       ; 57 (12)           ; 67 (15)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated                                                                                         ; work         ;
;                   |a_gray2bin_qgb:rdptr_g_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:rdptr_g_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:rs_dgwp_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:rs_dgwp_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:wrptr_g_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:wrptr_g_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:ws_dgrp_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:ws_dgrp_gray2bin                                                         ; work         ;
;                   |a_graycounter_ljc:wrptr_g1p|                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p                                                             ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                                                                   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p                                                             ; work         ;
;                   |alt_synch_pipe_ekd:rs_dgwp|                                                                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp                                                              ; work         ;
;                      |dffpipe_dd9:dffpipe13|                                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13                                        ; work         ;
;                   |alt_synch_pipe_fkd:ws_dgrp|                                                                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp                                                              ; work         ;
;                      |dffpipe_ed9:dffpipe16|                                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16                                        ; work         ;
;                   |altsyncram_gj31:fifo_ram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram                                                                ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:rdempty_eq_comp                                                                ; work         ;
;                   |cmpr_b66:rdfull_eq_comp|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:rdfull_eq_comp                                                                 ; work         ;
;                   |cmpr_b66:wrempty_eq_comp|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:wrempty_eq_comp                                                                ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:wrfull_eq_comp                                                                 ; work         ;
;                   |dffpipe_cd9:rs_brp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp                                                                      ; work         ;
;                   |dffpipe_cd9:rs_bwp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp                                                                      ; work         ;
;                   |dffpipe_cd9:ws_brp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp                                                                      ; work         ;
;                   |dffpipe_cd9:ws_bwp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp                                                                      ; work         ;
;    |Core2_fifo_0_to_1:fifo_1_to_0|                                                                                ; 162 (0)           ; 139 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0                                                                                                                                                                                                                                                        ; Core2        ;
;       |Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|                                           ; 162 (100)         ; 139 (72)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                        ; Core2        ;
;          |Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|                                                           ; 62 (4)            ; 67 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo                                                                                                                                           ; Core2        ;
;             |dcfifo:dual_clock_fifo|                                                                              ; 58 (0)            ; 67 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                    ; work         ;
;                |dcfifo_6al1:auto_generated|                                                                       ; 58 (12)           ; 67 (15)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated                                                                                         ; work         ;
;                   |a_gray2bin_qgb:rdptr_g_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:rdptr_g_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:rs_dgwp_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:rs_dgwp_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:wrptr_g_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:wrptr_g_gray2bin                                                         ; work         ;
;                   |a_gray2bin_qgb:ws_dgrp_gray2bin|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:ws_dgrp_gray2bin                                                         ; work         ;
;                   |a_graycounter_ljc:wrptr_g1p|                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p                                                             ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                                                                   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p                                                             ; work         ;
;                   |alt_synch_pipe_ekd:rs_dgwp|                                                                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp                                                              ; work         ;
;                      |dffpipe_dd9:dffpipe13|                                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13                                        ; work         ;
;                   |alt_synch_pipe_fkd:ws_dgrp|                                                                    ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp                                                              ; work         ;
;                      |dffpipe_ed9:dffpipe16|                                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16                                        ; work         ;
;                   |altsyncram_gj31:fifo_ram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram                                                                ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:rdempty_eq_comp                                                                ; work         ;
;                   |cmpr_b66:rdfull_eq_comp|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:rdfull_eq_comp                                                                 ; work         ;
;                   |cmpr_b66:wrempty_eq_comp|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:wrempty_eq_comp                                                                ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:wrfull_eq_comp                                                                 ; work         ;
;                   |dffpipe_cd9:rs_brp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp                                                                      ; work         ;
;                   |dffpipe_cd9:rs_bwp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp                                                                      ; work         ;
;                   |dffpipe_cd9:ws_brp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp                                                                      ; work         ;
;                   |dffpipe_cd9:ws_bwp|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp                                                                      ; work         ;
;    |Core2_green_leds:green_leds|                                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_green_leds:green_leds                                                                                                                                                                                                                                                          ; Core2        ;
;    |Core2_jtag_uart_0:jtag_uart_0|                                                                                ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                        ; Core2        ;
;       |Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r                                                                                                                                                                                              ; Core2        ;
;          |scfifo:rfifo|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                   |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;       |Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w                                                                                                                                                                                              ; Core2        ;
;          |scfifo:wfifo|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                   |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;       |alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|                                                     ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                  ; work         ;
;    |Core2_jtag_uart_0:jtag_uart_1|                                                                                ; 141 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                        ; Core2        ;
;       |Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r                                                                                                                                                                                              ; Core2        ;
;          |scfifo:rfifo|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                   |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;       |Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w                                                                                                                                                                                              ; Core2        ;
;          |scfifo:wfifo|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                   |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;       |alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|                                                     ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                  ; work         ;
;    |Core2_mutex_0:mutex_0|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_0                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_mutex_0:mutex_1|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_1                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_mutex_0:mutex_2|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_2                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_mutex_0:mutex_3|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_3                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_mutex_0:mutex_4|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_4                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_mutex_0:mutex_5|                                                                                        ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_mutex_0:mutex_5                                                                                                                                                                                                                                                                ; Core2        ;
;    |Core2_onchip_memory_0:onchip_memory_0|                                                                        ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_0:onchip_memory_0                                                                                                                                                                                                                                                ; Core2        ;
;       |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_6pc1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_6pc1:auto_generated                                                                                                                                                                                       ; work         ;
;    |Core2_onchip_memory_1:onchip_memory_1|                                                                        ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_1:onchip_memory_1                                                                                                                                                                                                                                                ; Core2        ;
;       |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_7pc1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated                                                                                                                                                                                       ; work         ;
;    |Core2_onchip_shared:onchip_shared|                                                                            ; 32 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_shared:onchip_shared                                                                                                                                                                                                                                                    ; Core2        ;
;       |altsyncram:the_altsyncram|                                                                                 ; 32 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_qmc1:auto_generated|                                                                         ; 32 (0)            ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated                                                                                                                                                                                           ; work         ;
;             |decode_jsa:decode3|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated|decode_jsa:decode3                                                                                                                                                                        ; work         ;
;             |mux_gob:mux2|                                                                                        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated|mux_gob:mux2                                                                                                                                                                              ; work         ;
;    |Core2_performance_counter_0:performance_counter_0|                                                            ; 1327 (1327)       ; 808 (808)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                    ; Core2        ;
;    |Core2_performance_counter_0:performance_counter_1|                                                            ; 1327 (1327)       ; 808 (808)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_performance_counter_0:performance_counter_1                                                                                                                                                                                                                                    ; Core2        ;
;    |Core2_red_leds:red_leds|                                                                                      ; 22 (22)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_red_leds:red_leds                                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_001|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_005|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_006|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_007|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_007                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_008|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_008                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_009|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_009                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_010|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_010                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_015|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_015                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_016|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_016                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_017|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_017                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_018|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_018                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_021|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_021                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_022|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_022                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux_023|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_023                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_demux:rsp_xbar_demux|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                  ; Core2        ;
;    |Core2_rsp_xbar_demux_002:rsp_xbar_demux_002|                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                          ; Core2        ;
;    |Core2_rsp_xbar_mux:rsp_xbar_mux_003|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_mux:rsp_xbar_mux_003                                                                                                                                                                                                                                                  ; Core2        ;
;    |Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                      ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|                                                                      ; 358 (358)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_002                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_switches:switches|                                                                                      ; 19 (19)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_switches:switches                                                                                                                                                                                                                                                              ; Core2        ;
;    |Core2_timer_0_0:timer_0_0|                                                                                    ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_0_0                                                                                                                                                                                                                                                            ; Core2        ;
;    |Core2_timer_0_0:timer_0_1|                                                                                    ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_0_1                                                                                                                                                                                                                                                            ; Core2        ;
;    |Core2_timer_0_0:timer_1_0|                                                                                    ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_1_0                                                                                                                                                                                                                                                            ; Core2        ;
;    |Core2_timer_0_0:timer_1_1|                                                                                    ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_1_1                                                                                                                                                                                                                                                            ; Core2        ;
;    |Core2_timer_0_0:timer_shared_0|                                                                               ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_shared_0                                                                                                                                                                                                                                                       ; Core2        ;
;    |Core2_timer_0_0:timer_shared_1|                                                                               ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|Core2_timer_0_0:timer_shared_1                                                                                                                                                                                                                                                       ; Core2        ;
;    |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; Core2        ;
;    |altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                             ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; Core2        ;
;    |altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                             ; Core2        ;
;    |altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                               ; Core2        ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                               ; Core2        ;
;    |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                               ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; Core2        ;
;    |altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; Core2        ;
;    |altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; Core2        ;
;    |altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ; Core2        ;
;    |altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; Core2        ;
;    |altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; Core2        ;
;    |altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; Core2        ;
;    |altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; Core2        ;
;    |altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; Core2        ;
;    |altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; Core2        ;
;    |altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; Core2        ;
;    |altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; Core2        ;
;    |altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; Core2        ;
;    |altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; Core2        ;
;    |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_master_translator:cpu_0_data_master_translator|                                                 ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_master_translator:cpu_0_instruction_master_translator|                                          ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                                  ; Core2        ;
;    |altera_merlin_master_translator:cpu_1_data_master_translator|                                                 ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_master_translator:cpu_1_instruction_master_translator|                                          ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                                                                                  ; Core2        ;
;    |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; Core2        ;
;    |altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; Core2        ;
;    |altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                    ; Core2        ;
;    |altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; Core2        ;
;    |altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; Core2        ;
;    |altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; Core2        ;
;    |altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ; Core2        ;
;    |altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ; Core2        ;
;    |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                    ; Core2        ;
;    |altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator                                                                                                                                                                                                                    ; Core2        ;
;    |altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|                                                 ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_slave_translator:fifo_0_to_1_in_translator|                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_in_translator                                                                                                                                                                                                                             ; Core2        ;
;    |altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|                                                ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator                                                                                                                                                                                                                        ; Core2        ;
;    |altera_merlin_slave_translator:fifo_0_to_1_out_translator|                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_out_translator                                                                                                                                                                                                                            ; Core2        ;
;    |altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|                                                 ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_slave_translator:fifo_1_to_0_in_translator|                                                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_in_translator                                                                                                                                                                                                                             ; Core2        ;
;    |altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|                                                ; 5 (5)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator                                                                                                                                                                                                                        ; Core2        ;
;    |altera_merlin_slave_translator:fifo_1_to_0_out_translator|                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_out_translator                                                                                                                                                                                                                            ; Core2        ;
;    |altera_merlin_slave_translator:green_leds_s1_translator|                                                      ; 8 (8)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:green_leds_s1_translator                                                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                      ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                      ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                              ; Core2        ;
;    |altera_merlin_slave_translator:mutex_0_s1_translator|                                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:mutex_1_s1_translator|                                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_1_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:mutex_2_s1_translator|                                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_2_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:mutex_3_s1_translator|                                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_3_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:mutex_4_s1_translator|                                                         ; 9 (9)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_4_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:mutex_5_s1_translator|                                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:mutex_5_s1_translator                                                                                                                                                                                                                                 ; Core2        ;
;    |altera_merlin_slave_translator:onchip_memory_0_s1_translator|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:onchip_memory_0_s1_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_slave_translator:onchip_memory_1_s1_translator|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                                                                                                                                                         ; Core2        ;
;    |altera_merlin_slave_translator:onchip_shared_s1_translator|                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:onchip_shared_s1_translator                                                                                                                                                                                                                           ; Core2        ;
;    |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                        ; Core2        ;
;    |altera_merlin_slave_translator:performance_counter_1_control_slave_translator|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                                                                                                                                                        ; Core2        ;
;    |altera_merlin_slave_translator:red_leds_s1_translator|                                                        ; 8 (8)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:red_leds_s1_translator                                                                                                                                                                                                                                ; Core2        ;
;    |altera_merlin_slave_translator:switches_s1_translator|                                                        ; 8 (8)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                ; Core2        ;
;    |altera_merlin_slave_translator:timer_0_0_s1_translator|                                                       ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_0_0_s1_translator                                                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_translator:timer_0_1_s1_translator|                                                       ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_0_1_s1_translator                                                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_translator:timer_1_0_s1_translator|                                                       ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_1_0_s1_translator                                                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_translator:timer_1_1_s1_translator|                                                       ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_1_1_s1_translator                                                                                                                                                                                                                               ; Core2        ;
;    |altera_merlin_slave_translator:timer_shared_0_s1_translator|                                                  ; 9 (9)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_shared_0_s1_translator                                                                                                                                                                                                                          ; Core2        ;
;    |altera_merlin_slave_translator:timer_shared_1_s1_translator|                                                  ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_merlin_slave_translator:timer_shared_1_s1_translator                                                                                                                                                                                                                          ; Core2        ;
;    |altera_reset_controller:rst_controller_001|                                                                   ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                           ; Core2        ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; Core2        ;
;    |altera_reset_controller:rst_controller_002|                                                                   ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                           ; Core2        ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; Core2        ;
;    |altera_reset_controller:rst_controller|                                                                       ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                               ; Core2        ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                    ; Core2        ;
;    |sld_hub:auto_hub|                                                                                             ; 214 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|sld_hub:auto_hub                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                              ; 213 (165)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                ; 31 (31)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                              ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_fe71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Core2_cpu_0_ociram_default_contents.mif ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b1g1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Core2_cpu_0_rf_ram_a.mif                ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Core2_cpu_0_rf_ram_b.mif                ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ge71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Core2_cpu_1_ociram_default_contents.mif ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_d1g1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Core2_cpu_1_rf_ram_a.mif                ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_e1g1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Core2_cpu_1_rf_ram_b.mif                ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                    ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                    ;
; Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_6pc1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; Core2_onchip_memory_0.hex               ;
; Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; Core2_onchip_memory_1.hex               ;
; Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; Core2_onchip_shared.hex                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------+-------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name                      ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                              ; IP Include File                  ;
+--------+-----------------------------------+-------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router:addr_router                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_001:addr_router_001                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_002:addr_router_002                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_003:addr_router_003                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_demux:cmd_xbar_demux                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_demux_001:cmd_xbar_demux_002                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_demux:cmd_xbar_demux_003                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux                                                                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux_002:cmd_xbar_mux_002                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_007                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_008                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_009                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_010                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_015                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_016                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_017                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_018                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_021                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_022                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_023                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cpu_0:cpu_0                                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_translator   ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_agent        ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_translator   ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_agent        ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_cpu_1:cpu_1                                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_translator   ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_agent        ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_translator   ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_master_agent        ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_fifo                ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_in_translator                                                                                              ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent                                                                    ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_out_translator                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                              ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_fifo                ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_in_translator                                                                                              ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent                                                                    ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_out_translator                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                              ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_pio                 ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_green_leds:green_leds                                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:green_leds_s1_translator                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router:id_router                                                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router:id_router_001                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router:id_router_001|Core2_id_router_default_decode:the_default_decode                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_002:id_router_002                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_003                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_004                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_004|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_005                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_006                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_006|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_007                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_007|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_008                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_008|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_009                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_009|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_010                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_010|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_011                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_011|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_012                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_012|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_013                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_013|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_014                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_014|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_015                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_015|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_016                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_016|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_017                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_017|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_018                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_018|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_019                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_019|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_020                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_003:id_router_020|Core2_id_router_003_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_021                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_005:id_router_021|Core2_id_router_005_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_022:id_router_022                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_022:id_router_023                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_022:id_router_023|Core2_id_router_022_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_024                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_025                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_025|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_026                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_026|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_027                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_027|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_028                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_028|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_029                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_029|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_030                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_030|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_router              ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_031                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_id_router_024:id_router_031|Core2_id_router_024_default_decode:the_default_decode                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_irq_mapper                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_irq_mapper:irq_mapper                                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_irq_mapper                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_irq_mapper:irq_mapper_001                                                                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_0                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_1                                                                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_0                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_1                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_1_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_2                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_2_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_3                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_3_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_4                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_4_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_mutex               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_mutex_0:mutex_5                                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:mutex_5_s1_translator                                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_onchip_memory_0:onchip_memory_0                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:onchip_memory_0_s1_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_onchip_memory_1:onchip_memory_1                                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_onchip_shared:onchip_shared                                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:onchip_shared_s1_translator                                                                                            ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                    ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_performance_counter ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_performance_counter_0:performance_counter_0                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_performance_counter ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_performance_counter_0:performance_counter_1                                                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:performance_counter_1_control_slave_translator                                                                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_pio                 ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_red_leds:red_leds                                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:red_leds_s1_translator                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_004                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_007                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_008                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_009                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_010                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_011                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_012                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_013                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_014                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_015                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_016                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_017                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_018                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_019                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_020                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_021                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_022                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux:rsp_xbar_demux_023                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_024                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_025                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_026                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_027                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_028                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_029                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_030                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_demux_003:rsp_xbar_demux_031                                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux:rsp_xbar_mux                                                                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                          ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_002                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_multiplexer         ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux:rsp_xbar_mux_003                                                                                                                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|Core2_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_reset_controller           ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller                                                                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                     ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_reset_controller           ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller_001                                                                                                            ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_reset_controller           ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller_002                                                                                                            ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_pio                 ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_switches:switches                                                                                                                               ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:switches_s1_translator                                                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent                                                                       ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                         ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                  ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_0_0                                                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_0_0_s1_translator                                                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_0_1                                                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_0_1_s1_translator                                                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_1_0                                                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_1_0_s1_translator                                                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_1_1                                                                                                                             ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_1_1_s1_translator                                                                                                ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent                                                                      ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_shared_0                                                                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_shared_0_s1_translator                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                            ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_timer               ; 13.0.1.99.2 ; N/A          ; N/A          ; |Core2|Core2_timer_0_0:timer_shared_1                                                                                                                        ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_translator:timer_shared_1_s1_translator                                                                                           ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_merlin_slave_agent         ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent                                                                 ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_nios2_qsys                 ; 13.0        ; N/A          ; N/A          ; |Core2|altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; Core2/synthesis/../../Core2.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0        ; N/A          ; N/A          ; |Core2|altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                            ; Core2/synthesis/../../Core2.qsys ;
+--------+-----------------------------------+-------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core2_cmd_xbar_mux:cmd_xbar_mux_023|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_022|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_021|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_018|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_017|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_016|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_015|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_010|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_009|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_008|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_007|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_006|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|locked[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_1_1_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_1_0_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:onchip_memory_1_s1_translator|av_chipselect_pre                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_shared_1_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_0_1_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_shared_0_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:green_leds_s1_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[18..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:red_leds_s1_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_5_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_4_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_3_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_2_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_1_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:mutex_0_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:timer_0_0_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:onchip_shared_s1_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:onchip_memory_0_s1_translator|av_chipselect_pre                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_switches:switches|readdata[18..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|W_ienable_reg[4..15,17..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|W_ipending_reg[4..15,17..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|R_ctrl_custom                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_im:the_Core2_cpu_1_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_im:the_Core2_cpu_1_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_xbrk:the_Core2_cpu_1_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|W_ienable_reg[4..15,17..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|W_ipending_reg[4..15,17..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|R_ctrl_custom                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_im:the_Core2_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_im:the_Core2_cpu_0_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_xbrk:the_Core2_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[6..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[6..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[6..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[6..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|W_control_rd_data[4..15,17..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|W_control_rd_data[4..15,17..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp|dffe12a[4]           ; Lost fanout                                                                                                                                                                                                                                      ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                             ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                             ; Merged with altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                             ;
; altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                             ; Merged with altera_merlin_slave_translator:timer_0_1_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; altera_merlin_slave_translator:timer_0_1_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                      ;
; altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                      ; Merged with altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                             ;
; altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                             ; Merged with altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                         ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_out_translator|waitrequest_reset_override                                                                                                                                                 ;
; altera_merlin_slave_translator:fifo_1_to_0_out_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|waitrequest_reset_override                                                                                                                                             ;
; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|waitrequest_reset_override                                                                                                                                             ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|waitrequest_reset_override                                                                                                                                              ;
; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|waitrequest_reset_override                                                                                                                                              ; Merged with altera_merlin_slave_translator:onchip_memory_0_s1_translator|waitrequest_reset_override                                                                                                                                              ;
; altera_merlin_slave_translator:onchip_memory_0_s1_translator|waitrequest_reset_override                                                                                                                                              ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                   ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with altera_merlin_slave_translator:timer_0_0_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|waitrequest_reset_override                                                                                                                                             ; Merged with altera_merlin_slave_translator:fifo_0_to_1_out_translator|waitrequest_reset_override                                                                                                                                                 ;
; altera_merlin_slave_translator:fifo_0_to_1_out_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                             ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                             ; Merged with altera_merlin_slave_translator:timer_1_0_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; altera_merlin_slave_translator:timer_1_0_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with altera_merlin_slave_translator:onchip_memory_1_s1_translator|waitrequest_reset_override                                                                                                                                              ;
; altera_merlin_slave_translator:onchip_memory_1_s1_translator|waitrequest_reset_override                                                                                                                                              ; Merged with altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                         ;
; altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                         ; Merged with altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                   ;
; altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                      ;
; altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                      ; Merged with altera_merlin_slave_translator:performance_counter_1_control_slave_translator|waitrequest_reset_override                                                                                                                             ;
; altera_merlin_slave_translator:performance_counter_1_control_slave_translator|waitrequest_reset_override                                                                                                                             ; Merged with altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                             ;
; altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                             ; Merged with altera_merlin_slave_translator:timer_1_1_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; altera_merlin_slave_translator:timer_1_1_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|waitrequest_reset_override                                                                                                                                              ;
; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|waitrequest_reset_override                                                                                                                                              ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|waitrequest_reset_override                                                                                                                                                  ;
; altera_merlin_slave_translator:timer_shared_0_s1_translator|waitrequest_reset_override                                                                                                                                               ; Merged with altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                     ;
; altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with altera_merlin_slave_translator:red_leds_s1_translator|waitrequest_reset_override                                                                                                                                                     ;
; altera_merlin_slave_translator:red_leds_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with altera_merlin_slave_translator:green_leds_s1_translator|waitrequest_reset_override                                                                                                                                                   ;
; altera_merlin_slave_translator:green_leds_s1_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with altera_merlin_slave_translator:mutex_3_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_3_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:mutex_5_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_5_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:onchip_shared_s1_translator|waitrequest_reset_override                                                                                                                                                ;
; altera_merlin_slave_translator:onchip_shared_s1_translator|waitrequest_reset_override                                                                                                                                                ; Merged with altera_merlin_slave_translator:mutex_4_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_4_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:mutex_1_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_1_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:mutex_2_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; altera_merlin_slave_translator:mutex_2_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with altera_merlin_slave_translator:timer_shared_1_s1_translator|waitrequest_reset_override                                                                                                                                               ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[10]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[28]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[28]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[0]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[0]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[2]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[2]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[3]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[3]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[5]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[5]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[7]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[7]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[9]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[9]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[30]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[30]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[11]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[11]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[12]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[12]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[14]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[14]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[15]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[15]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[16]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[16]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[18]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[18]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[19]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[19]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[31]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[31]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[23]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[23]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[25]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[25]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[26]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[26]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[27]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[27]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[21]                                                                                                                                                         ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[12]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[14]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[14]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[15]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[15]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[16]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[16]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[0]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[0]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[19]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[19]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[21]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[21]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[23]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[23]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[25]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[25]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[26]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[26]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[27]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[27]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[28]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[28]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[30]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[30]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[31]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[31]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[2]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[2]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[3]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[3]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[5]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[5]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[7]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[7]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[9]                                                                                                                                                          ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[9]                                                                                                                                                          ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[10]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[10]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[11]                                                                                                                                                         ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[11]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[18]                                                                                                                                                         ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                               ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                          ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                      ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                      ; Merged with altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Merged with altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ;
; altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Merged with altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ;
; altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ; Merged with altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ;
; altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ; Merged with altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                               ;
; altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                ; Merged with altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                          ;
; altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                           ; Merged with altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ; Merged with altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                      ; Merged with altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                              ; Merged with altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Merged with altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                  ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ;
; altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ; Merged with altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                   ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ;
; altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Merged with altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                    ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                 ; Merged with altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                  ; Merged with altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                ; Merged with altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                          ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                           ; Merged with altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                      ; Merged with altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                     ; Merged with altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                       ; Merged with altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ; Merged with altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                      ; Merged with altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                ; Merged with altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                       ; Merged with altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                    ; Merged with altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                      ; Merged with altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                     ; Merged with altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ;
; altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                               ; Merged with altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                ; Merged with altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ;
; altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ; Merged with altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                              ; Merged with altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ;
; altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                               ; Merged with altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                               ; Merged with altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ;
; altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                ; Merged with altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:performance_counter_1_control_slave_translator|end_begintransfer                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                               ; Merged with altera_reset_controller:rst_controller_002|r_sync_rst_dly                                                                                                                                                                            ;
; altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                               ; Merged with altera_reset_controller:rst_controller_001|r_sync_rst_dly                                                                                                                                                                            ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                   ; Merged with altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_015|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_016|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_006|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_007|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_008|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_009|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_010|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_017|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_018|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_021|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_022|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_023|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_015|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_016|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_006|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_007|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_008|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_009|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_010|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_017|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_018|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_021|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_022|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_023|share_count[0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize.011 ; Merged with Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize.001 ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_3[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_4[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_5[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_6[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_0|event_counter_7[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_0[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_1[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_2[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_3[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_4[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_5[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_6[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_performance_counter_0:performance_counter_1|event_counter_7[32..63]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|av_readdata_pre[18]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:fifo_1_to_0_in_translator|waitrequest_reset_override                                                                                                                                                  ;
; altera_merlin_slave_translator:fifo_0_to_1_in_translator|av_readdata_pre[21]                                                                                                                                                         ; Merged with altera_merlin_slave_translator:timer_0_0_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; Total Number of Removed Registers = 1939                                                                                                                                                                                             ;                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|trigbrktype                                                                                            ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|trigbrktype                                                                                            ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                             ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                             ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                 ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                   ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                        ; Stuck at GND              ; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                         ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                              ; Stuck at GND              ; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                             ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                              ; Stuck at GND              ; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                   ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                 ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                             ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                   ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                        ; Stuck at GND              ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                         ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[23]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[22]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[21]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[20]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[19]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[18]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[17]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[16]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[15]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[14]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[13]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[12]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[11]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[10]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[9]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[8]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[7]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[6]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[31]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[31]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[30]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[30]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[29]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[29]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[28]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[28]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[27]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[27]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[26]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[26]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[25]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[25]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[24]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[24]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[23]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[23]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[22]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[22]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[21]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[21]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[20]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[20]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[19]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[19]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[18]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[18]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[17]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[17]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[16]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[16]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[15]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[15]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[14]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[14]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[13]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[13]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[12]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[12]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[11]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[11]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[10]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[9]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[8]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[8]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[7]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[7]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|av_readdata_pre[6]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[31]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[30]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[29]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[28]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[27]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[26]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[25]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[24]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[23]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[22]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[21]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[20]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[19]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[18]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[17]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[16]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[15]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[14]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[13]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[12]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[11]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[10]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[9]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[8]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[7]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|av_readdata_pre[6]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[31]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[30]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[29]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[28]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[27]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[26]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[25]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[24]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[23]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[22]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[21]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[20]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[19]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_switches:switches|readdata[18]                                                                                                                                                                                               ; Stuck at GND              ; altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[31]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[31]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[30]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[30]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[29]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[29]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[28]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[28]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[27]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[27]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[26]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[26]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[25]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[25]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[24]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[24]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[23]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[23]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[22]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[22]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[21]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[21]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[20]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[20]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[19]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[19]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[18]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[17]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[17]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[15]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[15]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[14]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[14]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[13]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[13]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[12]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[12]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[11]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[11]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[10]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[10]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[9]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[9]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[8]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[8]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[7]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[7]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[6]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[6]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[5]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[5]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|W_ienable_reg[4]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_1:cpu_1|W_control_rd_data[4]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[31]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[31]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[31]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[31]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[30]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[30]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[29]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[29]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[28]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[28]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[27]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[27]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[26]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[26]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[25]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[25]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[24]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[24]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[23]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[23]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[22]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[22]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[21]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[21]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[20]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[20]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[19]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[19]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[18]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[17]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[17]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[15]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[15]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[14]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[14]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[13]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[13]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[12]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[12]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[11]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[11]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[10]                                                                                                                                                                                                ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[10]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[9]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[9]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[8]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[8]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[7]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[7]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[6]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[6]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[5]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[5]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|W_ienable_reg[4]                                                                                                                                                                                                 ; Stuck at GND              ; Core2_cpu_0:cpu_0|W_control_rd_data[4]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[30]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[30]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[29]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[29]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[28]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[28]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[27]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[27]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[26]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[26]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[25]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[25]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[24]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[24]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[23]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[23]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[22]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[22]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[21]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[21]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[20]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[20]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[19]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[19]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[18]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[18]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[17]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[17]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[16]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[16]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[15]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[15]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[14]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[14]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[13]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[13]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[12]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[12]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[11]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[11]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[10]                                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[9]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[8]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[8]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[7]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[7]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6]                                                                                                      ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|av_readdata_pre[6]                                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[31]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[30]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[29]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[28]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[27]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[26]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[25]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                                     ; Stuck at GND              ; altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|av_readdata_pre[24]                                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                  ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                 ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                   ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                        ; Stuck at GND              ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                          ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                 ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                     ; Stuck at GND              ; altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                       ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                      ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND              ; altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND              ; altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                  ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                    ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                 ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                   ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                            ; Stuck at GND              ; altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                              ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                   ; Stuck at GND              ; altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                     ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                        ; Stuck at GND              ; altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                          ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                             ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ;
;                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|DRsize.101 ;
; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5213  ;
; Number of registers using Synchronous Clear  ; 1645  ;
; Number of registers using Synchronous Load   ; 495   ;
; Number of registers using Asynchronous Clear ; 4609  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3316  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Core2_timer_0_0:timer_shared_1|internal_counter[0]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[1]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[2]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[3]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[6]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[8]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[9]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[14]                                                                                                                                                                                 ; 3       ;
; Core2_timer_0_0:timer_shared_1|internal_counter[15]                                                                                                                                                                                 ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[0]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[1]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[2]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[3]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[6]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[8]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[9]                                                                                                                                                                                  ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[14]                                                                                                                                                                                 ; 3       ;
; Core2_timer_0_0:timer_shared_0|internal_counter[15]                                                                                                                                                                                 ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[0]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[1]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[2]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[3]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[6]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[8]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[9]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[14]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_1_1|internal_counter[15]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[0]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[1]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[2]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[3]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[6]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[8]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[9]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[14]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_1_0|internal_counter[15]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[0]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[1]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[2]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[3]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[6]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[8]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[9]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[14]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_0_1|internal_counter[15]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[0]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[1]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[2]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[3]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[6]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[8]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[9]                                                                                                                                                                                       ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[14]                                                                                                                                                                                      ; 3       ;
; Core2_timer_0_0:timer_0_0|internal_counter[15]                                                                                                                                                                                      ; 3       ;
; altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                               ; 924     ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                   ; 1794    ;
; altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                               ; 1798    ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; altera_merlin_slave_translator:timer_shared_1_s1_translator|waitrequest_reset_override                                                                                                                                              ; 39      ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_dly                                                                                                                                                                           ; 66      ;
; altera_merlin_slave_translator:fifo_1_to_0_in_translator|waitrequest_reset_override                                                                                                                                                 ; 24      ;
; Core2_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                                                                                                        ; 6       ;
; altera_merlin_slave_translator:timer_0_0_s1_translator|waitrequest_reset_override                                                                                                                                                   ; 35      ;
; Core2_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                        ; 5       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; 11      ;
; Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; 11      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                          ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                               ; 33      ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_dly                                                                                                                                                                           ; 33      ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                   ; 1       ;
; Core2_cpu_0:cpu_0|i_read                                                                                                                                                                                                            ; 5       ;
; Core2_cpu_0:cpu_0|F_pc[14]                                                                                                                                                                                                          ; 5       ;
; Core2_cpu_1:cpu_1|i_read                                                                                                                                                                                                            ; 6       ;
; Core2_cpu_1:cpu_1|F_pc[14]                                                                                                                                                                                                          ; 7       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0 ; 6       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0 ; 7       ;
; Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 3       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0 ; 6       ;
; Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0 ; 7       ;
; Core2_cpu_1:cpu_1|hbreak_enabled                                                                                                                                                                                                    ; 6       ;
; Core2_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                    ; 6       ;
; Core2_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                 ; 3       ;
; Core2_jtag_uart_0:jtag_uart_1|t_dav                                                                                                                                                                                                 ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                       ; 1       ;
; Total number of inverted registers = 207*                                                                                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[1]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[0]                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_0_0_s1_translator|wait_latency_counter[1]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_0_s1_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_1_s1_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_2_s1_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_3_s1_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_4_s1_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:mutex_5_s1_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator|wait_latency_counter[0]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator|wait_latency_counter[0]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_shared_0_s1_translator|wait_latency_counter[1]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_0_1_s1_translator|wait_latency_counter[0]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_shared_1_s1_translator|wait_latency_counter[1]                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|E_src2[4]                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Core2|Core2_cpu_0:cpu_0|E_src1[29]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|E_src1[7]                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|E_shift_rot_result[15]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_1_0_s1_translator|wait_latency_counter[1]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator|wait_latency_counter[0]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator|wait_latency_counter[1]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Core2|altera_merlin_slave_translator:timer_1_1_s1_translator|wait_latency_counter[1]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|E_src2[13]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Core2|Core2_cpu_1:cpu_1|E_src1[27]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|E_src1[12]                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|E_shift_rot_result[8]                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|D_iw[18]                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|D_iw[28]                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|av_ld_byte0_data[6]                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|av_ld_byte0_data[1]                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|av_ld_byte2_data[2]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|d_byteenable[0]                                                                                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|W_alu_result[15]                                                                                                                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|W_alu_result[7]                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|E_src2[20]                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Core2|Core2_cpu_0:cpu_0|W_control_rd_data[3]                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|E_src2[28]                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Core2|Core2_cpu_1:cpu_1|W_control_rd_data[1]                                                                                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|MonDReg[11]                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|MonDReg[5]                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|MonDReg[10]                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|MonDReg[12]                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|readdata[2]                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|readdata[0]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|d_writedata[27]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|d_writedata[27]                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|sr[16] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|sr[19] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|W_alu_result[31]                                                                                                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|W_alu_result[30]                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|MonAReg[5]                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|F_pc[5]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|F_pc[3]                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|MonAReg[2]                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Core2|Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break|break_readreg[24]                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Core2|Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break|break_readreg[14]                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_0:cpu_0|d_byteenable[3]                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Core2|Core2_cpu_1:cpu_1|d_byteenable[2]                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Core2|Core2_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_0:cpu_0|E_logic_result[24]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_1:cpu_1|E_logic_result[16]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Core2|Core2_addr_router:addr_router|src_channel[0]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Core2|Core2_addr_router_003:addr_router_003|src_channel[1]                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]                                                                                         ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_0:cpu_0|W_rf_wr_data[20]                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core2|Core2_cpu_0:cpu_0|W_rf_wr_data[1]                                                                                                                                                                                                ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_1:cpu_1|W_rf_wr_data[12]                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Core2|Core2_cpu_1:cpu_1|W_rf_wr_data[3]                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_0:cpu_0|D_dst_regnum[1]                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Core2|Core2_cpu_1:cpu_1|D_dst_regnum[4]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                        ;
; 44:1               ; 4 bits    ; 116 LEs       ; 76 LEs               ; 40 LEs                 ; Yes        ; |Core2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_fe71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_d1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_e1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ge71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_6pc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for Core2_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------+
; Assignment      ; Value ; From ; To                        ;
+-----------------+-------+------+---------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                     ;
+-----------------+-------+------+---------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_cmd_xbar_demux_001:cmd_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_cmd_xbar_demux:cmd_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------+
; Assignment      ; Value ; From ; To                        ;
+-----------------+-------+------+---------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                     ;
+-----------------+-------+------+---------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_006 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_007 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_008 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_009 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_010 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_011 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_012 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_013 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_014 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_015 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_016 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_017 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_018 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_019 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_020 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_021 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_022 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux:rsp_xbar_demux_023 ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                         ;
+-----------------+-------+------+-------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_024 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_025 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_026 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_027 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_028 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_029 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_030 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Core2_rsp_xbar_demux_003:rsp_xbar_demux_031 ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                              ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_0_rf_ram_a.mif ; String                                                                            ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                    ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; INIT_FILE                          ; Core2_cpu_0_rf_ram_a.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_b1g1          ; Untyped                                                                                 ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                              ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_0_rf_ram_b.mif ; String                                                                            ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                    ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; INIT_FILE                          ; Core2_cpu_0_rf_ram_b.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c1g1          ; Untyped                                                                                 ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                   ; Type                                                                                                                                                                 ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_0_ociram_default_contents.mif ; String                                                                                                                                                               ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                                                                                                                       ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                       ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                     ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; Core2_cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_fe71                         ; Untyped                                                                                                                                                                    ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                              ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_1_rf_ram_a.mif ; String                                                                            ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                    ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; INIT_FILE                          ; Core2_cpu_1_rf_ram_a.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d1g1          ; Untyped                                                                                 ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                              ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_1_rf_ram_b.mif ; String                                                                            ;
+----------------+--------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                    ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                 ;
; INIT_FILE                          ; Core2_cpu_1_rf_ram_b.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e1g1          ; Untyped                                                                                 ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                   ; Type                                                                                                                                                                 ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; Core2_cpu_1_ociram_default_contents.mif ; String                                                                                                                                                               ;
+----------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                                                                                                                       ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                       ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                     ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; Core2_cpu_1_ociram_default_contents.mif ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ge71                         ; Untyped                                                                                                                                                                    ;
+------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_memory_0:onchip_memory_0 ;
+----------------+---------------------------+---------------------------------------+
; Parameter Name ; Value                     ; Type                                  ;
+----------------+---------------------------+---------------------------------------+
; INIT_FILE      ; Core2_onchip_memory_0.hex ; String                                ;
+----------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                        ;
+------------------------------------+---------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                              ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                              ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                     ;
; WIDTH_B                            ; 1                         ; Untyped                                     ;
; WIDTHAD_B                          ; 1                         ; Untyped                                     ;
; NUMWORDS_B                         ; 1                         ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                     ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                     ;
; INIT_FILE                          ; Core2_onchip_memory_0.hex ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 8192                      ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_6pc1           ; Untyped                                     ;
+------------------------------------+---------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_memory_1:onchip_memory_1 ;
+----------------+---------------------------+---------------------------------------+
; Parameter Name ; Value                     ; Type                                  ;
+----------------+---------------------------+---------------------------------------+
; INIT_FILE      ; Core2_onchip_memory_1.hex ; String                                ;
+----------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                        ;
+------------------------------------+---------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                              ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                              ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                     ;
; WIDTH_B                            ; 1                         ; Untyped                                     ;
; WIDTHAD_B                          ; 1                         ; Untyped                                     ;
; NUMWORDS_B                         ; 1                         ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                     ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                     ;
; INIT_FILE                          ; Core2_onchip_memory_1.hex ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 8192                      ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_7pc1           ; Untyped                                     ;
+------------------------------------+---------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_shared:onchip_shared ;
+----------------+-------------------------+-------------------------------------+
; Parameter Name ; Value                   ; Type                                ;
+----------------+-------------------------+-------------------------------------+
; INIT_FILE      ; Core2_onchip_shared.hex ; String                              ;
+----------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+-------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                      ;
+------------------------------------+-------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                   ;
; WIDTH_A                            ; 32                      ; Signed Integer                            ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                            ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                   ;
; WIDTH_B                            ; 1                       ; Untyped                                   ;
; WIDTHAD_B                          ; 1                       ; Untyped                                   ;
; NUMWORDS_B                         ; 1                       ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                   ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                   ;
; INIT_FILE                          ; Core2_onchip_shared.hex ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 16384                   ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_qmc1         ; Untyped                                   ;
+------------------------------------+-------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                        ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_6al1  ; Untyped                                                                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                        ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_6al1  ; Untyped                                                                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_shared_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_0_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_3_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_4_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:mutex_5_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_in_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_out_translator ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:red_leds_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                      ;
+--------------------------------+-------+-----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                            ;
+--------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:green_leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                        ;
+--------------------------------+-------+-------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                              ;
+--------------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                      ;
+--------------------------------+-------+-----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                            ;
+--------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_shared_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_0_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_shared_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_1_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_out_translator ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_in_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:performance_counter_1_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:timer_1_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                   ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                   ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 2     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 3     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                          ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                               ;
; ADDR_W                    ; 18    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                               ;
; ADDR_W                    ; 18    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 32    ; Signed Integer                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                    ;
; DEFAULT_DESTID     ; 21    ; Signed Integer                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 21    ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 21    ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 21    ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router:id_router_001|Core2_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_004|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_006|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_007|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_008|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_009|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_010|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_011|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_012|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_013|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_014|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_015|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_016|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_017|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_018|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_019|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_003:id_router_020|Core2_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_005:id_router_021|Core2_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_022:id_router_023|Core2_id_router_022_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_025|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_026|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_027|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_028|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_029|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_030|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_id_router_024:id_router_031|Core2_id_router_024_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+----------------------------------------------------+
; Parameter Name          ; Value    ; Type                                               ;
+-------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS        ; 3        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                             ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                     ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                     ;
+-------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                             ;
; SCHEME         ; round-robin ; String                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                             ;
+----------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                     ;
; SCHEME         ; round-robin ; String                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_022|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                 ;
; SCHEME         ; round-robin ; String                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_cmd_xbar_mux:cmd_xbar_mux_023|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                  ;
; SCHEME         ; no-arb ; String                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 22     ; Signed Integer                                                                          ;
; SCHEME         ; no-arb ; String                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 44    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 22     ; Signed Integer                                                                          ;
; SCHEME         ; no-arb ; String                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 44    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                      ;
; SCHEME         ; no-arb ; String                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Core2_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                            ;
; Entity Instance                           ; Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                    ;
; Entity Instance            ; Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; Core2_jtag_uart_0:jtag_uart_1|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                 ;
; Entity Instance            ; Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                        ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; Core2_fifo_0_to_1:fifo_1_to_0|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                        ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------+
; b[43..1] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+---------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15 ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode"                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_1_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_1_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:performance_counter_1_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_in_csr_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_in_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_out_csr_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_out_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_1_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_1_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_shared_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_shared_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_0_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_0_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_shared_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_shared_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:switches_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:green_leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                         ;
+-------------------------+--------+----------+-----------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                    ;
+-------------------------+--------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:red_leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_out_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_1_to_0_out_csr_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_in_csr_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:fifo_0_to_1_in_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_5_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_4_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_3_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:mutex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:mutex_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:timer_0_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:timer_0_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_shared_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:onchip_shared_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_1_1_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------+
; Port                     ; Type   ; Severity ; Details                             ;
+--------------------------+--------+----------+-------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected              ;
; av_response              ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                        ;
+--------------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_1_control_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                               ;
+--------------------------+--------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_in_csr_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                              ;
+--------------------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_in_translator" ;
+--------------------------+--------+----------+---------------------------------------+
; Port                     ; Type   ; Severity ; Details                               ;
+--------------------------+--------+----------+---------------------------------------+
; av_address               ; Output ; Info     ; Explicitly unconnected                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                ;
; av_readdata[31..30]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[28..25]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[19..18]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[16..14]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[12..9]       ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[3..2]        ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[29]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[24]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[23]          ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[22]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[21]          ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[20]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[17]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[13]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[8]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[7]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[6]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[5]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[4]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[1]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[0]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                ;
; av_response              ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                          ;
+--------------------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_out_csr_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_out_translator" ;
+--------------------------+--------+----------+----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                ;
+--------------------------+--------+----------+----------------------------------------+
; av_address               ; Output ; Info     ; Explicitly unconnected                 ;
; av_write                 ; Output ; Info     ; Explicitly unconnected                 ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                 ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                           ;
+--------------------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                         ;
+--------------------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_1_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------+
; Port                     ; Type   ; Severity ; Details                             ;
+--------------------------+--------+----------+-------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected              ;
; av_response              ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                        ;
+--------------------------+--------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory_1_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                              ;
+--------------------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_shared_1_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_0_1_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------+
; Port                     ; Type   ; Severity ; Details                             ;
+--------------------------+--------+----------+-------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected              ;
; av_response              ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                        ;
+--------------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                               ;
+--------------------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_shared_0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:switches_s1_translator" ;
+--------------------------+--------+----------+------------------------------------+
; Port                     ; Type   ; Severity ; Details                            ;
+--------------------------+--------+----------+------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected             ;
; av_response              ; Input  ; Info     ; Stuck at GND                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                       ;
+--------------------------+--------+----------+------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:green_leds_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------+
; Port                     ; Type   ; Severity ; Details                              ;
+--------------------------+--------+----------+--------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected               ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                         ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected               ;
; av_response              ; Input  ; Info     ; Stuck at GND                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                         ;
+--------------------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:red_leds_s1_translator" ;
+--------------------------+--------+----------+------------------------------------+
; Port                     ; Type   ; Severity ; Details                            ;
+--------------------------+--------+----------+------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected             ;
; av_response              ; Input  ; Info     ; Stuck at GND                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                       ;
+--------------------------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_out_translator" ;
+--------------------------+--------+----------+----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                ;
+--------------------------+--------+----------+----------------------------------------+
; av_address               ; Output ; Info     ; Explicitly unconnected                 ;
; av_write                 ; Output ; Info     ; Explicitly unconnected                 ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                 ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                           ;
+--------------------------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_1_to_0_out_csr_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                              ;
+--------------------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:fifo_0_to_1_in_translator" ;
+--------------------------+--------+----------+---------------------------------------+
; Port                     ; Type   ; Severity ; Details                               ;
+--------------------------+--------+----------+---------------------------------------+
; av_address               ; Output ; Info     ; Explicitly unconnected                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                ;
; av_readdata[31..30]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[28..25]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[19..18]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[16..14]      ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[12..9]       ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[3..2]        ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[29]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[24]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[23]          ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[22]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[21]          ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[20]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[17]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[13]          ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[8]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[7]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[6]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[5]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_readdata[4]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[1]           ; Input  ; Info     ; Stuck at GND                          ;
; av_readdata[0]           ; Input  ; Info     ; Stuck at VCC                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                ;
; av_response              ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                          ;
+--------------------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_5_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_4_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_3_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_2_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_1_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:mutex_0_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------+
; Port                     ; Type   ; Severity ; Details                           ;
+--------------------------+--------+----------+-----------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected            ;
; av_response              ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                      ;
+--------------------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                         ;
+--------------------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:timer_0_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------+
; Port                     ; Type   ; Severity ; Details                             ;
+--------------------------+--------+----------+-------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected              ;
; av_response              ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                        ;
+--------------------------+--------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_shared_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                 ;
+--------------------------+--------+----------+-----------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                            ;
+--------------------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                              ;
+--------------------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                           ;
+--------------------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_1_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                           ;
+--------------------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_1"                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_jtag_uart_0:jtag_uart_0"                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_1_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_pib:the_Core2_cpu_1_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_nios2_oci_fifowp_inc:Core2_cpu_1_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dtrace:the_Core2_cpu_1_nios2_oci_dtrace|Core2_cpu_1_nios2_oci_td_mode:Core2_cpu_1_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_itrace:the_Core2_cpu_1_nios2_oci_itrace"                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_xbrk:the_Core2_cpu_1_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1|Core2_cpu_1_test_bench:the_Core2_cpu_1_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_1:cpu_1"             ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_pib:the_Core2_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_nios2_oci_fifowp_inc:Core2_cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dtrace:the_Core2_cpu_0_nios2_oci_dtrace|Core2_cpu_0_nios2_oci_td_mode:Core2_cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_itrace:the_Core2_cpu_0_nios2_oci_itrace"                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_xbrk:the_Core2_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0|Core2_cpu_0_test_bench:the_Core2_cpu_0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Core2_cpu_0:cpu_0"             ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:20     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 28 02:42:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Core2 -c Core2
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/core2.v
    Info (12023): Found entity 1: Core2
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_irq_mapper.sv
    Info (12023): Found entity 1: Core2_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: Core2_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Core2_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: Core2_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: Core2_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_rsp_xbar_demux.sv
    Info (12023): Found entity 1: Core2_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: Core2_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Core2_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: Core2_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Core2_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router_024.sv
    Info (12023): Found entity 1: Core2_id_router_024_default_decode
    Info (12023): Found entity 2: Core2_id_router_024
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router_022.sv
    Info (12023): Found entity 1: Core2_id_router_022_default_decode
    Info (12023): Found entity 2: Core2_id_router_022
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router_005.sv
    Info (12023): Found entity 1: Core2_id_router_005_default_decode
    Info (12023): Found entity 2: Core2_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router_003.sv
    Info (12023): Found entity 1: Core2_id_router_003_default_decode
    Info (12023): Found entity 2: Core2_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router_002.sv
    Info (12023): Found entity 1: Core2_id_router_002_default_decode
    Info (12023): Found entity 2: Core2_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_id_router.sv
    Info (12023): Found entity 1: Core2_id_router_default_decode
    Info (12023): Found entity 2: Core2_id_router
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_addr_router_003.sv
    Info (12023): Found entity 1: Core2_addr_router_003_default_decode
    Info (12023): Found entity 2: Core2_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_addr_router_002.sv
    Info (12023): Found entity 1: Core2_addr_router_002_default_decode
    Info (12023): Found entity 2: Core2_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_addr_router_001.sv
    Info (12023): Found entity 1: Core2_addr_router_001_default_decode
    Info (12023): Found entity 2: Core2_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file core2/synthesis/submodules/core2_addr_router.sv
    Info (12023): Found entity 1: Core2_addr_router_default_decode
    Info (12023): Found entity 2: Core2_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_performance_counter_0.v
    Info (12023): Found entity 1: Core2_performance_counter_0
Info (12021): Found 3 design units, including 3 entities, in source file core2/synthesis/submodules/core2_fifo_0_to_1.v
    Info (12023): Found entity 1: Core2_fifo_0_to_1_dual_clock_fifo
    Info (12023): Found entity 2: Core2_fifo_0_to_1_dcfifo_with_controls
    Info (12023): Found entity 3: Core2_fifo_0_to_1
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_switches.v
    Info (12023): Found entity 1: Core2_switches
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_green_leds.v
    Info (12023): Found entity 1: Core2_green_leds
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_red_leds.v
    Info (12023): Found entity 1: Core2_red_leds
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_onchip_shared.v
    Info (12023): Found entity 1: Core2_onchip_shared
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_mutex_0.v
    Info (12023): Found entity 1: Core2_mutex_0
Info (12021): Found 5 design units, including 5 entities, in source file core2/synthesis/submodules/core2_jtag_uart_0.v
    Info (12023): Found entity 1: Core2_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: Core2_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: Core2_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: Core2_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: Core2_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_timer_0_0.v
    Info (12023): Found entity 1: Core2_timer_0_0
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_onchip_memory_1.v
    Info (12023): Found entity 1: Core2_onchip_memory_1
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_onchip_memory_0.v
    Info (12023): Found entity 1: Core2_onchip_memory_0
Info (12021): Found 21 design units, including 21 entities, in source file core2/synthesis/submodules/core2_cpu_1.v
    Info (12023): Found entity 1: Core2_cpu_1_register_bank_a_module
    Info (12023): Found entity 2: Core2_cpu_1_register_bank_b_module
    Info (12023): Found entity 3: Core2_cpu_1_nios2_oci_debug
    Info (12023): Found entity 4: Core2_cpu_1_ociram_sp_ram_module
    Info (12023): Found entity 5: Core2_cpu_1_nios2_ocimem
    Info (12023): Found entity 6: Core2_cpu_1_nios2_avalon_reg
    Info (12023): Found entity 7: Core2_cpu_1_nios2_oci_break
    Info (12023): Found entity 8: Core2_cpu_1_nios2_oci_xbrk
    Info (12023): Found entity 9: Core2_cpu_1_nios2_oci_dbrk
    Info (12023): Found entity 10: Core2_cpu_1_nios2_oci_itrace
    Info (12023): Found entity 11: Core2_cpu_1_nios2_oci_td_mode
    Info (12023): Found entity 12: Core2_cpu_1_nios2_oci_dtrace
    Info (12023): Found entity 13: Core2_cpu_1_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: Core2_cpu_1_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: Core2_cpu_1_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: Core2_cpu_1_nios2_oci_fifo
    Info (12023): Found entity 17: Core2_cpu_1_nios2_oci_pib
    Info (12023): Found entity 18: Core2_cpu_1_nios2_oci_im
    Info (12023): Found entity 19: Core2_cpu_1_nios2_performance_monitors
    Info (12023): Found entity 20: Core2_cpu_1_nios2_oci
    Info (12023): Found entity 21: Core2_cpu_1
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_1_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Core2_cpu_1_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_1_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Core2_cpu_1_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_1_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Core2_cpu_1_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_1_oci_test_bench.v
    Info (12023): Found entity 1: Core2_cpu_1_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_1_test_bench.v
    Info (12023): Found entity 1: Core2_cpu_1_test_bench
Info (12021): Found 21 design units, including 21 entities, in source file core2/synthesis/submodules/core2_cpu_0.v
    Info (12023): Found entity 1: Core2_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: Core2_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: Core2_cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: Core2_cpu_0_ociram_sp_ram_module
    Info (12023): Found entity 5: Core2_cpu_0_nios2_ocimem
    Info (12023): Found entity 6: Core2_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: Core2_cpu_0_nios2_oci_break
    Info (12023): Found entity 8: Core2_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: Core2_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: Core2_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: Core2_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: Core2_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: Core2_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: Core2_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: Core2_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: Core2_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: Core2_cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: Core2_cpu_0_nios2_oci_im
    Info (12023): Found entity 19: Core2_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 20: Core2_cpu_0_nios2_oci
    Info (12023): Found entity 21: Core2_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Core2_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Core2_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Core2_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: Core2_cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file core2/synthesis/submodules/core2_cpu_0_test_bench.v
    Info (12023): Found entity 1: Core2_cpu_0_test_bench
Info (12127): Elaborating entity "Core2" for the top level hierarchy
Info (12128): Elaborating entity "Core2_cpu_0" for hierarchy "Core2_cpu_0:cpu_0"
Info (12128): Elaborating entity "Core2_cpu_0_test_bench" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_test_bench:the_Core2_cpu_0_test_bench"
Info (12128): Elaborating entity "Core2_cpu_0_register_bank_a_module" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Core2_cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1g1.tdf
    Info (12023): Found entity 1: altsyncram_b1g1
Info (12128): Elaborating entity "altsyncram_b1g1" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_a_module:Core2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b1g1:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_0_register_bank_b_module" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Core2_cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1g1.tdf
    Info (12023): Found entity 1: altsyncram_c1g1
Info (12128): Elaborating entity "altsyncram_c1g1" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_register_bank_b_module:Core2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_debug" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_debug:the_Core2_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_ocimem" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "Core2_cpu_0_ociram_sp_ram_module" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Core2_cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fe71.tdf
    Info (12023): Found entity 1: altsyncram_fe71
Info (12128): Elaborating entity "altsyncram_fe71" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_ocimem:the_Core2_cpu_0_nios2_ocimem|Core2_cpu_0_ociram_sp_ram_module:Core2_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_fe71:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_avalon_reg" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_avalon_reg:the_Core2_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_break" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_break:the_Core2_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_xbrk" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_xbrk:the_Core2_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_dbrk" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dbrk:the_Core2_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_itrace" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_itrace:the_Core2_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_dtrace" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dtrace:the_Core2_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_td_mode" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_dtrace:the_Core2_cpu_0_nios2_oci_dtrace|Core2_cpu_0_nios2_oci_td_mode:Core2_cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_fifo" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_compute_tm_count" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_nios2_oci_compute_tm_count:Core2_cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_fifowp_inc" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_nios2_oci_fifowp_inc:Core2_cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_fifocount_inc" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_nios2_oci_fifocount_inc:Core2_cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "Core2_cpu_0_oci_test_bench" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_fifo:the_Core2_cpu_0_nios2_oci_fifo|Core2_cpu_0_oci_test_bench:the_Core2_cpu_0_oci_test_bench"
Warning (12158): Entity "Core2_cpu_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_pib" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_pib:the_Core2_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "Core2_cpu_0_nios2_oci_im" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_nios2_oci_im:the_Core2_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "Core2_cpu_0_jtag_debug_module_wrapper" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Core2_cpu_0_jtag_debug_module_tck" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_tck:the_Core2_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "Core2_cpu_0_jtag_debug_module_sysclk" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|Core2_cpu_0_jtag_debug_module_sysclk:the_Core2_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Core2_cpu_0:cpu_0|Core2_cpu_0_nios2_oci:the_Core2_cpu_0_nios2_oci|Core2_cpu_0_jtag_debug_module_wrapper:the_Core2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Core2_cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "Core2_cpu_1" for hierarchy "Core2_cpu_1:cpu_1"
Info (12128): Elaborating entity "Core2_cpu_1_test_bench" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_test_bench:the_Core2_cpu_1_test_bench"
Info (12128): Elaborating entity "Core2_cpu_1_register_bank_a_module" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Core2_cpu_1_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1g1.tdf
    Info (12023): Found entity 1: altsyncram_d1g1
Info (12128): Elaborating entity "altsyncram_d1g1" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_a_module:Core2_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_d1g1:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_1_register_bank_b_module" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Core2_cpu_1_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1g1.tdf
    Info (12023): Found entity 1: altsyncram_e1g1
Info (12128): Elaborating entity "altsyncram_e1g1" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_register_bank_b_module:Core2_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_e1g1:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_debug" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_debug:the_Core2_cpu_1_nios2_oci_debug"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_ocimem" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem"
Info (12128): Elaborating entity "Core2_cpu_1_ociram_sp_ram_module" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Core2_cpu_1_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ge71.tdf
    Info (12023): Found entity 1: altsyncram_ge71
Info (12128): Elaborating entity "altsyncram_ge71" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_ocimem:the_Core2_cpu_1_nios2_ocimem|Core2_cpu_1_ociram_sp_ram_module:Core2_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ge71:auto_generated"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_avalon_reg" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_avalon_reg:the_Core2_cpu_1_nios2_avalon_reg"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_break" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_break:the_Core2_cpu_1_nios2_oci_break"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_xbrk" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_xbrk:the_Core2_cpu_1_nios2_oci_xbrk"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_dbrk" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dbrk:the_Core2_cpu_1_nios2_oci_dbrk"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_itrace" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_itrace:the_Core2_cpu_1_nios2_oci_itrace"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_dtrace" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dtrace:the_Core2_cpu_1_nios2_oci_dtrace"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_td_mode" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_dtrace:the_Core2_cpu_1_nios2_oci_dtrace|Core2_cpu_1_nios2_oci_td_mode:Core2_cpu_1_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_fifo" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_compute_tm_count" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_nios2_oci_compute_tm_count:Core2_cpu_1_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_fifowp_inc" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_nios2_oci_fifowp_inc:Core2_cpu_1_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_fifocount_inc" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_nios2_oci_fifocount_inc:Core2_cpu_1_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "Core2_cpu_1_oci_test_bench" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_fifo:the_Core2_cpu_1_nios2_oci_fifo|Core2_cpu_1_oci_test_bench:the_Core2_cpu_1_oci_test_bench"
Warning (12158): Entity "Core2_cpu_1_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_pib" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_pib:the_Core2_cpu_1_nios2_oci_pib"
Info (12128): Elaborating entity "Core2_cpu_1_nios2_oci_im" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_nios2_oci_im:the_Core2_cpu_1_nios2_oci_im"
Info (12128): Elaborating entity "Core2_cpu_1_jtag_debug_module_wrapper" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Core2_cpu_1_jtag_debug_module_tck" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_tck:the_Core2_cpu_1_jtag_debug_module_tck"
Info (12128): Elaborating entity "Core2_cpu_1_jtag_debug_module_sysclk" for hierarchy "Core2_cpu_1:cpu_1|Core2_cpu_1_nios2_oci:the_Core2_cpu_1_nios2_oci|Core2_cpu_1_jtag_debug_module_wrapper:the_Core2_cpu_1_jtag_debug_module_wrapper|Core2_cpu_1_jtag_debug_module_sysclk:the_Core2_cpu_1_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "Core2_onchip_memory_0" for hierarchy "Core2_onchip_memory_0:onchip_memory_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Core2_onchip_memory_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6pc1.tdf
    Info (12023): Found entity 1: altsyncram_6pc1
Info (12128): Elaborating entity "altsyncram_6pc1" for hierarchy "Core2_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_6pc1:auto_generated"
Info (12128): Elaborating entity "Core2_onchip_memory_1" for hierarchy "Core2_onchip_memory_1:onchip_memory_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Core2_onchip_memory_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf
    Info (12023): Found entity 1: altsyncram_7pc1
Info (12128): Elaborating entity "altsyncram_7pc1" for hierarchy "Core2_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated"
Info (12128): Elaborating entity "Core2_timer_0_0" for hierarchy "Core2_timer_0_0:timer_0_0"
Info (12128): Elaborating entity "Core2_jtag_uart_0" for hierarchy "Core2_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "Core2_jtag_uart_0_scfifo_w" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_w:the_Core2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "Core2_jtag_uart_0_scfifo_r" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|Core2_jtag_uart_0_scfifo_r:the_Core2_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "Core2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Core2_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "Core2_mutex_0" for hierarchy "Core2_mutex_0:mutex_0"
Info (12128): Elaborating entity "Core2_onchip_shared" for hierarchy "Core2_onchip_shared:onchip_shared"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Core2_onchip_shared.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmc1.tdf
    Info (12023): Found entity 1: altsyncram_qmc1
Info (12128): Elaborating entity "altsyncram_qmc1" for hierarchy "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "Core2_onchip_shared:onchip_shared|altsyncram:the_altsyncram|altsyncram_qmc1:auto_generated|mux_gob:mux2"
Info (12128): Elaborating entity "Core2_red_leds" for hierarchy "Core2_red_leds:red_leds"
Info (12128): Elaborating entity "Core2_green_leds" for hierarchy "Core2_green_leds:green_leds"
Info (12128): Elaborating entity "Core2_switches" for hierarchy "Core2_switches:switches"
Info (12128): Elaborating entity "Core2_fifo_0_to_1" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1"
Info (12128): Elaborating entity "Core2_fifo_0_to_1_dcfifo_with_controls" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls"
Info (12128): Elaborating entity "Core2_fifo_0_to_1_dual_clock_fifo" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo"
Info (12130): Elaborated megafunction instantiation "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo"
Info (12133): Instantiated megafunction "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6al1.tdf
    Info (12023): Found entity 1: dcfifo_6al1
Info (12128): Elaborating entity "dcfifo_6al1" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf
    Info (12023): Found entity 1: a_gray2bin_qgb
Info (12128): Elaborating entity "a_gray2bin_qgb" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_gray2bin_qgb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_p57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info (12023): Found entity 1: a_graycounter_ljc
Info (12128): Elaborating entity "a_graycounter_ljc" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|a_graycounter_ljc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf
    Info (12023): Found entity 1: altsyncram_gj31
Info (12128): Elaborating entity "altsyncram_gj31" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|altsyncram_gj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|dffpipe_cd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ekd
Info (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "Core2_fifo_0_to_1:fifo_0_to_1|Core2_fifo_0_to_1_dcfifo_with_controls:the_dcfifo_with_controls|Core2_fifo_0_to_1_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_6al1:auto_generated|cmpr_b66:rdempty_eq_comp"
Info (12128): Elaborating entity "Core2_performance_counter_0" for hierarchy "Core2_performance_counter_0:performance_counter_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_memory_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_shared_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:timer_0_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:mutex_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:fifo_0_to_1_in_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:fifo_0_to_1_in_csr_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:fifo_1_to_0_out_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:red_leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "Core2_addr_router" for hierarchy "Core2_addr_router:addr_router"
Info (12128): Elaborating entity "Core2_addr_router_default_decode" for hierarchy "Core2_addr_router:addr_router|Core2_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_addr_router_001" for hierarchy "Core2_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "Core2_addr_router_001_default_decode" for hierarchy "Core2_addr_router_001:addr_router_001|Core2_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_addr_router_002" for hierarchy "Core2_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "Core2_addr_router_002_default_decode" for hierarchy "Core2_addr_router_002:addr_router_002|Core2_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_addr_router_003" for hierarchy "Core2_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "Core2_addr_router_003_default_decode" for hierarchy "Core2_addr_router_003:addr_router_003|Core2_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router" for hierarchy "Core2_id_router:id_router"
Info (12128): Elaborating entity "Core2_id_router_default_decode" for hierarchy "Core2_id_router:id_router|Core2_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router_002" for hierarchy "Core2_id_router_002:id_router_002"
Info (12128): Elaborating entity "Core2_id_router_002_default_decode" for hierarchy "Core2_id_router_002:id_router_002|Core2_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router_003" for hierarchy "Core2_id_router_003:id_router_003"
Info (12128): Elaborating entity "Core2_id_router_003_default_decode" for hierarchy "Core2_id_router_003:id_router_003|Core2_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router_005" for hierarchy "Core2_id_router_005:id_router_005"
Info (12128): Elaborating entity "Core2_id_router_005_default_decode" for hierarchy "Core2_id_router_005:id_router_005|Core2_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router_022" for hierarchy "Core2_id_router_022:id_router_022"
Info (12128): Elaborating entity "Core2_id_router_022_default_decode" for hierarchy "Core2_id_router_022:id_router_022|Core2_id_router_022_default_decode:the_default_decode"
Info (12128): Elaborating entity "Core2_id_router_024" for hierarchy "Core2_id_router_024:id_router_024"
Info (12128): Elaborating entity "Core2_id_router_024_default_decode" for hierarchy "Core2_id_router_024:id_router_024|Core2_id_router_024_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "Core2_cmd_xbar_demux" for hierarchy "Core2_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "Core2_cmd_xbar_demux_001" for hierarchy "Core2_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "Core2_cmd_xbar_mux" for hierarchy "Core2_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Core2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Core2_cmd_xbar_mux_002" for hierarchy "Core2_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Core2_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Core2_rsp_xbar_demux" for hierarchy "Core2_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "Core2_rsp_xbar_demux_002" for hierarchy "Core2_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "Core2_rsp_xbar_demux_003" for hierarchy "Core2_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "Core2_rsp_xbar_mux" for hierarchy "Core2_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Core2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Core2_rsp_xbar_mux_001" for hierarchy "Core2_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Core2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Core2_irq_mapper" for hierarchy "Core2_irq_mapper:irq_mapper"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 704 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/output_files/Core2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10434 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 9967 logic cells
    Info (21064): Implemented 416 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Fri May 28 02:43:39 2021
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Seli/Documents/KTH/THESIS/Quartus/NO_SHARED_PERF/Core2/output_files/Core2.map.smsg.


