Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  3 17:30:36 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TrackerTopLevel_control_sets_placed.rpt
| Design       : TrackerTopLevel
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           40 |
| No           | No                    | Yes                    |              54 |           26 |
| No           | Yes                   | No                     |              94 |           40 |
| Yes          | No                    | No                     |              65 |           21 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              89 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                        Enable Signal                       |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1/inst/clk_out3               |                                                            | driver1/p_0_in                                         |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out3               |                                                            | driver2/p_0_in                                         |                1 |              1 |         1.00 |
|  camera_pixel_clock_IBUF_BUFG          |                                                            |                                                        |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/FSM_return_state[3]_i_1_n_0 |                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/FSM_state[3]_i_1_n_0        |                                                        |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/byte_index[3]_i_1_n_0       |                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4               | camera_top/cam/camCapture/hIdx_reg[4]_0[0]                 |                                                        |                3 |              4 |         1.33 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/firstHalfPixel_0                 | camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0    |                4 |              7 |         1.75 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0        | camera_top/cam/camConfig/rom1/FSM_state_reg[0]         |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_1_n_0          |                                                        |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/rom_addr[7]_i_2_n_0      | camera_top/cam/camConfig/config_1/rom_addr[7]_i_1_n_0  |                3 |              8 |         2.67 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/E[0]                             | camera_top/cam/camCapture/SR[0]                        |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0            |                                                        |                5 |              9 |         1.80 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/hIdx                             | camera_top/cam/camCapture/hIdx[9]_i_1_n_0              |                6 |             10 |         1.67 |
|  clk_wiz_1/inst/clk_out2               | vga_controller2/vc                                         | reset_rtl_0_IBUF                                       |                4 |             10 |         2.50 |
|  camera_top/cam/camCapture/pixel_valid |                                                            |                                                        |                5 |             12 |         2.40 |
|  clk_wiz_1/inst/clk_out2               |                                                            | reset_rtl_0_IBUF                                       |                5 |             12 |         2.40 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/rom1/E[0]                         |                                                        |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/latched_data_0              |                                                        |                2 |             16 |         8.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0            | camera_top/cam/camConfig/SCCB1/timer[31]_i_1_n_0       |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0        | camera_top/cam/camConfig/config_1/timer[31]_i_1__0_n_0 |                9 |             25 |         2.78 |
|  clk_wiz_1/inst/clk_out2               |                                                            | vga_to_hdmi/inst/encr/AR[0]                            |               21 |             42 |         2.00 |
|  clk_wiz_1/inst/clk_out3               |                                                            | driver1/A[13]_i_1_n_0                                  |               19 |             46 |         2.42 |
|  clk_wiz_1/inst/clk_out3               |                                                            | driver2/A[13]_i_1__0_n_0                               |               19 |             46 |         2.42 |
|  clk_wiz_1/inst/clk_out2               |                                                            |                                                        |               36 |             93 |         2.58 |
+----------------------------------------+------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


