Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 22:05:53 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/8_32s.
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: iStartCipher (HIGH)

oC0_reg[0]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC1_reg[0]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oDone_reg/G

 There are 17 register/latch pins with no clock driven by root clock pin: iStartDecipher (HIGH)

oC0_reg[0]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC1_reg[0]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oDone_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

oC0_reg[0]/D
oC0_reg[1]/D
oC0_reg[2]/D
oC0_reg[3]/D
oC0_reg[4]/D
oC0_reg[5]/D
oC0_reg[6]/D
oC0_reg[7]/D
oC1_reg[0]/D
oC1_reg[1]/D
oC1_reg[2]/D
oC1_reg[3]/D
oC1_reg[4]/D
oC1_reg[5]/D
oC1_reg[6]/D
oC1_reg[7]/D
oDone_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iV0[0]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV1[0]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

oC0[0]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC1[0]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oDone
oKey_address[0]
oKey_address[1]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.397       -3.592                     29                  347        0.064        0.000                      0                  347        0.600        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.397       -3.592                     29                  347        0.064        0.000                      0                  347        0.600        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           29  Failing Endpoints,  Worst Slack       -0.397ns,  Total Violation       -3.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.128ns (45.966%)  route 1.326ns (54.034%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.884 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.884    cifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  cifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     4.071 r  cifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, unplaced)         0.358     4.429    cifrar/p_2_out[7]
                                                                      r  cifrar/rAux3[7]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.142     4.571 r  cifrar/rAux3[7]_i_2/O
                         net (fo=1, unplaced)         0.000     4.571    cifrar/rAux3_nxt[7]
                         FDRE                                         r  cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[7]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.095ns (45.587%)  route 1.307ns (54.413%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.884 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.884    cifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  cifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.028 r  cifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, unplaced)         0.339     4.367    cifrar/p_2_out[6]
                                                                      r  cifrar/rAux3[6]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.152     4.519 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.519    cifrar/rAux3_nxt[6]
                         FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[6]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.174ns (49.286%)  route 1.208ns (50.714%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.884 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.884    cifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  cifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.104 r  cifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, unplaced)         0.240     4.344    cifrar/p_2_out[5]
                                                                      r  cifrar/rAux3[5]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.155     4.499 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.499    cifrar/rAux3_nxt[5]
                         FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 llave/oKey1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.053ns (45.310%)  route 1.271ns (54.690%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey1_reg[1]/Q
                         net (fo=3, unplaced)         0.550     2.936    descifrar/oKey1_reg[7][1]
                                                                      r  descifrar/rAux3[3]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     3.089 r  descifrar/rAux3[3]_i_6/O
                         net (fo=1, unplaced)         0.363     3.452    descifrar/p_1_in[1]
                                                                      r  descifrar/rAux3_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     3.754 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.754    descifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  descifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     3.941 r  descifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, unplaced)         0.358     4.299    descifrar/p_2_out[7]
                                                                      r  descifrar/rAux3[7]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.142     4.441 r  descifrar/rAux3[7]_i_2/O
                         net (fo=1, unplaced)         0.000     4.441    descifrar/rAux3_nxt[7]
                         FDRE                                         r  descifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    descifrar/CLK
                         FDRE                                         r  descifrar/rAux3_reg[7]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    descifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.996ns (42.894%)  route 1.326ns (57.106%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     3.939 r  cifrar/rAux3_reg[3]_i_3/O[3]
                         net (fo=1, unplaced)         0.358     4.297    cifrar/p_2_out[3]
                                                                      r  cifrar/rAux3[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.142     4.439 r  cifrar/rAux3[3]_i_1/O
                         net (fo=1, unplaced)         0.000     4.439    cifrar/rAux3_nxt[3]
                         FDRE                                         r  cifrar/rAux3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[3]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[3]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.098ns (47.574%)  route 1.210ns (52.426%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.884 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.884    cifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  cifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     4.030 r  cifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, unplaced)         0.242     4.272    cifrar/p_2_out[4]
                                                                      r  cifrar/rAux3[4]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     4.425 r  cifrar/rAux3[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.425    cifrar/rAux3_nxt[4]
                         FDRE                                         r  cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[4]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.972ns (42.650%)  route 1.307ns (57.350%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, unplaced)        0.617     3.003    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.156 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.507    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.560 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.560    cifrar/rAux3[3]_i_10_n_0
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.905 r  cifrar/rAux3_reg[3]_i_3/O[2]
                         net (fo=1, unplaced)         0.339     4.244    cifrar/p_2_out[2]
                                                                      r  cifrar/rAux3[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.152     4.396 r  cifrar/rAux3[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.396    cifrar/rAux3_nxt[2]
                         FDRE                                         r  cifrar/rAux3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[2]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    cifrar/rAux3_reg[2]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 llave/oKey1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.020ns (44.894%)  route 1.252ns (55.106%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey1_reg[1]/Q
                         net (fo=3, unplaced)         0.550     2.936    descifrar/oKey1_reg[7][1]
                                                                      r  descifrar/rAux3[3]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     3.089 r  descifrar/rAux3[3]_i_6/O
                         net (fo=1, unplaced)         0.363     3.452    descifrar/p_1_in[1]
                                                                      r  descifrar/rAux3_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     3.754 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.754    descifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  descifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     3.898 r  descifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, unplaced)         0.339     4.237    descifrar/p_2_out[6]
                                                                      r  descifrar/rAux3[6]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.152     4.389 r  descifrar/rAux3[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.389    descifrar/rAux3_nxt[6]
                         FDRE                                         r  descifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    descifrar/CLK
                         FDRE                                         r  descifrar/rAux3_reg[6]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    descifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 llave/oKey1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.099ns (48.801%)  route 1.153ns (51.199%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey1_reg[1]/Q
                         net (fo=3, unplaced)         0.550     2.936    descifrar/oKey1_reg[7][1]
                                                                      r  descifrar/rAux3[3]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     3.089 r  descifrar/rAux3[3]_i_6/O
                         net (fo=1, unplaced)         0.363     3.452    descifrar/p_1_in[1]
                                                                      r  descifrar/rAux3_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     3.754 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.754    descifrar/rAux3_reg[3]_i_3_n_0
                                                                      r  descifrar/rAux3_reg[7]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.974 r  descifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, unplaced)         0.240     4.214    descifrar/p_2_out[5]
                                                                      r  descifrar/rAux3[5]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.155     4.369 r  descifrar/rAux3[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.369    descifrar/rAux3_nxt[5]
                         FDRE                                         r  descifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    descifrar/CLK
                         FDRE                                         r  descifrar/rAux3_reg[5]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    descifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 llave/oKey1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.927ns (42.175%)  route 1.271ns (57.825%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 4.060 - 2.200 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey1_reg[1]/Q
                         net (fo=3, unplaced)         0.550     2.936    descifrar/oKey1_reg[7][1]
                                                                      r  descifrar/rAux3[3]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     3.089 r  descifrar/rAux3[3]_i_6/O
                         net (fo=1, unplaced)         0.363     3.452    descifrar/p_1_in[1]
                                                                      r  descifrar/rAux3_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.363     3.815 r  descifrar/rAux3_reg[3]_i_3/O[3]
                         net (fo=1, unplaced)         0.358     4.173    descifrar/p_2_out[3]
                                                                      r  descifrar/rAux3[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.142     4.315 r  descifrar/rAux3[3]_i_1/O
                         net (fo=1, unplaced)         0.000     4.315    descifrar/rAux3_nxt[3]
                         FDRE                                         r  descifrar/rAux3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
                                                      0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     2.954 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     3.508    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     3.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     4.060    descifrar/CLK
                         FDRE                                         r  descifrar/rAux3_reg[3]/C
                         clock pessimism              0.112     4.172    
                         clock uncertainty           -0.035     4.137    
                         FDRE (Setup_fdre_C_D)        0.037     4.174    descifrar/rAux3_reg[3]
  -------------------------------------------------------------------
                         required time                          4.174    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                 -0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  cifrar/rCount_reg[3]/Q
                         net (fo=3, unplaced)         0.110     0.689    cifrar/rCount_reg__0[3]
                                                                      r  cifrar/rCount[4]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.753 r  cifrar/rCount[4]_i_2/O
                         net (fo=1, unplaced)         0.000     0.753    cifrar/p_0_in__0[4]
                         FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/rCount_reg[3]/Q
                         net (fo=3, unplaced)         0.110     0.689    descifrar/rCount_reg__0[3]
                                                                      r  descifrar/rCount[4]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.753 r  descifrar/rCount[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.753    descifrar/p_0_in__1[4]
                         FDRE                                         r  descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[4]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  cifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/rCount_reg__0[2]
                                                                      r  cifrar/rCount[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  cifrar/rCount[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    cifrar/p_0_in__0[2]
                         FDRE                                         r  cifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[2]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    cifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  cifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/rCount_reg__0[2]
                                                                      r  cifrar/rCount[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.756 r  cifrar/rCount[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    cifrar/p_0_in__0[3]
                         FDRE                                         r  cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    descifrar/rCount_reg__0[2]
                                                                      r  descifrar/rCount[2]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.756    descifrar/p_0_in__1[2]
                         FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    descifrar/rCount_reg__0[2]
                                                                      r  descifrar/rCount[3]_i_1__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.756 r  descifrar/rCount[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.756    descifrar/p_0_in__1[3]
                         FDRE                                         r  descifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    descifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  llave/FSM_onehot_state_reg[4]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/oKey_address_nxt
                                                                      r  llave/FSM_onehot_state[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.756 r  llave/FSM_onehot_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[1]_i_1_n_0
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    llave/CLK
                         FDSE                                         r  llave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.100     0.580 f  llave/FSM_onehot_state_reg[0]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/FSM_onehot_state_reg_n_0_[0]
                                                                      f  llave/FSM_onehot_state[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.756 r  llave/FSM_onehot_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[2]_i_1_n_0
                         FDRE                                         r  llave/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 f  llave/FSM_onehot_state_reg[1]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/FSM_onehot_state_reg_n_0_[1]
                                                                      f  llave/FSM_onehot_state[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  llave/FSM_onehot_state[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[3]_i_1_n_0
                         FDRE                                         r  llave/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    llave/CLK
                         FDSE                                         r  llave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.100     0.580 f  llave/FSM_onehot_state_reg[0]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/FSM_onehot_state_reg_n_0_[0]
                                                                      f  llave/FSM_onehot_state[4]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.756 r  llave/FSM_onehot_state[4]_i_2/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[4]_i_2_n_0
                         FDRE                                         r  llave/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.200       0.600                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/oC0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/oC0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/oC1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/oC1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500                cifrar/oC1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC0_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC0_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750                cifrar/oC1_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oC0_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            oC0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[0]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[0]
                                                                      r  oC0_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[0]
                                                                      r  oC0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            oC0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[1]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[1]
                                                                      r  oC0_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[1]
                                                                      r  oC0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            oC0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[2]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[2]
                                                                      r  oC0_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[2]
                                                                      r  oC0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            oC0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[3]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[3]
                                                                      r  oC0_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[3]
                                                                      r  oC0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            oC0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[4]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[4]
                                                                      r  oC0_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[4]
                                                                      r  oC0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            oC0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[5]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[5]
                                                                      r  oC0_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[5]
                                                                      r  oC0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            oC0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[6]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[6]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[6]
                                                                      r  oC0_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[6]
                                                                      r  oC0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            oC0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC0_reg[7]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC0_OBUF[7]
                                                                      r  oC0_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.421    oC0[7]
                                                                      r  oC0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            oC1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC1_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC1_reg[0]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC1_OBUF[0]
                                                                      r  oC1_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.421    oC1[0]
                                                                      r  oC1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            oC1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.421ns  (logic 2.838ns (82.943%)  route 0.584ns (17.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC1_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.376     0.376 r  oC1_reg[1]/Q
                         net (fo=1, unplaced)         0.584     0.960    oC1_OBUF[1]
                                                                      r  oC1_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.421 r  oC1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    oC1[1]
                                                                      r  oC1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_8
                         LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_6
                         LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_4
                         LDCE                                         r  oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_2
                         LDCE                                         r  oC0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1_reg[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC1_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_16
                         LDCE                                         r  oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1_reg[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC1_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_14
                         LDCE                                         r  oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1_reg[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC1_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_12
                         LDCE                                         r  oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1_reg[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_10
                         LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oDone_reg_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_0
                         LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.124ns (33.490%)  route 0.246ns (66.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[1]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.030     0.370 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.370    cifrar_n_7
                         LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 llave/oKey_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oKey_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey_address_reg[0]/Q
                         net (fo=6, unplaced)         0.584     2.970    oKey_address_OBUF[0]
                                                                      r  oKey_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     5.537 r  oKey_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.537    oKey_address[0]
                                                                      r  oKey_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 llave/oKey_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oKey_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey_address_reg[1]/Q
                         net (fo=6, unplaced)         0.584     2.970    oKey_address_OBUF[1]
                                                                      r  oKey_address_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     5.537 r  oKey_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.537    oKey_address[1]
                                                                      r  oKey_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[1]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC0_cipher[1]
                                                                      r  cifrar/oC0_reg[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_7
                         LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[3]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC0_cipher[3]
                                                                      r  cifrar/oC0_reg[3]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC0_reg[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_5
                         LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[5]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC0_cipher[5]
                                                                      r  cifrar/oC0_reg[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_3
                         LDCE                                         r  oC0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[7]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC0_cipher[7]
                                                                      r  cifrar/oC0_reg[7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_1
                         LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC1_reg[1]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC1_cipher[1]
                                                                      r  cifrar/oC1_reg[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC1_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_15
                         LDCE                                         r  oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC1_cipher[3]
                                                                      r  cifrar/oC1_reg[3]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC1_reg[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_13
                         LDCE                                         r  oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC1_reg[5]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC1_cipher[5]
                                                                      r  cifrar/oC1_reg[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC1_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_11
                         LDCE                                         r  oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.992ns  (logic 0.436ns (43.952%)  route 0.556ns (56.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC1_reg[7]/Q
                         net (fo=4, unplaced)         0.556     2.942    cifrar/oC1_cipher[7]
                                                                      r  cifrar/oC1_reg[7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.109 r  cifrar/oC1_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.109    cifrar_n_9
                         LDCE                                         r  oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[4]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/Q[4]
                                                                      r  cifrar/oC0_reg[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  cifrar/oC0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    cifrar_n_4
                         LDCE                                         r  oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[4]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/oC1_reg[7]_0[4]
                                                                      r  cifrar/oC1_reg[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  cifrar/oC1_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    cifrar_n_12
                         LDCE                                         r  oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[2]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[2]
                                                                      r  cifrar/oC0_reg[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_6
                         LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[6]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[6]
                                                                      r  cifrar/oC0_reg[6]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_2
                         LDCE                                         r  oC0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[2]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[7]_0[2]
                                                                      r  cifrar/oC1_reg[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_14
                         LDCE                                         r  oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[6]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[7]_0[6]
                                                                      r  cifrar/oC1_reg[6]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_10
                         LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oDone_reg/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oDone_decipher
                                                                      r  cifrar/oDone_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_0
                         LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.166ns (59.686%)  route 0.112ns (40.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[7]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/Q[7]
                                                                      r  cifrar/oC0_reg[7]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.066     0.758 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_1
                         LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.166ns (59.686%)  route 0.112ns (40.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[7]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/oC1_reg[7]_0[7]
                                                                      r  cifrar/oC1_reg[7]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.066     0.758 r  cifrar/oC1_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_9
                         LDCE                                         r  oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.677%)  route 0.115ns (41.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[0]/Q
                         net (fo=6, unplaced)         0.115     0.695    cifrar/Q[0]
                                                                      r  cifrar/oC0_reg[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.759 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.759    cifrar_n_8
                         LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/oC0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 1.405ns (59.466%)  route 0.958ns (40.534%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.584     1.413    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1[3]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.053     1.466 r  cifrar/oC1[3]_i_4/O
                         net (fo=2, unplaced)         0.374     1.840    cifrar/oC1[3]_i_4_n_0
                                                                      r  cifrar/oC0_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.142 r  cifrar/oC0_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.142    cifrar/oC0_reg[3]_i_1_n_0
                                                                      r  cifrar/oC0_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.362 r  cifrar/oC0_reg[7]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     2.362    cifrar/oC0_reg[7]_i_2_n_6
                         FDRE                                         r  cifrar/oC0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[5]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/oC1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 1.405ns (59.466%)  route 0.958ns (40.534%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.584     1.413    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1[3]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.053     1.466 r  cifrar/oC1[3]_i_4/O
                         net (fo=2, unplaced)         0.374     1.840    cifrar/oC1[3]_i_4_n_0
                                                                      r  cifrar/oC1_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.142 r  cifrar/oC1_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.142    cifrar/oC1_reg[3]_i_1_n_0
                                                                      r  cifrar/oC1_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.362 r  cifrar/oC1_reg[7]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     2.362    cifrar/oC1_reg[7]_i_2_n_6
                         FDRE                                         r  cifrar/oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[5]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/oC0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 1.372ns (58.891%)  route 0.958ns (41.109%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.584     1.413    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1[3]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.053     1.466 r  cifrar/oC1[3]_i_4/O
                         net (fo=2, unplaced)         0.374     1.840    cifrar/oC1[3]_i_4_n_0
                                                                      r  cifrar/oC0_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.142 r  cifrar/oC0_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.142    cifrar/oC0_reg[3]_i_1_n_0
                                                                      r  cifrar/oC0_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     2.329 r  cifrar/oC0_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     2.329    cifrar/oC0_reg[7]_i_2_n_4
                         FDRE                                         r  cifrar/oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[7]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/oC1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 1.372ns (58.891%)  route 0.958ns (41.109%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  iStartCipher_IBUF_inst/O
                         net (fo=48, unplaced)        0.584     1.413    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC1[3]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.053     1.466 r  cifrar/oC1[3]_i_4/O
                         net (fo=2, unplaced)         0.374     1.840    cifrar/oC1[3]_i_4_n_0
                                                                      r  cifrar/oC1_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.142 r  cifrar/oC1_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.142    cifrar/oC1_reg[3]_i_1_n_0
                                                                      r  cifrar/oC1_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     2.329 r  cifrar/oC1_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     2.329    cifrar/oC1_reg[7]_i_2_n_4
                         FDRE                                         r  cifrar/oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.936ns (40.312%)  route 1.386ns (59.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  rst_IBUF_inst/O
                         net (fo=47, unplaced)        0.584     1.413    llave/rst_IBUF
                                                                      r  llave/FSM_sequential_state[3]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, unplaced)        0.419     1.885    descifrar/SR[0]
                                                                      r  descifrar/oC0[7]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     1.938 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, unplaced)         0.383     2.321    descifrar/oC0[7]_i_1__0_n_0
                         FDRE                                         r  descifrar/oC0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439     1.860    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iKey_sub_i[0]
                            (input port)
  Destination:            llave/oKey0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[0] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[0]
                                                                      r  iKey_sub_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][0]
                         FDRE                                         r  llave/oKey0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[0]/C

Slack:                    inf
  Source:                 iKey_sub_i[1]
                            (input port)
  Destination:            llave/oKey0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[1] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[1]
                                                                      r  iKey_sub_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][1]
                         FDRE                                         r  llave/oKey0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[1]/C

Slack:                    inf
  Source:                 iKey_sub_i[2]
                            (input port)
  Destination:            llave/oKey0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[2] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[2]
                                                                      r  iKey_sub_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[2]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][2]
                         FDRE                                         r  llave/oKey0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[2]/C

Slack:                    inf
  Source:                 iKey_sub_i[3]
                            (input port)
  Destination:            llave/oKey0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[3] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[3]
                                                                      r  iKey_sub_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[3]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][3]
                         FDRE                                         r  llave/oKey0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[3]/C

Slack:                    inf
  Source:                 iKey_sub_i[4]
                            (input port)
  Destination:            llave/oKey0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[4] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[4]
                                                                      r  iKey_sub_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][4]
                         FDRE                                         r  llave/oKey0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[4]/C

Slack:                    inf
  Source:                 iKey_sub_i[5]
                            (input port)
  Destination:            llave/oKey0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[5] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[5]
                                                                      r  iKey_sub_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][5]
                         FDRE                                         r  llave/oKey0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[5]/C

Slack:                    inf
  Source:                 iKey_sub_i[6]
                            (input port)
  Destination:            llave/oKey0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[6] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[6]
                                                                      r  iKey_sub_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][6]
                         FDRE                                         r  llave/oKey0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[6]/C

Slack:                    inf
  Source:                 iKey_sub_i[7]
                            (input port)
  Destination:            llave/oKey0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[7] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[7]
                                                                      r  iKey_sub_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][7]
                         FDRE                                         r  llave/oKey0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[7]/C

Slack:                    inf
  Source:                 iKey_sub_i[0]
                            (input port)
  Destination:            llave/oKey1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[0] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[0]
                                                                      r  iKey_sub_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][0]
                         FDRE                                         r  llave/oKey1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[0]/C

Slack:                    inf
  Source:                 iKey_sub_i[1]
                            (input port)
  Destination:            llave/oKey1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[1] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[1]
                                                                      r  iKey_sub_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[7][1]
                         FDRE                                         r  llave/oKey1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey1_reg[1]/C





