/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [38:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_1z[4] ? in_data[134] : celloutsig_1_4z;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_3z : in_data[64];
  assign celloutsig_0_17z = celloutsig_0_10z ? celloutsig_0_4z : celloutsig_0_6z;
  assign celloutsig_1_2z = !(in_data[132] ? in_data[184] : in_data[133]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_7z);
  assign celloutsig_1_18z = ~celloutsig_1_4z;
  assign celloutsig_0_2z = ~in_data[80];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[2] | celloutsig_0_0z[9]) & celloutsig_0_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_5z) & (celloutsig_0_4z | in_data[89]));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_3z) & (celloutsig_0_0z[2] | celloutsig_0_4z));
  assign celloutsig_1_14z = in_data[96] | celloutsig_1_1z[2];
  assign celloutsig_0_20z = { celloutsig_0_0z[15:1], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z } + { celloutsig_0_1z[9:1], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_4z)
    if (!celloutsig_1_4z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z };
  reg [15:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_4z)
    if (celloutsig_1_4z) _14_ <= 16'h0000;
    else _14_ <= { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_15z, _00_ };
  assign out_data[15:0] = _14_;
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_1z } & { celloutsig_1_9z[7:1], celloutsig_1_8z };
  assign celloutsig_0_9z = in_data[12:8] & { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_12z = { _00_[11:2], celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[9:0] };
  assign celloutsig_1_0z = in_data[184:146] / { 1'h1, in_data[137:100] };
  assign celloutsig_1_1z = in_data[137:131] / { 1'h1, celloutsig_1_0z[20:15] };
  assign celloutsig_0_18z = _00_[12:2] > { celloutsig_0_0z[15:9], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[12:10] && celloutsig_0_1z[5:3];
  assign celloutsig_0_10z = ! { celloutsig_0_0z[7], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[28] ? { in_data[29], 1'h1, in_data[27:14] } : in_data[69:54];
  assign celloutsig_0_13z = & { celloutsig_0_12z[10:4], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_14z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, in_data[51], celloutsig_0_0z };
  assign celloutsig_0_15z = & { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_4z = | { in_data[166:164], celloutsig_1_2z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_21z[2:1], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_9z = { in_data[184:183], celloutsig_1_1z } ~^ celloutsig_1_0z[10:2];
  assign celloutsig_0_1z = in_data[54:44] ~^ celloutsig_0_0z[14:4];
  assign celloutsig_0_21z = { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_8z } ~^ { celloutsig_0_20z[0], celloutsig_0_6z, celloutsig_0_4z };
  assign { out_data[128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
