// Seed: 2794503193
module module_0;
  assign id_1[1] = id_1;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wand id_3,
    output wor  id_4,
    input  tri0 id_5,
    input  tri0 id_6
);
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input wand id_10,
    output supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input wand id_14,
    input wor id_15,
    input tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    input wire id_19,
    input supply0 id_20,
    input uwire id_21,
    input wand id_22,
    input supply0 id_23,
    output tri1 id_24
    , id_36,
    input tri id_25,
    input wor id_26,
    input tri1 id_27,
    input supply1 id_28,
    output tri1 id_29,
    input uwire id_30,
    input supply1 id_31,
    output tri1 id_32,
    output tri1 id_33,
    output tri id_34
);
  assign id_5 = id_1;
  module_0();
  wire id_37;
  integer id_38;
  assign id_36 = 1;
  assign id_36 = id_15;
endmodule
