The INTEL 8080 (_"eighty-eighty"_) was the second 8-bit microprocessor designed and manufactured by Intel and was released in April 1974.[1] It is an extended and enhanced variant of the earlier 8008 design, although without binary compatibility. The initial specified clock rate or frequency limit was 2 MHz, and with common instructions using 4, 5, 7, 10, or 11 cycles this meant that it operated at a typical speed of a few hundred thousand instructions per second. A faster variant 8080A-1 (Sometimes called the 8080B) became available later with clock frequency limit up to 3.125 MHz.

The 8080 needs two support chips to function in most applications, the i8224 clock generator/driver and the i8228 bus controller, and it is implemented in N-type metal-oxide-semiconductor logic (NMOS) using non-saturated enhancement mode transistors as loads[2][3] thus demanding a +12 V and a −5 V voltage in addition to the main transistor–transistor logic (TTL) compatible +5 V.

Although earlier microprocessors were used for calculators, cash registers, computer terminals, industrial robots,[4] and other applications, the 8080 became one of the first widespread microprocessors. Several factors contributed to its popularity: its 40-pin package made it easier to interface than the 18-pin 8008, and also made its data bus more efficient; its NMOS implementation gave it faster transistors than those of the P-type metal-oxide-semiconductor logic (PMOS) 8008, while also simplifying interfacing by making it TTL-compatible; a wider variety of support chips was available; its instruction set was enhanced over the 8008;[5] and its full 16-bit address bus (versus the 14-bit one of the 8008) enabled it to access 64 KB of memory, four times more than the 8008's range of 16 KB. It became the engine of the Altair 8800, and subsequent S-100 bus personal computers, until it was replaced by the Z80 in this role, and was the original target CPU for CP/M operating systems developed by Gary Kildall.

The 8080 was successful enough that compatibility at the assembly language level became a design requirement for the Intel 8086 when its design began in 1976, and led to the 8080 directly influencing all later variants of the ubiquitous 32-bit and 64-bit x86 architectures.


Description

Programming model

[TABLE]

: Intel 8080 registers

The Intel 8080 is the successor to the 8008. It uses the same basic instruction set and register model as the 8008 (developed by Computer Terminal Corporation), even though it is not source code compatible nor binary code compatible with its predecessor. Every instruction in the 8008 has an equivalent instruction in the 8080 (even though the opcodes differ between the two CPUs). The 8080 also adds a few 16-bit operations in its instruction set. Whereas the 8008 required the use of the HL register pair to indirectly access its 14-bit memory space, the 8080 added addressing modes to allow direct access to its full 16-bit memory space. In addition, the internal 7-level push-down call stack of the 8008 was replaced by a dedicated 16-bit stack-pointer (SP) register. The 8080's large 40-pin DIP packaging permits it to provide a 16-bit address bus and an 8-bit data bus, allowing easy access to 64 KB of memory.

Registers

The processor has seven 8-bit registers (A, B, C, D, E, H, and L), where A is the primary 8-bit accumulator, and the other six registers can be used as either individual 8-bit registers or as three 16-bit register pairs (BC, DE, and HL, referred to as B, D and H in Intel documents) depending on the particular instruction. Some instructions also enable the HL register pair to be used as a (limited) 16-bit accumulator, and a pseudo-register M can be used almost anywhere that any other register can be used, referring to the memory address pointed to by the HL pair. It also has a 16-bit stack pointer to memory (replacing the 8008's internal stack), and a 16-bit program counter.

Flags

The processor maintains internal flag bits (a status register), which indicate the results of arithmetic and logical instructions. Only certain instructions affect the flags. The flags are:

-   Sign (S), set if the result is negative.
-   Zero (Z), set if the result is zero.
-   Parity (P), set if the number of 1 bits in the result is even.
-   Carry (C), set if the last addition operation resulted in a carry or if the last subtraction operation required a borrow
-   Auxiliary carry (AC or H), used for binary-coded decimal arithmetic (BCD).

The carry bit can be set or complemented by specific instructions. Conditional-branch instructions test the various flag status bits. The flags can be copied as a group to the accumulator. The A accumulator and the flags together are called the PSW register, or program status word.

Commands, instructions

As with many other 8-bit processors, all instructions are encoded in one byte (including register numbers, but excluding immediate data), for simplicity. Some of them are followed by one or two bytes of data, which can be an immediate operand, a memory address, or a port number. Like larger processors, it has automatic CALL and RET instructions for multi-level procedure calls and returns (which can even be conditionally executed, like jumps) and instructions to save and restore any 16-bit register pair on the machine stack. There are also eight one-byte call instructions () for subroutines located at the fixed addresses 00h, 08h, 10h, ..., 38h. These were intended to be supplied by external hardware in order to invoke a corresponding interrupt service routine, but were also often employed as fast system calls. The most sophisticated command is , which is used for exchanging the register pair HL with the value stored at the address indicated by the stack pointer.

8-bit instructions

Most 8-bit operations can only be performed on the 8-bit accumulator (the A register). For 8-bit operations with two operands, the other operand can be either an immediate value, another 8-bit register, or a memory byte addressed by the 16-bit register pair HL. Direct copying is supported between any two 8-bit registers and between any 8-bit register and an HL-addressed memory byte. Due to the regular encoding of the instruction (using a quarter of available opcode space), there are redundant codes to copy a register into itself (, for instance), which were of little use, except for delays. However, what would have been a copy from the HL-addressed cell into itself (i.e., ) is instead used to encode the halt ({{code) instruction, halting execution until an external reset or interrupt occurs.

16-bit operations

Although the 8080 is generally an 8-bit processor, it also has limited abilities to perform 16-bit operations: Any of the three 16-bit register pairs (BC, DE, or HL, referred to as B, D, H in Intel documents) or SP can be loaded with an immediate 16-bit value (using ), incremented or decremented (using and ), or added to HL (using ). The [6] instruction exchanges the values of the HL and DE register pairs. By adding HL to itself, it is possible to achieve the same result as a 16-bit arithmetical left shift with one instruction. The only 16-bit instructions that affect any flag are , which set the CY (carry) flag in order to allow for programmed 24-bit or 32-bit arithmetic (or larger), needed to implement floating-point arithmetics, for instance.

Input/output scheme

Input output port space

The 8080 supports up to 256[7] input/output (I/O) ports, accessed via dedicated I/O instructions taking port addresses as operands. This I/O mapping scheme was regarded as an advantage, as it freed up the processor's limited address space. Many CPU architectures instead use so-called memory-mapped I/O (MMIO), in which a common address space is used for both RAM and peripheral chips. This removes the need for dedicated I/O instructions, although a drawback in such designs may be that special hardware must be used to insert wait states, as peripherals are often slower than memory. However, in some simple 8080 computers, I/O was indeed addressed as if they were memory cells, "memory-mapped", leaving the I/O commands unused. I/O addressing could also sometimes employ the fact that the processor would output the same 8-bit port address to both the lower and the higher address byte (i.e., would put the address 0505h on the 16-bit address bus). Similar I/O-port schemes were used in the backward-compatible Zilog Z80 and Intel 8085, and the closely related x86 microprocessor families.

Separate stack space

One of the bits in the processor state word (see below) indicates that the processor is accessing data from the stack. Using this signal, it is possible to implement a separate stack memory space. However, this feature was seldom used.

The internal state word

For more advanced systems, during one phase of its working loop, the processor set its "internal state byte" on the data bus. This byte contains flags that determine whether the memory or I/O port is accessed and whether it is necessary to handle an interrupt.

The interrupt system state (enabled or disabled) is also output on a separate pin. For simple systems, where the interrupts are not used, it is possible to find cases where this pin is used as an additional single-bit output port (the popular Radio-86RK computer made in the Soviet Union, for instance).

Example code

The following 8080/8085 assembler source code is for a subroutine named memcpy that copies a block of data bytes of a given size from one location to another. The data block is copied one byte at a time, and the data movement and looping logic utilizes 16-bit operations.

+--------------------+----------------------------------------------------------------------------------------------+
|                    |     ; memcpy --                                                                              |
|                    |     ; Copy a block of memory from one location to another.                                   |
|                    |     ;                                                                                        |
|                    |     ; Entry registers                                                                        |
|                    |     ;       BC - Number of bytes to copy                                                     |
|                    |     ;       DE - Address of source data block                                                |
|                    |     ;       HL - Address of target data block                                                |
|                    |     ;                                                                                        |
|                    |     ; Return registers                                                                       |
|                    |     ;       BC - Zero                                                                        |
|                    |                                                                                              |
|     1000           |                 org     1000h       ;Origin at 1000h                                         |
|     1000           |     memcpy      public                                                                       |
|     1000  78       |                 mov     a,b         ;Copy register B to register A                           |
|     1001  B1       |                 ora     c           ;Bitwise OR of register A and register C into register A |
|     1002  C8       |                 rz                  ;Return if the zero-flag is set high.                    |
|     1003  1A       |     loop:       ldax    d           ;Load A from the address pointed by DE                   |
|     1004  77       |                 mov     m,a         ;Store A into the address pointed by HL                  |
|     1005  13       |                 inx     d           ;Increment DE                                            |
|     1006  23       |                 inx     h           ;Increment HL                                            |
|     1007  0B       |                 dcx     b           ;Decrement BC   (does not affect Flags)                  |
|     1008  78       |                 mov     a,b         ;Copy B to A    (so as to compare BC with zero)          |
|     1009  B1       |                 ora     c           ;A = A | C      (set zero)                               |
|     100A  C2 03 10 |                 jnz     loop        ;Jump to 'loop:' if the zero-flag is not set.            |
|     100D  C9       |                 ret                 ;Return                                                  |
+--------------------+----------------------------------------------------------------------------------------------+

Pin use

The address bus has its own 16 pins, and the data bus has 8 pins that are usable without any multiplexing. Using the two additional pins (read and write signals), it is possible to assemble simple microprocessor devices very easily. Only the separate IO space, interrupts, and DMA need added chips to decode the processor pin signals. However, the processor load capacity is limited, and even simple computers often contained bus amplifiers.

The processor needs three power sources (−5, +5, and +12 V) and two non-overlapping high-amplitude synchronizing signals. However, at least the late Soviet version КР580ВМ80А was able to work with a single +5 V power source, the +12 V pin being connected to +5 V and the −5 V pin to ground. The processor consumes about 1.3 W of power.

The pin-out table, from the chip's accompanying documentation, describes the pins as follows:

+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pin number | Signal | Type          | Comment                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
+============+========+===============+=========================================================================================================================================================================================================================================================================================================================================================================================================================================================+
| 1          | A10    | Output        | Address bus 10                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 2          | GND    | —             | Ground                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 3          | D4     | Bidirectional | Bidirectional data bus. The processor also transiently sets here the "processor state", providing information about what the processor is currently doing:                                                                                                                                                                                                                                                                                              |
|            |        |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|            |        |               | -   D0 reading interrupt command. In response to the interrupt signal, the processor is reading and executing a single arbitrary command with this flag raised. Normally the supporting chips provide the subroutine call command (CALL or RST), transferring control to the interrupt handling code.                                                                                                                                                   |
|            |        |               | -   D1 reading (low level means writing)                                                                                                                                                                                                                                                                                                                                                                                                                |
|            |        |               | -   D2 accessing stack (probably a separate stack memory space was initially planned)                                                                                                                                                                                                                                                                                                                                                                   |
|            |        |               | -   D3 doing nothing, has been halted by the HLT instruction                                                                                                                                                                                                                                                                                                                                                                                            |
|            |        |               | -   D4 writing data to an output port                                                                                                                                                                                                                                                                                                                                                                                                                   |
|            |        |               | -   D5 reading the first byte of an executable instruction                                                                                                                                                                                                                                                                                                                                                                                              |
|            |        |               | -   D6 reading data from an input port                                                                                                                                                                                                                                                                                                                                                                                                                  |
|            |        |               | -   D7 reading data from memory                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 4          | D5     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 5          | D6     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 6          | D7     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 7          | D3     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 8          | D2     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 9          | D1     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 10         | D0     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 11         | −5 V   | —             | The −5 V power supply. This must be the first power source connected and the last disconnected, otherwise the processor will be damaged.                                                                                                                                                                                                                                                                                                                |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 12         | RESET  | Input         | Reset. The signal forces execution of commands located at address 0000. The content of other processor registers is not modified. This is an inverting input (the active level being logical 0)                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 13         | HOLD   | Input         | Direct memory access request. The processor is requested to switch the data and address bus to the high impedance ("disconnected") state.                                                                                                                                                                                                                                                                                                               |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 14         | INT    | Input         | Interrupt request                                                                                                                                                                                                                                                                                                                                                                                                                                       |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 15         | φ2     | Input         | The second phase of the clock generator signal                                                                                                                                                                                                                                                                                                                                                                                                          |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 16         | INTE   | Output        | The processor has two commands for setting 0 or 1 level on this pin. The pin normally is supposed to be used for interrupt control. However, in simple computers it was sometimes used as a single bit output port for various purposes.                                                                                                                                                                                                                |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17         | DBIN   | Output        | Read (the processor reads from memory or input port)                                                                                                                                                                                                                                                                                                                                                                                                    |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 18         | WR     | Output        | Write (the processor writes to memory or output port). This is an inverted output, the active level being logical zero.                                                                                                                                                                                                                                                                                                                                 |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 19         | SYNC   | Output        | Active level indicates that the processor has put the "state word" on the data bus. The various bits of this state word provide added information to support the separate address and memory spaces, interrupts, and direct memory access. This signal is required to pass through additional logic before it can be used to write the processor state word from the data bus into some external register, e.g., 8238-System Controller and Bus Driver. |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 20         | +5 V   | —             | The + 5 V power supply                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 21         | HLDA   | Output        | Direct memory access confirmation. The processor switches data and address pins into the high impedance state, allowing another device to manipulate the bus                                                                                                                                                                                                                                                                                            |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 22         | φ1     | Input         | The first phase of the clock generator signal                                                                                                                                                                                                                                                                                                                                                                                                           |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 23         | READY  | Input         | Wait. With this signal it is possible to suspend the processor's work. It is also used to support the hardware-based step-by step debugging mode.                                                                                                                                                                                                                                                                                                       |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 24         | WAIT   | Output        | Wait (indicates that the processor is in the waiting state)                                                                                                                                                                                                                                                                                                                                                                                             |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 25         | A0     | Output        | Address bus                                                                                                                                                                                                                                                                                                                                                                                                                                             |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 26         | A1     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 27         | A2     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 28         | 12 V   | —             | The +12 V power supply. This must be the _last_ connected and first disconnected power source.                                                                                                                                                                                                                                                                                                                                                          |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 29         | A3     | Output        | The address bus; can switch into high impedance state on demand                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 30         | A4     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31         | A5     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 32         | A6     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 33         | A7     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 34         | A8     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 35         | A9     |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 36         | A15    |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 37         | A12    |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 38         | A13    |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 39         | A14    |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 40         | A11    |               |                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+------------+--------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Support chips

A key factor in the success of the 8080 was the broad range of support chips available, providing serial communications, counter/timing, input/output, direct memory access, and programmable interrupt control amongst other functions:

-   8238 – System controller and bus driver
-   8251 – Communication controller
-   8253 – Programmable interval timer
-   8255 – Programmable peripheral interface
-   8257 – DMA controller
-   8259 – Programmable interrupt controller


Physical implementation

The 8080 integrated circuit uses non-saturated enhancement-load nMOS gates, demanding extra voltages (for the load-gate bias). It was manufactured in a silicon gate process using a minimal feature size of 6 µm. A single layer of metal is used to interconnect the approximately 6,000 transistors[8] in the design, but the higher resistance polysilicon layer, which required higher voltage for some interconnects, is implemented with transistor gates. The die size was approximately 20 mm².


The industrial impact

Applications and successors

The 8080 is used in many early microcomputers, such as the MITS Altair 8800 Computer, Processor Technology SOL-20 Terminal Computer and IMSAI 8080 Microcomputer, forming the basis for machines running the CP/M operating system (the later, almost fully compatible and more able, Zilog Z80 processor would capitalize on this, with Z80 & CP/M becoming the dominant CPU and OS combination of the period circa 1976 to 1983 much as did the x86 & DOS for the PC a decade later).

Even in 1979 after introduction of the Z80 and 8085 processors, five manufacturers of the 8080 were selling an estimated 500,000 units per month at a price around $3 to $4 each.[9]

The first single-board microcomputers, such as MYCRO-1 and the _dyna-micro_ were based on the Intel 8080. One of the early uses of the 8080 was made in the late 1970s by Cubic-Western Data of San Diego, CA in its Automated Fare Collection Systems custom designed for mass transit systems around the world. An early industrial use of the 8080 is as the "brain" of the DatagraphiX Auto-COM (Computer Output Microfiche) line of products which takes large amounts of user data from reel-to-reel tape and images it onto microfiche. The Auto-COM instruments also include an entire automated film cutting, processing, washing, and drying sub-system – quite a feat, both then and in the 21st century, to all be accomplished successfully with only an 8-bit microprocessor running at a clock speed of less than 1 MHz with a 64 KB memory limit. Also, several early video arcade games were built around the 8080 microprocessor, including _Space Invaders_, one of the most popular arcade games ever made.

Shortly after the launch of the 8080, the Motorola 6800 competing design was introduced, and after that, the MOS Technology 6502 derivative of the 6800.

Zilog introduced the Z80, which has a compatible machine language instruction set and initially used the same assembly language as the 8080, but for legal reasons, Zilog developed a syntactically-different (but code compatible) alternative assembly language for the Z80. At Intel, the 8080 was followed by the compatible and electrically more elegant 8085.

Later Intel issued the assembly-language compatible (but not binary-compatible) 16-bit 8086 and then the 8/16-bit 8088, which was selected by IBM for its new PC to be launched in 1981. Later NEC made the NEC V20 (an 8088 clone with Intel 80186 instruction set compatibility) which also supports an 8080 emulation mode. This is also supported by NEC's V30 (a similarly enhanced 8086 clone). Thus, the 8080, via its instruction set architecture (ISA), made a lasting impact on computer history.

A number of processors compatible with the Intel 8080A were manufactured in the Eastern Bloc: the KR580VM80A (initially marked as KP580ИK80) in the Soviet Union, the MCY7880[10] made by Unitra CEMI in Poland, the MHB8080A[11] made by TESLA in Czechoslovakia, the 8080APC[12] made by Tungsram / MEV in Hungary, and the MMN8080[13] made by Microelectronica Bucharest in Romania.

As of 2017, the 8080 is still in production at Lansdale Semiconductors.[14]

File:AMD C8080A.jpg|AMD Am9080 File:Poland MCY7880 1.jpg|CEMI MCY7880 (Poland) File:580IK80.jpg%7CKvazar Kiev K580IK80 (Soviet Union) File:Mitsubishi M5L8080AP 1.jpg|Mitsubishi Electric M5L8080 File:NatSem INS8080AJ 1.jpg|National Semiconductor INS8080 File:NEC 8080AF 1.jpg|NEC 8080 File:OKI MSM8080A 1.jpg|OKI MSM8080 File:Siemens SAB8080A 1.jpg|Siemens SAB8080 File:Signetics MP8080AI 1.jpg|Signetics MP8080 File:KL Tesla MHB8080.jpg|Tesla (Czechoslovak company) MHB8080 File:TI TMS8080JL 1.jpg|Texas Instruments TMS8080

Industry change

The 8080 also changed how computers were created. When the 8080 was introduced, computer systems were usually created by computer manufacturers such as Digital Equipment Corporation, Hewlett Packard, or IBM. A manufacturer would produce the whole computer, including processor, terminals, and system software such as compilers and operating system. The 8080 was designed for almost any application _except_ a complete computer system. Hewlett Packard developed the HP 2640 series of smart terminals around the 8080. The HP 2647 is a terminal which runs the programming language BASIC on the 8080. Microsoft would market as its founding product the first popular language for the 8080, and would later acquire DOS for the IBM PC.

The 8080 and 8085 gave rise to the 8086, which was designed as a source code compatible (although not binary compatible) extension of the 8085. This design, in turn, later spawned the x86 family of chips, the basis for most CPUs in use today. Many of the 8080's core machine instructions and concepts, for example, registers named _A_, _B_, _C_, and _D_, and many of the flags used to control conditional jumps, are still in use in the widespread x86 platform. 8080 assembly code can still be directly translated into x86 instructions; all of its core elements are still present.

PCs based upon the 8086 design and its successors evolved into workstations and servers of 16, 32 and 64 bits, with advanced memory protection, segmentation, and multiprocessing features, blurring the difference between small and large computers (the 80286 and 80386's protected mode were important in doing so). The size of chips has grown so that the size and power of large x86 chips is not much different from high end architecture chips, and a common strategy to produce a very large computer is to network many x86 processors.


History

Federico Faggin, the originator of the 8080 architecture in early 1972, proposed it to Intel's management and pushed for its implementation. He finally got the permission to develop it six months later. Faggin hired Masatoshi Shima from Japan, who did the detailed design under his direction, using the design methodology for random logic with silicon gate that Faggin had created for the 4000 family. Stanley Mazor contributed a couple of instructions to the instruction set.

Patent

-


Cultural impact

-   Asteroid 8080 Intel is named as a pun and praise on the name of Intel 8080.[15]
-   Microsoft's published phone number, 425-882-8080, was chosen because so much early work was on this chip.
-   Many of Intel's main phone numbers also take a similar form: xxx-xxx-8080


See also

-   CP/M – operating system
-   S-100 bus
-   MPT8080


References


Further reading

-   _8080A/8085 Assembly Language Programming_; 1st Ed; Lance Leventhal; Adam Osborne & Associates; 495 pages; 1978. (archive)
-   _8080/Z80 Assembly Language - Techniques for Improved Programming_; 1st Ed; Alan Miller; John Wiley & Sons; 332 pages; 1981; . (archive)
-   _Microprocessor Interfacing Techniques_; 3rd Ed; Rodnay Zaks and Austin Lesea; Sybex; 466 pages; 1979; . (archive)
-   _Z80 and 8080 Assembly Language Programming_; 1st Ed; Kathe Spracklen; Hayden; 180 pages; 1979; . (archive)


External links

-   Intel and other manufacturers' 8080 CPU images and descriptions at cpu-collection.de
-   Scan of the Intel 8080 data book at DataSheetArchive.com
-   Microcomputer Design, Second Edition, 1976
-   8080 Emulator written in JavaScript
-   Intel 8080/KR580VM80A emulator in JavaScript
-   Intel 8080 Microcomputer Systems User's Manual (September 1975, 262 pages)
-   Intel 8080 Microcomputer Systems User's Manual (September 1975, 234 pages)

Category:Computer-related introductions in 1974

[1] '' Electronic News'' was a weekly trade newspaper. The same advertisement appeared in the May 2, 1974 issue of _Electronics_ magazine.

[2] similar to _pull-up resistors_

[3]

[4] The 8008 (1972) was used for interpolation and control in ASEA's (now ABB) first line of general industrial robots, introduced October 1973.

[5] The enhancements were largely based on customer feedback and Federico Faggin and others listening to minicomputer-oriented professionals about certain problems and lack of features in the 8008 architecture. (Source: 8008 and 8080 oral histories.)

[6] 8080 instruction encoding. ClassicCMP.org. Retrieved on October 23, 2011.

[7] Note: Some Intel datasheets from the 1970s advertise 512 I/O ports, because they count input and output ports separately.

[8] Reichel-Orbital museum – CPU Collection. Museum.reichel-orbital.de. Retrieved on October 23, 2011.

[9]

[10] MCY7880—a Polish-made clone of 8080. CPU World. Retrieved on October 23, 2011.

[11] Soviet chips and their western analogs. CPU-world. Retrieved on October 23, 2011.

[12]

[13]

[14]

[15] CFA-harvard.edu. CFA-harvard.edu. Retrieved on October 23, 2011.