
---------- Begin Simulation Statistics ----------
simSeconds                                   0.164246                       # Number of seconds simulated (Second)
simTicks                                 164246231358                       # Number of ticks simulated (Tick)
finalTick                                164246231358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    408.00                       # Real time elapsed on the host (Second)
hostTickRate                                402561631                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2297240                       # Number of bytes of host memory used (Byte)
simInsts                                    137732330                       # Number of instructions simulated (Count)
simOps                                      240462206                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   337577                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     589364                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.demandHits::processor.cores.core.data     49139905                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.demandHits::total     49139905                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::processor.cores.core.data     49139905                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::total     49139905                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.demandMisses::processor.cores.core.data     19036484                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.demandMisses::total     19036484                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::processor.cores.core.data     19036484                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::total     19036484                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.demandMissLatency::processor.cores.core.data  90463987791                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMissLatency::total  90463987791                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::processor.cores.core.data  90463987791                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::total  90463987791                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandAccesses::processor.cores.core.data     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandAccesses::total     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::processor.cores.core.data     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::total     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandMissRate::processor.cores.core.data     0.279224                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMissRate::total     0.279224                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::processor.cores.core.data     0.279224                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::total     0.279224                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::processor.cores.core.data  4752.137411                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::total  4752.137411                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::processor.cores.core.data  4752.137411                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::total  4752.137411                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.writebacks::writebacks       103867                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.writebacks::total       103867                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::processor.cores.core.data         2181                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::total         2181                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::processor.cores.core.data         2181                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::total         2181                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::processor.cores.core.data     19034303                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::total     19034303                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher      2797624                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::processor.cores.core.data     19034303                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::total     21831927                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::processor.cores.core.data  84089910582                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::total  84089910582                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  15404797255                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::processor.cores.core.data  84089910582                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::total  99494707837                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::processor.cores.core.data     0.279192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::total     0.279192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::processor.cores.core.data     0.279192                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::total     0.320227                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::processor.cores.core.data  4417.808763                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::total  4417.808763                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5506.385867                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::processor.cores.core.data  4417.808763                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::total  4557.303065                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.replacements     21831866                       # number of replacements (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher      2797624                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::total      2797624                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  15404797255                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::total  15404797255                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5506.385867                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::total  5506.385867                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::processor.cores.core.data            9                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::processor.cores.core.data            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::processor.cores.core.data       132534                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::total       132534                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::processor.cores.core.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::processor.cores.core.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::processor.cores.core.data        44178                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::total        44178                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::processor.cores.core.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       267066                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::total       267066                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::processor.cores.core.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data        89022                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::total        89022                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::processor.cores.core.data           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::processor.cores.core.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::processor.cores.core.data     32211345                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::total     32211345                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::processor.cores.core.data     19032388                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::total     19032388                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::processor.cores.core.data  90290685600                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::total  90290685600                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::processor.cores.core.data     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::total     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::processor.cores.core.data     0.371409                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::total     0.371409                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::processor.cores.core.data  4744.054482                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::total  4744.054482                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::processor.cores.core.data           52                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::total           52                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::processor.cores.core.data     19032336                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::total     19032336                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::processor.cores.core.data  83952089208                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::total  83952089208                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.371408                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::total     0.371408                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  4411.023913                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::total  4411.023913                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.hits::processor.cores.core.data     16928560                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.hits::total     16928560                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::processor.cores.core.data         4096                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::total         4096                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::processor.cores.core.data    173302191                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::total    173302191                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::processor.cores.core.data     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::total     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::processor.cores.core.data     0.000242                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::total     0.000242                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::processor.cores.core.data 42310.105225                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::total 42310.105225                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::processor.cores.core.data         2129                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::total         2129                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::processor.cores.core.data         1967                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::total         1967                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::processor.cores.core.data    137821374                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::total    137821374                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.000116                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::total     0.000116                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 70066.789019                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::total 70066.789019                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.prefetcher.demandMshrMisses     19034303                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIssued      9415799                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUnused      1445893                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUseful      1349550                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcache.prefetcher.accuracy     0.143328                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.coverage     0.066207                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInCache      6606638                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInMSHR        10759                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInWB          778                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfLate      6618175                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIdentified      9415799                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfSpanPage       646325                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulSpanPage       406363                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.tags.tagsInUse    63.998683                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcache.tags.totalRefs     70971856                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.sampledRefs     21831930                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.avgRefs     3.250828                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcache.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher     9.010719                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.occupancies::processor.cores.core.data    54.987964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.140792                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::processor.cores.core.data     0.859187                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::total     0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1022     0.015625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.tagAccesses    567243234                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcache.tags.dataAccesses    567243234                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.demandHits::processor.cores.core.inst    172231673                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.demandHits::total    172231673                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.overallHits::processor.cores.core.inst    172231673                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.overallHits::total    172231673                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.demandMisses::processor.cores.core.inst         1526                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.demandMisses::total         1526                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::processor.cores.core.inst         1526                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::total         1526                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.demandMissLatency::processor.cores.core.inst     64695573                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMissLatency::total     64695573                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::processor.cores.core.inst     64695573                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::total     64695573                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandAccesses::processor.cores.core.inst    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandAccesses::total    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::processor.cores.core.inst    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::total    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandMissRate::processor.cores.core.inst     0.000009                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMissRate::total     0.000009                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::processor.cores.core.inst     0.000009                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMissLatency::processor.cores.core.inst 42395.526212                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMissLatency::total 42395.526212                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::processor.cores.core.inst 42395.526212                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::total 42395.526212                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.demandMshrMisses::processor.cores.core.inst         1526                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMisses::total         1526                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::processor.cores.core.inst         1526                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::total         1526                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::processor.cores.core.inst     64187415                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::total     64187415                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::processor.cores.core.inst     64187415                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::total     64187415                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::processor.cores.core.inst 42062.526212                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::total 42062.526212                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::processor.cores.core.inst 42062.526212                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::total 42062.526212                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.replacements         1462                       # number of replacements (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::processor.cores.core.inst    172231673                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::total    172231673                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::processor.cores.core.inst         1526                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::total         1526                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::processor.cores.core.inst     64695573                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::total     64695573                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.accesses::processor.cores.core.inst    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.accesses::total    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.missRate::processor.cores.core.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::processor.cores.core.inst 42395.526212                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::total 42395.526212                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::processor.cores.core.inst         1526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::total         1526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::processor.cores.core.inst     64187415                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::total     64187415                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 42062.526212                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::total 42062.526212                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.prefetcher.demandMshrMisses         1526                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.tags.tagsInUse    63.998411                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icache.tags.totalRefs    172233199                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.sampledRefs         1526                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.avgRefs 112865.792267                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icache.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icache.tags.occupancies::processor.cores.core.inst    63.998411                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::processor.cores.core.inst     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::total     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icache.tags.tagAccesses   1377867118                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icache.tags.dataAccesses   1377867118                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcache.prefetcher      2783863                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst          399                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data     19020917                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total     21805179                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcache.prefetcher      2783863                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst          399                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data     19020917                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total     21805179                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcache.prefetcher        13761                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst         1127                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data        13389                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total        28277                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcache.prefetcher        13761                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst         1127                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data        13389                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total        28277                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcache.prefetcher   1116372913                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     61677261                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data   1030921713                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total   2208971887                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcache.prefetcher   1116372913                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     61677261                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data   1030921713                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total   2208971887                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcache.prefetcher      2797624                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst         1526                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data     19034306                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total     21833456                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcache.prefetcher      2797624                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst         1526                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data     19034306                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total     21833456                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcache.prefetcher     0.004919                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.738532                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.000703                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.001295                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcache.prefetcher     0.004919                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.738532                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.000703                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.001295                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 81125.856624                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 54726.939663                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 76997.663231                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 78119.032677                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 81125.856624                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 54726.939663                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 76997.663231                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 78119.032677                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks        30026                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total        30026                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcache.prefetcher        10688                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total        10689                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcache.prefetcher        10688                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total        10689                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcache.prefetcher         3073                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst         1127                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data        13388                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total        17588                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher         3073                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher        42814                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst         1127                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data        13388                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total        60402                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    324261161                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     57924351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data    986208138                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total   1368393650                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    324261161                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher   3392317460                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     57924351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data    986208138                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total   4760711110                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001098                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.738532                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.000703                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.000806                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001098                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.738532                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.000703                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     0.002766                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 105519.414579                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 51396.939663                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 73663.589633                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 77802.686491                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 105519.414579                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 79233.836128                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 51396.939663                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 73663.589633                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 78817.110526                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements        56308                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks          874                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total          874                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher        42814                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total        42814                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher   3392317460                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total   3392317460                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 79233.836128                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 79233.836128                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data          389                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total          389                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data         1581                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total         1581                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data    135186678                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total    135186678                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data         1970                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total         1970                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.802538                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.802538                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 85507.070209                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 85507.070209                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data         1581                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total         1581                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    129921948                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total    129921948                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.802538                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.802538                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 82177.070209                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 82177.070209                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcache.prefetcher      2783863                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst          399                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data     19020528                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total     21804790                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcache.prefetcher        13761                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst         1127                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data        11808                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total        26696                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcache.prefetcher   1116372913                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     61677261                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data    895735035                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total   2073785209                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcache.prefetcher      2797624                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst         1526                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data     19032336                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total     21831486                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcache.prefetcher     0.004919                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.738532                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.000620                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.001223                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcache.prefetcher 81125.856624                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 54726.939663                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 75858.319360                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 77681.495692                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcache.prefetcher        10688                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total        10689                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher         3073                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1127                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data        11807                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total        16007                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher    324261161                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     57924351                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data    856286190                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total   1238471702                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001098                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.738532                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.000620                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.000733                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 105519.414579                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 51396.939663                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 72523.603794                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 77370.631724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks       103867                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total       103867                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks       103867                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total       103867                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses        17588                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued       133324                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused         5324                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful        26302                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.197279                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.599271                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache        67395                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR        23115                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate        90510                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified       160319                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit        16822                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand         6852                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage        34789                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         5842                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse  4091.820220                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     43698035                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs        60404                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs   723.429491                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.000678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher   200.131608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher  2525.744067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     2.531099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data  1363.412768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.048860                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.616637                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000618                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.332864                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.998980                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         2328                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024         1768                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1          223                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::2          198                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::3         1030                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::4          877                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1          315                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2          210                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3          205                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::4          883                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.568359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.431641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses    174727540                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses    174727540                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.transDist::ReadResp     21831486                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::WritebackDirty       133893                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::CleanEvict     21755743                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::HardPFReq        58913                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExReq         1970                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExResp         1970                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadSharedReq     21831486                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     65495726                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port         4514                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount::total     65500240                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port   1403891008                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        97664                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize::total   1403988672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.snoops           115221                       # Total snoops (Count)
board.cache_hierarchy.l2_xbar.snoopTraffic      1921664                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_xbar.snoopFanout::samples     21948677                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::mean     0.000043                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::stdev     0.006565                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::0     21947731    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::1          946      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::total     21948677                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.occupancy  14767387842                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer0.occupancy  21810098070                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer1.occupancy      1524474                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.snoop_filter.totRequests     43666784                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleRequests     21833328                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.totSnoops          946                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleSnoops          946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp        58821                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        30026                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict        26278                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1581                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         1581                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        58821                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port       177108                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::total       177108                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       177108                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port      5787392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::total      5787392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      5787392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        60402                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        60402    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        60402                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy     56618425                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy     48777430                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       116706                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        56304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples     30026.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcache.prefetcher::samples      3141.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples     42745.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1127.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     13361.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.007698887272                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         1751                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         1752                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         168906                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         28409                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  60402                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 30026                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                60402                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               30026                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                28                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.85                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.25                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6            60402                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           30026                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              30656                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               5502                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               4689                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               4439                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               3460                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               2608                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               2479                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               2190                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               1935                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                674                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               516                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               411                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               319                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               227                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               128                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                84                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                42                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               610                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               615                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17               847                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18               966                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19              1085                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20              1194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21              1316                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22              1412                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23              1527                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24              1619                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25              1726                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26              1810                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27              1818                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28              1957                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29              3525                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30              2135                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31              2147                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32              2478                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               371                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               261                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35               183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36               166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37               111                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         1752                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    34.460046                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    25.676327                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    75.354700                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127         1714     97.83%     97.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255           24      1.37%     99.20% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383            7      0.40%     99.60% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511            4      0.23%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639            1      0.06%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2560-2687            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         1752                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         1751                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.129069                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    17.034867                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.932405                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16         1106     63.16%     63.16% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           12      0.69%     63.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          435     24.84%     88.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19           45      2.57%     91.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20           33      1.88%     93.15% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           38      2.17%     95.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22           19      1.09%     96.40% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23           21      1.20%     97.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24           17      0.97%     98.57% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25           10      0.57%     99.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26           14      0.80%     99.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::27            1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         1751                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ               1792                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            3865728                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         1921664                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         23536174.73008589                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         11699897.06376542                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             164246219370                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1816320.38                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcache.prefetcher       201024                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher      2735680                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        72128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       855104                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      1919872                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcache.prefetcher 1223918.493215452647                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 16655968.160615893081                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 439145.540227257297                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 5206232.087822878733                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 11688986.615561015904                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcache.prefetcher         3141                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher        42746                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1127                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        13388                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        30026                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcache.prefetcher    239258343                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher   2375497548                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     27293932                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    623456510                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3817587340821                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcache.prefetcher     76172.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     55572.39                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     24218.22                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     46568.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 127142721.00                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcache.prefetcher       201024                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher      2735744                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        72128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       856832                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      3865728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        72128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        72128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      1921664                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      1921664                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcache.prefetcher         3141                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher        42746                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1127                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        13388                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        60402                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        30026                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        30026                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcache.prefetcher      1223918                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     16656358                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       439146                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data      5216753                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     23536175                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       439146                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       439146                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     11699897                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     11699897                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     11699897                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcache.prefetcher      1223918                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     16656358                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       439146                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data      5216753                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     35236072                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           60374                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          29998                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         3461                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         3654                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         3506                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         3596                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         3610                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         3738                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         4171                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         3531                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         3453                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         3634                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         3488                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         3661                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12         4062                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13         4575                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         4641                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         3593                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1616                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1950                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         1821                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1695                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         1962                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1775                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1887                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         1935                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8         1566                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1986                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1833                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1803                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         2059                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1923                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         2148                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         2039                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         2133493833                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        301870000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    3265506333                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           35337.96                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      54087.96                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          38525                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         24598                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        63.81                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        82.00                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        27241                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   212.256525                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   119.535825                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   280.285134                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        17133     62.89%     62.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         3835     14.08%     76.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         1206      4.43%     81.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          737      2.71%     84.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         1302      4.78%     88.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          522      1.92%     90.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          467      1.71%     92.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          421      1.55%     94.06% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1618      5.94%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        27241                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead      3863936                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten      1919872                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          23.525264                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          11.688987                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.28                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.18                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.09                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          69.85                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     92291640                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     49031400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    208966380                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy     76420800                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 12965216160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  14959315410                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  50473235040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  78824476830                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   479.916502                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 131046106058                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   5484440000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  27715685300                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    102266220                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy     54336810                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    222103980                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy     80147880                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 12965216160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  15575281920                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  49954526400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  78953879370                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   480.704359                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 129688144315                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   5484440000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  29073647043                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        493231926                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               3.581084                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.279245                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts    137732584                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    240462500                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     3.581084                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.279245                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts       281462                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    239951507                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     51243792                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     16932873                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       271934      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    155126253     64.51%     64.62% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult     16777904      6.98%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         1407      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd         2169      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd        98698      0.04%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu         2380      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          896      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc         3994      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift          200      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     51241276     21.31%     92.96% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     16862433      7.01%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         2516      0.00%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite        70440      0.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    240462500                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     17446211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     17438882                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         7291                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     17428209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        17964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         5458                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         5453                       # Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns        10911                       # Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 493231925.996997                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     68176665                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses       281462                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads       579894                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites       209783                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses    239951507                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads    375157054                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    188213305                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     68176665                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads    103014324                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts    137732584                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps    240462500                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.279245                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     17446211                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.035371                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses     51243795                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     16932874                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses         2913                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses          619                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172233233                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          167                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 164246231358                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           38                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
