ARM GAS  /tmp/ccahYAmQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_Z41__static_initialization_and_destruction_0ii:
  26              		.fnstart
  27              	.LVL0:
  28              	.LFB126:
  29              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****  ******************************************************************************
   4:Core/Src/main.cpp ****  * @file           : main.c
   5:Core/Src/main.cpp ****  * @brief          : Main program body
   6:Core/Src/main.cpp ****  ******************************************************************************
   7:Core/Src/main.cpp ****  * @attention
   8:Core/Src/main.cpp ****  *
   9:Core/Src/main.cpp ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.cpp ****  * All rights reserved.
  11:Core/Src/main.cpp ****  *
  12:Core/Src/main.cpp ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.cpp ****  * in the root directory of this software component.
  14:Core/Src/main.cpp ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.cpp ****  *
  16:Core/Src/main.cpp ****  ******************************************************************************
  17:Core/Src/main.cpp ****  */
  18:Core/Src/main.cpp **** /* USER CODE END Header */
  19:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.cpp **** #include "main.h"
  21:Core/Src/main.cpp **** #include "usart.h"
  22:Core/Src/main.cpp **** #include "gpio.h"
  23:Core/Src/main.cpp **** 
  24:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.cpp **** #include "app.hpp"
  27:Core/Src/main.cpp **** /* USER CODE END Includes */
  28:Core/Src/main.cpp **** 
  29:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccahYAmQ.s 			page 2


  30:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.cpp **** 
  32:Core/Src/main.cpp **** /* USER CODE END PTD */
  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* USER CODE END PD */
  38:Core/Src/main.cpp **** 
  39:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* USER CODE END PM */
  43:Core/Src/main.cpp **** 
  44:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** /* USER CODE END PV */
  49:Core/Src/main.cpp **** 
  50:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.cpp **** void SystemClock_Config(void);
  52:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** /* USER CODE END PFP */
  55:Core/Src/main.cpp **** 
  56:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.cpp **** App app;
  59:Core/Src/main.cpp **** /* USER CODE END 0 */
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** /**
  62:Core/Src/main.cpp ****  * @brief  The application entry point.
  63:Core/Src/main.cpp ****  * @retval int
  64:Core/Src/main.cpp ****  */
  65:Core/Src/main.cpp **** int main(void)
  66:Core/Src/main.cpp **** {
  67:Core/Src/main.cpp **** 
  68:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp ****   /* USER CODE END 1 */
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.cpp **** 
  74:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.cpp ****   HAL_Init();
  76:Core/Src/main.cpp **** 
  77:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.cpp **** 
  79:Core/Src/main.cpp ****   /* USER CODE END Init */
  80:Core/Src/main.cpp **** 
  81:Core/Src/main.cpp ****   /* Configure the system clock */
  82:Core/Src/main.cpp ****   SystemClock_Config();
  83:Core/Src/main.cpp **** 
  84:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.cpp **** 
  86:Core/Src/main.cpp ****   /* USER CODE END SysInit */
ARM GAS  /tmp/ccahYAmQ.s 			page 3


  87:Core/Src/main.cpp **** 
  88:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
  89:Core/Src/main.cpp ****   MX_GPIO_Init();
  90:Core/Src/main.cpp ****   MX_USART1_UART_Init();
  91:Core/Src/main.cpp ****   MX_USART2_UART_Init();
  92:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.cpp ****   app.setup();
  94:Core/Src/main.cpp ****   /* USER CODE END 2 */
  95:Core/Src/main.cpp **** 
  96:Core/Src/main.cpp ****   /* Infinite loop */
  97:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.cpp ****   while (1)
  99:Core/Src/main.cpp ****   {
 100:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 101:Core/Src/main.cpp **** 
 102:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.cpp ****     app.loop();
 104:Core/Src/main.cpp ****   }
 105:Core/Src/main.cpp ****   /* USER CODE END 3 */
 106:Core/Src/main.cpp **** }
 107:Core/Src/main.cpp **** 
 108:Core/Src/main.cpp **** /**
 109:Core/Src/main.cpp ****  * @brief System Clock Configuration
 110:Core/Src/main.cpp ****  * @retval None
 111:Core/Src/main.cpp ****  */
 112:Core/Src/main.cpp **** void SystemClock_Config(void)
 113:Core/Src/main.cpp **** {
 114:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 119:Core/Src/main.cpp ****    * in the RCC_OscInitTypeDef structure.
 120:Core/Src/main.cpp ****    */
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 127:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 128:Core/Src/main.cpp ****   {
 129:Core/Src/main.cpp ****     Error_Handler();
 130:Core/Src/main.cpp ****   }
 131:Core/Src/main.cpp **** 
 132:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 133:Core/Src/main.cpp ****    */
 134:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 135:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 136:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:Core/Src/main.cpp **** 
 140:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 141:Core/Src/main.cpp ****   {
 142:Core/Src/main.cpp ****     Error_Handler();
 143:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccahYAmQ.s 			page 4


 144:Core/Src/main.cpp ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 145:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 146:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 147:Core/Src/main.cpp ****   {
 148:Core/Src/main.cpp ****     Error_Handler();
 149:Core/Src/main.cpp ****   }
 150:Core/Src/main.cpp **** }
 151:Core/Src/main.cpp **** 
 152:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 153:Core/Src/main.cpp **** 
 154:Core/Src/main.cpp **** /* USER CODE END 4 */
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp **** /**
 157:Core/Src/main.cpp ****  * @brief  This function is executed in case of error occurrence.
 158:Core/Src/main.cpp ****  * @retval None
 159:Core/Src/main.cpp ****  */
 160:Core/Src/main.cpp **** void Error_Handler(void)
 161:Core/Src/main.cpp **** {
 162:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 163:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 164:Core/Src/main.cpp ****   __disable_irq();
 165:Core/Src/main.cpp ****   while (1)
 166:Core/Src/main.cpp ****   {
 167:Core/Src/main.cpp ****   }
 168:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 169:Core/Src/main.cpp **** }
  30              		.loc 1 169 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 169 1 is_stmt 0 view .LVU1
  35 0000 0128     		cmp	r0, #1
  36 0002 00D0     		beq	.L7
  37 0004 7047     		bx	lr
  38              	.L7:
  39              		.loc 1 169 1 discriminator 1 view .LVU2
  40 0006 08B5     		push	{r3, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 3, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 169 1 discriminator 1 view .LVU3
  46 0008 4FF6FF73 		movw	r3, #65535
  47 000c 9942     		cmp	r1, r3
  48 000e 00D0     		beq	.L8
  49              	.LVL1:
  50              	.L1:
  51              		.loc 1 169 1 view .LVU4
  52 0010 08BD     		pop	{r3, pc}
  53              	.LVL2:
  54              	.L8:
  58:Core/Src/main.cpp **** /* USER CODE END 0 */
  55              		.loc 1 58 5 view .LVU5
  56 0012 0248     		ldr	r0, .L9
  57              	.LVL3:
  58:Core/Src/main.cpp **** /* USER CODE END 0 */
  58              		.loc 1 58 5 view .LVU6
ARM GAS  /tmp/ccahYAmQ.s 			page 5


  59 0014 FFF7FEFF 		bl	_ZN3AppC1Ev
  60              	.LVL4:
  61              		.loc 1 169 1 view .LVU7
  62 0018 FAE7     		b	.L1
  63              	.L10:
  64 001a 00BF     		.align	2
  65              	.L9:
  66 001c 00000000 		.word	.LANCHOR0
  67              		.cfi_endproc
  68              	.LFE126:
  69              		.cantunwind
  70              		.fnend
  72              		.section	.text.Error_Handler,"ax",%progbits
  73              		.align	1
  74              		.global	Error_Handler
  75              		.syntax unified
  76              		.thumb
  77              		.thumb_func
  78              		.fpu fpv4-sp-d16
  80              	Error_Handler:
  81              		.fnstart
  82              	.LFB125:
 161:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
  83              		.loc 1 161 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ Volatile: function does not return.
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		@ link register save eliminated.
 164:Core/Src/main.cpp ****   while (1)
  89              		.loc 1 164 3 view .LVU9
  90              	.LBB4:
  91              	.LBI4:
  92              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccahYAmQ.s 			page 6


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccahYAmQ.s 			page 7


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /tmp/ccahYAmQ.s 			page 8


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  93              		.loc 2 140 27 view .LVU10
  94              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  95              		.loc 2 142 3 view .LVU11
  96              		.syntax unified
  97              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  98 0000 72B6     		cpsid i
  99              	@ 0 "" 2
 100              		.thumb
 101              		.syntax unified
 102              	.L12:
 103              	.LBE5:
 104              	.LBE4:
 165:Core/Src/main.cpp ****   {
 105              		.loc 1 165 3 discriminator 1 view .LVU12
 165:Core/Src/main.cpp ****   {
 106              		.loc 1 165 3 discriminator 1 view .LVU13
 107 0002 FEE7     		b	.L12
 108              		.cfi_endproc
 109              	.LFE125:
 110              		.cantunwind
 111              		.fnend
 113              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 114              		.align	1
 115              		.global	_Z18SystemClock_Configv
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu fpv4-sp-d16
 121              	_Z18SystemClock_Configv:
 122              		.fnstart
 123              	.LFB124:
 113:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124              		.loc 1 113 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 88
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              		.save {lr}
 130              	.LCFI1:
 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 14, -4
 133              		.pad #92
 134 0002 97B0     		sub	sp, sp, #92
 135              	.LCFI2:
 136              		.cfi_def_cfa_offset 96
 114:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 137              		.loc 1 114 3 view .LVU15
 114:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138              		.loc 1 114 22 is_stmt 0 view .LVU16
 139 0004 2822     		movs	r2, #40
 140 0006 0021     		movs	r1, #0
 141 0008 0CA8     		add	r0, sp, #48
ARM GAS  /tmp/ccahYAmQ.s 			page 9


 142 000a FFF7FEFF 		bl	memset
 143              	.LVL5:
 115:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 144              		.loc 1 115 3 is_stmt 1 view .LVU17
 115:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 145              		.loc 1 115 22 is_stmt 0 view .LVU18
 146 000e 0023     		movs	r3, #0
 147 0010 0793     		str	r3, [sp, #28]
 148 0012 0893     		str	r3, [sp, #32]
 149 0014 0993     		str	r3, [sp, #36]
 150 0016 0A93     		str	r3, [sp, #40]
 151 0018 0B93     		str	r3, [sp, #44]
 116:Core/Src/main.cpp **** 
 152              		.loc 1 116 3 is_stmt 1 view .LVU19
 116:Core/Src/main.cpp **** 
 153              		.loc 1 116 28 is_stmt 0 view .LVU20
 154 001a 0193     		str	r3, [sp, #4]
 155 001c 0293     		str	r3, [sp, #8]
 156 001e 0393     		str	r3, [sp, #12]
 157 0020 0493     		str	r3, [sp, #16]
 158 0022 0593     		str	r3, [sp, #20]
 159 0024 0693     		str	r3, [sp, #24]
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 160              		.loc 1 121 3 is_stmt 1 view .LVU21
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 161              		.loc 1 121 36 is_stmt 0 view .LVU22
 162 0026 0223     		movs	r3, #2
 163 0028 0C93     		str	r3, [sp, #48]
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 164              		.loc 1 122 3 is_stmt 1 view .LVU23
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 165              		.loc 1 122 30 is_stmt 0 view .LVU24
 166 002a 0122     		movs	r2, #1
 167 002c 1092     		str	r2, [sp, #64]
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 168              		.loc 1 123 3 is_stmt 1 view .LVU25
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 169              		.loc 1 123 41 is_stmt 0 view .LVU26
 170 002e 1022     		movs	r2, #16
 171 0030 1192     		str	r2, [sp, #68]
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 172              		.loc 1 124 3 is_stmt 1 view .LVU27
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 173              		.loc 1 124 34 is_stmt 0 view .LVU28
 174 0032 1393     		str	r3, [sp, #76]
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 175              		.loc 1 125 3 is_stmt 1 view .LVU29
 126:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 176              		.loc 1 126 3 view .LVU30
 126:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 177              		.loc 1 126 32 is_stmt 0 view .LVU31
 178 0034 4FF46013 		mov	r3, #3670016
 179 0038 1593     		str	r3, [sp, #84]
 127:Core/Src/main.cpp ****   {
 180              		.loc 1 127 3 is_stmt 1 view .LVU32
 127:Core/Src/main.cpp ****   {
 181              		.loc 1 127 24 is_stmt 0 view .LVU33
ARM GAS  /tmp/ccahYAmQ.s 			page 10


 182 003a 0CA8     		add	r0, sp, #48
 183 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 184              	.LVL6:
 127:Core/Src/main.cpp ****   {
 185              		.loc 1 127 3 view .LVU34
 186 0040 C0B9     		cbnz	r0, .L18
 134:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 187              		.loc 1 134 3 is_stmt 1 view .LVU35
 134:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 188              		.loc 1 134 31 is_stmt 0 view .LVU36
 189 0042 0F23     		movs	r3, #15
 190 0044 0793     		str	r3, [sp, #28]
 135:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 191              		.loc 1 135 3 is_stmt 1 view .LVU37
 135:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 192              		.loc 1 135 34 is_stmt 0 view .LVU38
 193 0046 0221     		movs	r1, #2
 194 0048 0891     		str	r1, [sp, #32]
 136:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 195              		.loc 1 136 3 is_stmt 1 view .LVU39
 136:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 196              		.loc 1 136 35 is_stmt 0 view .LVU40
 197 004a 0023     		movs	r3, #0
 198 004c 0993     		str	r3, [sp, #36]
 137:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 199              		.loc 1 137 3 is_stmt 1 view .LVU41
 137:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 200              		.loc 1 137 36 is_stmt 0 view .LVU42
 201 004e 4FF48062 		mov	r2, #1024
 202 0052 0A92     		str	r2, [sp, #40]
 138:Core/Src/main.cpp **** 
 203              		.loc 1 138 3 is_stmt 1 view .LVU43
 138:Core/Src/main.cpp **** 
 204              		.loc 1 138 36 is_stmt 0 view .LVU44
 205 0054 0B93     		str	r3, [sp, #44]
 140:Core/Src/main.cpp ****   {
 206              		.loc 1 140 3 is_stmt 1 view .LVU45
 140:Core/Src/main.cpp ****   {
 207              		.loc 1 140 26 is_stmt 0 view .LVU46
 208 0056 07A8     		add	r0, sp, #28
 209 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 210              	.LVL7:
 140:Core/Src/main.cpp ****   {
 211              		.loc 1 140 3 view .LVU47
 212 005c 60B9     		cbnz	r0, .L19
 144:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 213              		.loc 1 144 3 is_stmt 1 view .LVU48
 144:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 214              		.loc 1 144 38 is_stmt 0 view .LVU49
 215 005e 0123     		movs	r3, #1
 216 0060 0193     		str	r3, [sp, #4]
 145:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 217              		.loc 1 145 3 is_stmt 1 view .LVU50
 145:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 218              		.loc 1 145 38 is_stmt 0 view .LVU51
 219 0062 0023     		movs	r3, #0
 220 0064 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccahYAmQ.s 			page 11


 146:Core/Src/main.cpp ****   {
 221              		.loc 1 146 3 is_stmt 1 view .LVU52
 146:Core/Src/main.cpp ****   {
 222              		.loc 1 146 32 is_stmt 0 view .LVU53
 223 0066 01A8     		add	r0, sp, #4
 224 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 225              	.LVL8:
 146:Core/Src/main.cpp ****   {
 226              		.loc 1 146 3 view .LVU54
 227 006c 30B9     		cbnz	r0, .L20
 150:Core/Src/main.cpp **** 
 228              		.loc 1 150 1 view .LVU55
 229 006e 17B0     		add	sp, sp, #92
 230              	.LCFI3:
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 4
 233              		@ sp needed
 234 0070 5DF804FB 		ldr	pc, [sp], #4
 235              	.L18:
 236              	.LCFI4:
 237              		.cfi_restore_state
 129:Core/Src/main.cpp ****   }
 238              		.loc 1 129 5 is_stmt 1 view .LVU56
 129:Core/Src/main.cpp ****   }
 239              		.loc 1 129 18 is_stmt 0 view .LVU57
 240 0074 FFF7FEFF 		bl	Error_Handler
 241              	.LVL9:
 242              	.L19:
 142:Core/Src/main.cpp ****   }
 243              		.loc 1 142 5 is_stmt 1 view .LVU58
 142:Core/Src/main.cpp ****   }
 244              		.loc 1 142 18 is_stmt 0 view .LVU59
 245 0078 FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247              	.L20:
 148:Core/Src/main.cpp ****   }
 248              		.loc 1 148 5 is_stmt 1 view .LVU60
 148:Core/Src/main.cpp ****   }
 249              		.loc 1 148 18 is_stmt 0 view .LVU61
 250 007c FFF7FEFF 		bl	Error_Handler
 251              	.LVL11:
 252              		.cfi_endproc
 253              	.LFE124:
 254              		.fnend
 256              		.section	.text.main,"ax",%progbits
 257              		.align	1
 258              		.global	main
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu fpv4-sp-d16
 264              	main:
 265              		.fnstart
 266              	.LFB123:
  66:Core/Src/main.cpp **** 
 267              		.loc 1 66 1 is_stmt 1 view -0
 268              		.cfi_startproc
ARM GAS  /tmp/ccahYAmQ.s 			page 12


 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 08B5     		push	{r3, lr}
 272              		.save {r3, lr}
 273              	.LCFI5:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
  75:Core/Src/main.cpp **** 
 277              		.loc 1 75 3 view .LVU63
  75:Core/Src/main.cpp **** 
 278              		.loc 1 75 11 is_stmt 0 view .LVU64
 279 0002 FFF7FEFF 		bl	HAL_Init
 280              	.LVL12:
  82:Core/Src/main.cpp **** 
 281              		.loc 1 82 3 is_stmt 1 view .LVU65
  82:Core/Src/main.cpp **** 
 282              		.loc 1 82 21 is_stmt 0 view .LVU66
 283 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 284              	.LVL13:
  89:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 285              		.loc 1 89 3 is_stmt 1 view .LVU67
  89:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 286              		.loc 1 89 15 is_stmt 0 view .LVU68
 287 000a FFF7FEFF 		bl	MX_GPIO_Init
 288              	.LVL14:
  90:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 289              		.loc 1 90 3 is_stmt 1 view .LVU69
  90:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 290              		.loc 1 90 22 is_stmt 0 view .LVU70
 291 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 292              	.LVL15:
  91:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 293              		.loc 1 91 3 is_stmt 1 view .LVU71
  91:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 294              		.loc 1 91 22 is_stmt 0 view .LVU72
 295 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 296              	.LVL16:
  93:Core/Src/main.cpp ****   /* USER CODE END 2 */
 297              		.loc 1 93 3 is_stmt 1 view .LVU73
  93:Core/Src/main.cpp ****   /* USER CODE END 2 */
 298              		.loc 1 93 12 is_stmt 0 view .LVU74
 299 0016 0348     		ldr	r0, .L24
 300 0018 FFF7FEFF 		bl	_ZN3App5setupEv
 301              	.LVL17:
 302              	.L22:
  98:Core/Src/main.cpp ****   {
 303              		.loc 1 98 3 is_stmt 1 discriminator 1 view .LVU75
 103:Core/Src/main.cpp ****   }
 304              		.loc 1 103 5 discriminator 1 view .LVU76
 103:Core/Src/main.cpp ****   }
 305              		.loc 1 103 13 is_stmt 0 discriminator 1 view .LVU77
 306 001c 0148     		ldr	r0, .L24
 307 001e FFF7FEFF 		bl	_ZN3App4loopEv
 308              	.LVL18:
  98:Core/Src/main.cpp ****   {
 309              		.loc 1 98 3 is_stmt 1 discriminator 1 view .LVU78
ARM GAS  /tmp/ccahYAmQ.s 			page 13


 310 0022 FBE7     		b	.L22
 311              	.L25:
 312              		.align	2
 313              	.L24:
 314 0024 00000000 		.word	.LANCHOR0
 315              		.cfi_endproc
 316              	.LFE123:
 317              		.fnend
 319              		.section	.text._GLOBAL__sub_I_app,"ax",%progbits
 320              		.align	1
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	_GLOBAL__sub_I_app:
 327              		.fnstart
 328              	.LFB127:
 329              		.loc 1 169 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI6:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 338              		.loc 1 169 1 is_stmt 0 view .LVU80
 339 0002 4FF6FF71 		movw	r1, #65535
 340 0006 0120     		movs	r0, #1
 341 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 342              	.LVL19:
 343 000c 08BD     		pop	{r3, pc}
 344              		.cfi_endproc
 345              	.LFE127:
 346              		.cantunwind
 347              		.fnend
 349              		.section	.init_array,"aw",%init_array
 350              		.align	2
 351 0000 00000000 		.word	_GLOBAL__sub_I_app(target1)
 352              		.global	app
 353              		.section	.bss.app,"aw",%nobits
 354              		.align	2
 355              		.set	.LANCHOR0,. + 0
 358              	app:
 359 0000 00000000 		.space	4
 360              		.text
 361              	.Letext0:
 362              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 363              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 364              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 365              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 366              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 367              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 368              		.file 9 "App/Inc/app.hpp"
 369              		.file 10 "Core/Inc/gpio.h"
 370              		.file 11 "Core/Inc/usart.h"
ARM GAS  /tmp/ccahYAmQ.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccahYAmQ.s:18     .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccahYAmQ.s:25     .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccahYAmQ.s:66     .text._Z41__static_initialization_and_destruction_0ii:000000000000001c $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccahYAmQ.s:73     .text.Error_Handler:0000000000000000 $t
     /tmp/ccahYAmQ.s:80     .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccahYAmQ.s:114    .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccahYAmQ.s:121    .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccahYAmQ.s:257    .text.main:0000000000000000 $t
     /tmp/ccahYAmQ.s:264    .text.main:0000000000000000 main
     /tmp/ccahYAmQ.s:314    .text.main:0000000000000024 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccahYAmQ.s:320    .text._GLOBAL__sub_I_app:0000000000000000 $t
     /tmp/ccahYAmQ.s:326    .text._GLOBAL__sub_I_app:0000000000000000 _GLOBAL__sub_I_app
.ARM.exidx.text._GLOBAL__sub_I_app:0000000000000000 $d
     /tmp/ccahYAmQ.s:350    .init_array:0000000000000000 $d
     /tmp/ccahYAmQ.s:358    .bss.app:0000000000000000 app
     /tmp/ccahYAmQ.s:354    .bss.app:0000000000000000 $d

UNDEFINED SYMBOLS
_ZN3AppC1Ev
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_unwind_cpp_pr0
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
_ZN3App5setupEv
_ZN3App4loopEv
__aeabi_unwind_cpp_pr1
