parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "E:\robot\project\xilinx_fpga_class\hls\lab4\prj\fir\fir\hls\csim\code_analyzer\output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location E:\robot\project\xilinx_fpga_class\hls\lab4\prj\fir
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location E:\robot\project\xilinx_fpga_class\hls\lab4\prj\fir\fir\hls\csim\code_analyzer\.internal\instrument\app_0\annotated.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: E:\vitis\Vitis\2024.2\vcxx\data\platform\logic\zynquplus.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 117120, FFs: 234240, DSPs: 1248, BRAMs: 288, URAMs: 64)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 117120, FFs: 234240, DSPs: 1248, BRAMs: 288, URAMs: 64)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: fir
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "E:\robot\project\xilinx_fpga_class\hls\lab4\prj\fir\fir\hls\csim\code_analyzer\.internal\dataflow\0\recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              10 <- {10}
                              11 <- {11}
                              13 <- {12}
                              14 <- {15}
                              16 <- {15}
                              17 <- {12}
                              18 <- {19}
                              20 <- {19}
                              22 <- {12}
                              23 <- {10}
                            
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'shift_reg' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:43:0 VariableId 1
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 58 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'y' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:32:0 VariableId 10
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:33:0 VariableId 11
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:38:0 VariableId 12
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 59 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:38:0 VariableId 13
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 207
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  59 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:44:0 VariableId 14
                                  ElementBitsize=38
                                  IsHlsStream=no
                                  FunctionId= 207
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:44:0 VariableId 15
                                  ElementBitsize=38
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:38:0 VariableId 17
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 208
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  59 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:44:0 VariableId 18
                                  ElementBitsize=38
                                  IsHlsStream=no
                                  FunctionId= 208
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:44:0 VariableId 19
                                  ElementBitsize=38
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:33:0 VariableId 21
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'y' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:32:0 VariableId 23
                                  ElementBitsize=16
                                  IsHlsStream=no
                                  FunctionId= 209
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:44:0 VariableId 34
                                  ElementBitsize=38
                                  IsHlsStream=no
                                  FunctionId= 208
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 1 is mapped to the object with value: 1
                             Object with value: 12 is mapped to the object with value: 12
                             Object with value: 13 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 15
                             Object with value: 17 is mapped to the object with value: 12
                             Object with value: 18 is mapped to the object with value: 19
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 2, Label=loop, Trip Count: (Static=57, Dynamic [x68]), Loc=E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:48:9, Vars=1,12,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 2, Label=loop, Trip Count: (Static=57, Dynamic [x68]), Loc=E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:48:9, Vars=1,12,
                            
parallelismSelector::VERBO: Function 'fir' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F206_R2_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F206_R3_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T5_F206_R15_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 2, Label=loop, Trip Count: (Static=57, Dynamic [x68]), Loc=E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:48:9, Vars=1,12,
                            
parallelismSelector::VERBO: Max iterations for loop 2 are 57
parallelismSelector::VERBO:  - loop 2 is "E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c":48:9
parallelismSelector::VERBO: Partitioning variable 'shift_reg' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:43:0 VariableId 1
parallelismSelector::VERBO: Partitioning variable 'c' E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:38:0 VariableId 12
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 3, 19, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 3, 19, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 2, Label=loop, Trip Count: (Static=57, Dynamic [x68]), Loc=E:/robot/project/xilinx_fpga_class/hls/lab4\fir.c:48:9, Vars=1,12,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 3, 19, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 3, 19, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 206
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=15
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=11
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=10
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=1
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=12
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 3, 19, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Removing unroll factor 3 from loop 2 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 19 from loop 2 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 29 complete} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 57, unroll/pipeline with factors 3, 19 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- unroll with factors 1 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- unroll with factors 1 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName shift_reg) (VariableId 1)
                            Partition {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- unroll with factors 1 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                            Partition {dim 0: cyclic 1} (VariableId 12)
                            +- unroll with factors 1 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=207) (13->12)(14->15)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 13 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 15
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F206_R2_Atomic" (FunctionId 207):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F206_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso1 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: newFuncRoot_iso0, newFuncRoot_iso1, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=208) (17->12)(18->19)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 17 is mapped to the object with value: 12
                             Object with value: 18 is mapped to the object with value: 19
                            
parallelismSelector::VERBO: Analyzing Loop "loop" (LoopId 2):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 2 Label: loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 2:22 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:0 -> 2:4 -> 2:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F206_R3_Loop" (FunctionId 208):
parallelismSelector::VERBO:         LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 114
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 2): 114
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F206_R3_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 115}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 115}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 115}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end, for.body
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=209) (23->10)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 23 is mapped to the object with value: 10
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F206_R15_Atomic" (FunctionId 209):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F206_R15_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 206):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: fir
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 121}
parallelismSelector::VERBO:          - EndCycles: for.end_iso4 -> {1: 123}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 123}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 123}
parallelismSelector::VERBO:        - Critical path: codeRepl1, for.end_iso4, codeRepl, codeRepl2, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 114
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: fir : 206
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=207) (13->12)(14->15)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 13 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 15
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F206_R2_Atomic : 207
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=208) (17->12)(18->19)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 17 is mapped to the object with value: 12
                             Object with value: 18 is mapped to the object with value: 19
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F206_R3_Loop : 208
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 2
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {2: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 142 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 58 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 142 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=209) (23->10)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 23 is mapped to the object with value: 10
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F206_R15_Atomic : 209
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 38 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 38 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1
parallelismSelector::VERBO:     Array bits: 928. Elements: 58. Element bits: 16
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 232 LUTs and 928 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 12
parallelismSelector::VERBO:     Array bits: 944. Elements: 59. Element bits: 16
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 236 LUTs and 944 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                               +- Penalty on LoopId 2: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 12)
                            +- unroll with factors 1 (LoopId 2 [loop]), min-max latency/interval: {unroll 1: lat/intv 114}
                               +- Access to VariableId 1: {1: lat/intv 0} (unroll: latency/interval)
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 123 intv 124, min-max area:  LUTs: 648 FFs: 1872 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 648, FFs: 1872, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 648, FFs: 1872, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                            Partition {dim 0: cyclic 1} (VariableId 12)
                            +- unroll with factors 1 (Label loop) (LoopId 2)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=207) (13->12)(14->15)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 13 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 15
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F206_R2_Atomic" (FunctionId 207):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F206_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso1 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 3}
parallelismSelector::VERBO:        - Critical path: newFuncRoot_iso0, newFuncRoot_iso1, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=208) (17->12)(18->19)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 17 is mapped to the object with value: 12
                             Object with value: 18 is mapped to the object with value: 19
                            
parallelismSelector::VERBO: Analyzing Loop "loop" (LoopId 2):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 2 Label: loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 2:22 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:0 -> 2:4 -> 2:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F206_R3_Loop" (FunctionId 208):
parallelismSelector::VERBO:         LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 114
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 2): 114
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F206_R3_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 115}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 115}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 115}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end, for.body
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=209) (23->10)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 23 is mapped to the object with value: 10
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F206_R15_Atomic" (FunctionId 209):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F206_R15_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 206):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: fir
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 121}
parallelismSelector::VERBO:          - EndCycles: for.end_iso4 -> {1: 123}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 123}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 123}
parallelismSelector::VERBO:        - Critical path: codeRepl1, for.end_iso4, codeRepl, codeRepl2, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 2, Label: loop, TC: 57, IL: {1: 2}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 114
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: fir : 206
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=207) (13->12)(14->15)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 13 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 15
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F206_R2_Atomic : 207
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=208) (17->12)(18->19)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 17 is mapped to the object with value: 12
                             Object with value: 18 is mapped to the object with value: 19
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F206_R3_Loop : 208
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 2
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {2: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 142 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 58 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 142 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=209) (23->10)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 23 is mapped to the object with value: 10
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F206_R15_Atomic : 209
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 38 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 38 FFs: 0 DSPs: 1 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1
parallelismSelector::VERBO:     Array bits: 928. Elements: 58. Element bits: 16
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 232 LUTs and 928 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 12
parallelismSelector::VERBO:     Array bits: 944. Elements: 59. Element bits: 16
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 236 LUTs and 944 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 2:
parallelismSelector::VERBO:     Circuit: { acc.02 add }, Cycles: 1
parallelismSelector::VERBO:     Circuit: { i.03 sub }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 1 (shift_reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 17 (c):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 57 - 57
parallelismSelector::VERBO:     II: 2 - 2
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 206:
parallelismSelector::VERBO:     Interval: 124 - 124
                                Latency: 123 - 123
parallelismSelector::VERBO: Function with Id 207:
parallelismSelector::VERBO:     Interval: 4 - 4
                                Latency: 3 - 3
parallelismSelector::VERBO: Function with Id 208:
parallelismSelector::VERBO:     Interval: 116 - 116
                                Latency: 115 - 115
parallelismSelector::VERBO: Function with Id 209:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
