ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_pool_q7_HWC.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.compare_and_replace_if_larger_q7,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	compare_and_replace_if_larger_q7:
  26              	.LVL0:
  27              	.LFB150:
  28              		.file 1 ".//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c"
   1:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** /*
   2:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   3:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
   4:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * SPDX-License-Identifier: Apache-2.0
   5:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
   6:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * not use this file except in compliance with the License.
   8:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * You may obtain a copy of the License at
   9:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  10:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  12:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Unless required by applicable law or agreed to in writing, software
  13:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * See the License for the specific language governing permissions and
  16:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * limitations under the License.
  17:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  */
  18:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  19:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** /* ----------------------------------------------------------------------
  20:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Project:      CMSIS NN Library
  21:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Title:        arm_pool_q7_HWC.c
  22:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Description:  Pooling function implementations
  23:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  24:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * $Date:        17. January 2018
  25:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * $Revision:    V.1.0.0
  26:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  27:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * Target Processor:  Cortex-M cores
  28:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  29:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * -------------------------------------------------------------------- */
  30:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 2


  31:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #include "arm_math.h"
  32:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #include "arm_nnfunctions.h"
  33:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  34:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #if defined (ARM_MATH_DSP)
  35:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  36:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** /**
  37:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * @brief A few utility functions used by pooling functions
  38:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *
  39:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * 
  40:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  */
  41:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  42:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** static void buffer_scale_back_q15_to_q7(q15_t * buffer, q7_t * target, uint16_t length, uint16_t sc
  43:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
  44:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int       i;
  45:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i = 0; i < length; i++)
  47:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         target[i] = (q7_t) (buffer[i] / scale);
  49:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
  50:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** }
  51:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  52:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** static void compare_and_replace_if_larger_q7(q7_t * base,   // base data
  53:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                                              const q7_t * target,   // compare target
  54:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                                              const uint16_t length  // data length
  55:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     )
  56:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
  29              		.loc 1 56 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  57:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q7_t     *pIn = base;
  33              		.loc 1 57 5 view .LVU1
  58:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     const q7_t     *pCom = target;
  34              		.loc 1 58 5 view .LVU2
  59:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     union arm_nnword in;
  35              		.loc 1 59 5 view .LVU3
  60:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     union arm_nnword com;
  36              		.loc 1 60 5 view .LVU4
  61:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     uint16_t  cnt = length >> 2;
  37              		.loc 1 61 5 view .LVU5
  62:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  63:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
  38              		.loc 1 63 5 view .LVU6
  39              		.loc 1 63 11 view .LVU7
  56:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q7_t     *pIn = base;
  40              		.loc 1 56 1 is_stmt 0 view .LVU8
  41 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 36
  44              		.cfi_offset 4, -36
  45              		.cfi_offset 5, -32
  46              		.cfi_offset 6, -28
  47              		.cfi_offset 7, -24
  48              		.cfi_offset 8, -20
  49              		.cfi_offset 9, -16
  50              		.cfi_offset 10, -12
  51              		.cfi_offset 11, -8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 3


  52              		.cfi_offset 14, -4
  53              		.loc 1 63 11 view .LVU9
  54 0004 5FEA920E 		lsrs	lr, r2, #2
  56:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q7_t     *pIn = base;
  55              		.loc 1 56 1 view .LVU10
  56 0008 83B0     		sub	sp, sp, #12
  57              	.LCFI1:
  58              		.cfi_def_cfa_offset 48
  59              		.loc 1 63 11 view .LVU11
  60 000a 4AD0     		beq	.L11
  61 000c 0EF1FF3E 		add	lr, lr, #-1
  62 0010 051F     		subs	r5, r0, #4
  63 0012 1FFA8EFE 		uxth	lr, lr
  64 0016 0EF1010E 		add	lr, lr, #1
  65 001a 4FEA8E03 		lsl	r3, lr, #2
  66 001e 01EB8E0E 		add	lr, r1, lr, lsl #2
  67 0022 0193     		str	r3, [sp, #4]
  68              	.LVL1:
  69              	.L7:
  64:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
  65:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         in.word = *__SIMD32(pIn);
  70              		.loc 1 65 9 is_stmt 1 view .LVU12
  66:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         com.word = *__SIMD32(pCom)++;
  67:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  68:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         // if version
  69:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[0] > in.bytes[0])
  70:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[0] = com.bytes[0];
  71              		.loc 1 70 13 view .LVU13
  71:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[1] > in.bytes[1])
  72              		.loc 1 71 9 view .LVU14
  72:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[1] = com.bytes[1];
  73              		.loc 1 72 13 view .LVU15
  73:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[2] > in.bytes[2])
  74              		.loc 1 73 9 view .LVU16
  74:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[2] = com.bytes[2];
  75              		.loc 1 74 13 view .LVU17
  75:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[3] > in.bytes[3])
  76              		.loc 1 75 9 view .LVU18
  76:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[3] = com.bytes[3];
  77              		.loc 1 76 13 view .LVU19
  77:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  78:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         *__SIMD32(pIn)++ = in.word;
  78              		.loc 1 78 9 view .LVU20
  65:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         com.word = *__SIMD32(pCom)++;
  79              		.loc 1 65 19 is_stmt 0 view .LVU21
  80 0024 55F8043F 		ldr	r3, [r5, #4]!
  81              	.LVL2:
  66:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  82              		.loc 1 66 20 view .LVU22
  83 0028 51F8044B 		ldr	r4, [r1], #4
  84              	.LVL3:
  69:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[0] = com.bytes[0];
  85              		.loc 1 69 12 view .LVU23
  86 002c 4FFA83FB 		sxtb	fp, r3
  71:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[1] = com.bytes[1];
  87              		.loc 1 71 12 view .LVU24
  88 0030 43F3072A 		sbfx	r10, r3, #8, #8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 4


  89 0034 4FFA84FC 		sxtb	ip, r4
  90 0038 44F30727 		sbfx	r7, r4, #8, #8
  73:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[2] = com.bytes[2];
  91              		.loc 1 73 12 view .LVU25
  92 003c 43F30749 		sbfx	r9, r3, #16, #8
  75:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[3] = com.bytes[3];
  93              		.loc 1 75 12 view .LVU26
  94 0040 4FEA2368 		asr	r8, r3, #24
  66:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  95              		.loc 1 66 9 is_stmt 1 view .LVU27
  96              	.LVL4:
  69:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[0] = com.bytes[0];
  97              		.loc 1 69 9 view .LVU28
  69:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[0] = com.bytes[0];
  98              		.loc 1 69 12 is_stmt 0 view .LVU29
  99 0044 DC45     		cmp	ip, fp
 100 0046 44F30746 		sbfx	r6, r4, #16, #8
 101 004a 4FEA246B 		asr	fp, r4, #24
  70:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[1] > in.bytes[1])
 102              		.loc 1 70 25 view .LVU30
 103 004e C8BF     		it	gt
 104 0050 6CF30703 		bfigt	r3, ip, #0, #8
 105              	.LVL5:
  71:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[1] = com.bytes[1];
 106              		.loc 1 71 12 view .LVU31
 107 0054 BA45     		cmp	r10, r7
  72:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[2] > in.bytes[2])
 108              		.loc 1 72 25 view .LVU32
 109 0056 B8BF     		it	lt
 110 0058 67F30F23 		bfilt	r3, r7, #8, #8
  73:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[2] = com.bytes[2];
 111              		.loc 1 73 12 view .LVU33
 112 005c B145     		cmp	r9, r6
  74:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (com.bytes[3] > in.bytes[3])
 113              		.loc 1 74 25 view .LVU34
 114 005e B8BF     		it	lt
 115 0060 66F31743 		bfilt	r3, r6, #16, #8
  75:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             in.bytes[3] = com.bytes[3];
 116              		.loc 1 75 12 view .LVU35
 117 0064 B8EB246F 		cmp	r8, r4, asr #24
  76:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 118              		.loc 1 76 25 view .LVU36
 119 0068 B8BF     		it	lt
 120 006a 6BF31F63 		bfilt	r3, fp, #24, #8
  63:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 121              		.loc 1 63 11 view .LVU37
 122 006e 7145     		cmp	r1, lr
 123              		.loc 1 78 26 view .LVU38
 124 0070 2B60     		str	r3, [r5]
  79:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  80:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         cnt--;
 125              		.loc 1 80 9 is_stmt 1 view .LVU39
 126              	.LVL6:
  63:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 127              		.loc 1 63 11 view .LVU40
 128 0072 D7D1     		bne	.L7
 129 0074 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 5


 130              	.LVL7:
  63:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 131              		.loc 1 63 11 is_stmt 0 view .LVU41
 132 0076 1844     		add	r0, r0, r3
 133              	.LVL8:
 134              	.L2:
  81:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
  82:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  83:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     cnt = length & 0x3;
 135              		.loc 1 83 5 is_stmt 1 view .LVU42
  84:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
 136              		.loc 1 84 5 view .LVU43
 137              		.loc 1 84 11 view .LVU44
 138 0078 12F00302 		ands	r2, r2, #3
 139              	.LVL9:
 140              		.loc 1 84 11 is_stmt 0 view .LVU45
 141 007c 0ED0     		beq	.L1
 142 007e 013A     		subs	r2, r2, #1
 143              	.LVL10:
 144              		.loc 1 84 11 view .LVU46
 145 0080 0EF1FF33 		add	r3, lr, #-1
 146 0084 0138     		subs	r0, r0, #1
 147              	.LVL11:
 148              		.loc 1 84 11 view .LVU47
 149 0086 1EFA82FE 		uxtah	lr, lr, r2
 150              	.LVL12:
 151              	.L10:
  85:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
  86:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       if (*pCom > *pIn)
 152              		.loc 1 86 7 is_stmt 1 view .LVU48
  87:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       {
  88:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         *pIn = *pCom;
 153              		.loc 1 88 9 view .LVU49
  89:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       }
  90:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       pIn++;
 154              		.loc 1 90 7 view .LVU50
  86:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       {
 155              		.loc 1 86 11 is_stmt 0 view .LVU51
 156 008a 13F9012F 		ldrsb	r2, [r3, #1]!
 157              	.LVL13:
  91:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       pCom++;
 158              		.loc 1 91 7 is_stmt 1 view .LVU52
  92:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       cnt--;
 159              		.loc 1 92 7 view .LVU53
  84:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 160              		.loc 1 84 11 view .LVU54
  86:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       {
 161              		.loc 1 86 10 is_stmt 0 view .LVU55
 162 008e 10F9011F 		ldrsb	r1, [r0, #1]!
 163 0092 9142     		cmp	r1, r2
  88:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****       }
 164              		.loc 1 88 14 view .LVU56
 165 0094 B8BF     		it	lt
 166 0096 0270     		strblt	r2, [r0]
  84:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 167              		.loc 1 84 11 view .LVU57
 168 0098 7345     		cmp	r3, lr
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 6


 169 009a F6D1     		bne	.L10
 170              	.LVL14:
 171              	.L1:
  93:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
  94:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** }
 172              		.loc 1 94 1 view .LVU58
 173 009c 03B0     		add	sp, sp, #12
 174              	.LCFI2:
 175              		.cfi_remember_state
 176              		.cfi_def_cfa_offset 36
 177              		@ sp needed
 178 009e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 179              	.LVL15:
 180              	.L11:
 181              	.LCFI3:
 182              		.cfi_restore_state
  58:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     union arm_nnword in;
 183              		.loc 1 58 21 view .LVU59
 184 00a2 8E46     		mov	lr, r1
 185 00a4 E8E7     		b	.L2
 186              		.cfi_endproc
 187              	.LFE150:
 189 00a6 00BF     		.section	.text.accumulate_q7_to_q15,"ax",%progbits
 190              		.align	1
 191              		.p2align 2,,3
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu fpv5-d16
 197              	accumulate_q7_to_q15:
 198              	.LVL16:
 199              	.LFB151:
  95:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
  96:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** static void accumulate_q7_to_q15(q15_t * base, q7_t * target, const uint16_t length)
  97:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
 200              		.loc 1 97 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
  98:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q15_t    *pCnt = base;
 204              		.loc 1 98 5 view .LVU61
  99:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q7_t     *pV = target;
 205              		.loc 1 99 5 view .LVU62
 100:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q31_t     v1, v2, vo1, vo2;
 206              		.loc 1 100 5 view .LVU63
 101:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     uint16_t  cnt = length >> 2;
 207              		.loc 1 101 5 view .LVU64
 102:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q31_t     in;
 208              		.loc 1 102 5 view .LVU65
 103:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 104:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
 209              		.loc 1 104 5 view .LVU66
 210              		.loc 1 104 11 view .LVU67
 211 0000 5FEA920C 		lsrs	ip, r2, #2
  97:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q15_t    *pCnt = base;
 212              		.loc 1 97 1 is_stmt 0 view .LVU68
 213 0004 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 7


 214              	.LCFI4:
 215              		.cfi_def_cfa_offset 24
 216              		.cfi_offset 4, -24
 217              		.cfi_offset 5, -20
 218              		.cfi_offset 6, -16
 219              		.cfi_offset 7, -12
 220              		.cfi_offset 8, -8
 221              		.cfi_offset 14, -4
 222              		.loc 1 104 11 view .LVU69
 223 0008 3ED0     		beq	.L24
 224 000a 0CF1FF3C 		add	ip, ip, #-1
 225 000e 00F10804 		add	r4, r0, #8
 226              	.LBB19:
 105:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 106:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q31_t     value = *__SIMD32(pV)++;
 107:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         v1 = __SXTB16(__ROR(value, 8));
 108:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         v2 = __SXTB16(value);
 109:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #ifndef ARM_MATH_BIG_ENDIAN
 110:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 111:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo2 = __PKHTB(v1, v2, 16);
 227              		.loc 1 111 15 view .LVU70
 228 0012 1E4F     		ldr	r7, .L31
 229 0014 1FFA8CFC 		uxth	ip, ip
 230 0018 0CF1010C 		add	ip, ip, #1
 231 001c 01EB8C06 		add	r6, r1, ip, lsl #2
 232              	.LVL17:
 233              	.L21:
 106:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         v1 = __SXTB16(__ROR(value, 8));
 234              		.loc 1 106 9 is_stmt 1 view .LVU71
 107:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         v2 = __SXTB16(value);
 235              		.loc 1 107 9 view .LVU72
 107:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         v2 = __SXTB16(value);
 236              		.loc 1 107 14 is_stmt 0 view .LVU73
 237 0020 51F8045B 		ldr	r5, [r1], #4
 238              	.LVL18:
 239              	.LBB20:
 240              	.LBI20:
 241              		.file 2 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 8


  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 9


  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 10


 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 11


 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 12


 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 13


 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 14


 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 15


 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 16


 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 17


 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 18


 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 19


 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 20


 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 21


 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 22


 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 23


 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 24


 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 25


 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 242              		.loc 2 1021 31 is_stmt 1 view .LVU74
 243              	.LBB21:
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 244              		.loc 2 1023 3 view .LVU75
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 245              		.loc 2 1024 3 view .LVU76
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 246              		.loc 2 1028 3 view .LVU77
 247              		.loc 2 1028 3 is_stmt 0 view .LVU78
 248              	.LBE21:
 249              	.LBE20:
 250              	.LBB23:
 251              	.LBI23:
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 26


1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 27


1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 28


1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 29


1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 30


1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 31


1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 32


1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 33


1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 34


1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 35


1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 36


1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 37


1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 38


1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 39


1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 40


1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 41


1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 42


1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
 252              		.loc 2 1957 31 is_stmt 1 view .LVU79
 253              	.LBB24:
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 254              		.loc 2 1959 3 view .LVU80
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 255              		.loc 2 1961 3 view .LVU81
 256              	.LBE24:
 257              	.LBE23:
 258              	.LBB26:
 259              	.LBB22:
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 260              		.loc 2 1028 23 is_stmt 0 view .LVU82
 261 0024 4FEA3523 		ror	r3, r5, #8
 262              	.LVL19:
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 263              		.loc 2 1028 23 view .LVU83
 264              	.LBE22:
 265              	.LBE26:
 266              	.LBB27:
 267              	.LBB25:
 268              		.loc 2 1961 3 view .LVU84
 269              		.syntax unified
 270              	@ 1961 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 271 0028 2FFA83F3 		sxtb16 r3, r3
 272              	@ 0 "" 2
 273              	.LVL20:
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 274              		.loc 2 1962 3 is_stmt 1 view .LVU85
 275              		.loc 2 1962 3 is_stmt 0 view .LVU86
 276              		.thumb
 277              		.syntax unified
 278              	.LBE25:
 279              	.LBE27:
 108:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #ifndef ARM_MATH_BIG_ENDIAN
 280              		.loc 1 108 9 is_stmt 1 view .LVU87
 281              	.LBB28:
 282              	.LBI28:
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 283              		.loc 2 1957 31 view .LVU88
 284              	.LBB29:
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 285              		.loc 2 1959 3 view .LVU89
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 286              		.loc 2 1961 3 view .LVU90
 287              		.syntax unified
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 43


 288              	@ 1961 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 289 002c 2FFA85FE 		sxtb16 lr, r5
 290              	@ 0 "" 2
 291              	.LVL21:
 292              		.loc 2 1962 3 view .LVU91
 293              		.loc 2 1962 3 is_stmt 0 view .LVU92
 294              		.thumb
 295              		.syntax unified
 296              	.LBE29:
 297              	.LBE28:
 298              		.loc 1 111 9 is_stmt 1 view .LVU93
 112:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo1 = __PKHBT(v2, v1, 16);
 299              		.loc 1 112 9 view .LVU94
 113:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 114:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #else
 115:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 116:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo1 = __PKHTB(v1, v2, 16);
 117:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo2 = __PKHBT(v2, v1, 16);
 118:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 119:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #endif
 120:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 121:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         in = *__SIMD32(pCnt);
 300              		.loc 1 121 9 view .LVU95
 122:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         *__SIMD32(pCnt)++ = __QADD16(vo1, in);
 301              		.loc 1 122 9 view .LVU96
 302              	.LBB30:
 303              	.LBI30:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 304              		.loc 2 1727 31 view .LVU97
 305              	.LBB31:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 306              		.loc 2 1729 3 view .LVU98
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307              		.loc 2 1731 3 view .LVU99
 308              	.LBE31:
 309              	.LBE30:
 112:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 310              		.loc 1 112 15 is_stmt 0 view .LVU100
 311 0030 1FFA8EF8 		uxth	r8, lr
 312              	.LBB34:
 313              	.LBB32:
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 314              		.loc 2 1731 3 view .LVU101
 315 0034 54F8085C 		ldr	r5, [r4, #-8]
 316              	.LBE32:
 317              	.LBE34:
 112:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 318              		.loc 1 112 15 view .LVU102
 319 0038 48EA0348 		orr	r8, r8, r3, lsl #16
 320              	.LBB35:
 321              	.LBB33:
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322              		.loc 2 1731 3 view .LVU103
 323              		.syntax unified
 324              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 325 003c 98FA15F5 		qadd16 r5, r8, r5
 326              	@ 0 "" 2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 44


 327              	.LVL22:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 328              		.loc 2 1732 3 is_stmt 1 view .LVU104
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 329              		.loc 2 1732 3 is_stmt 0 view .LVU105
 330              		.thumb
 331              		.syntax unified
 332              	.LBE33:
 333              	.LBE35:
 111:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo1 = __PKHBT(v2, v1, 16);
 334              		.loc 1 111 15 view .LVU106
 335 0040 3B40     		ands	r3, r3, r7
 336              	.LVL23:
 337              		.loc 1 122 27 view .LVU107
 338 0042 44F8085C 		str	r5, [r4, #-8]
 339              	.LVL24:
 123:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 124:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         in = *__SIMD32(pCnt);
 340              		.loc 1 124 9 is_stmt 1 view .LVU108
 125:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         *__SIMD32(pCnt)++ = __QADD16(vo2, in);
 341              		.loc 1 125 9 view .LVU109
 342              	.LBB36:
 343              	.LBI36:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 344              		.loc 2 1727 31 view .LVU110
 345              	.LBB37:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 346              		.loc 2 1729 3 view .LVU111
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 347              		.loc 2 1731 3 view .LVU112
 348 0046 54F8045C 		ldr	r5, [r4, #-4]
 349              	.LBE37:
 350              	.LBE36:
 111:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         vo1 = __PKHBT(v2, v1, 16);
 351              		.loc 1 111 15 is_stmt 0 view .LVU113
 352 004a 43EA1E43 		orr	r3, r3, lr, lsr #16
 353              	.LBB39:
 354              	.LBB38:
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 355              		.loc 2 1731 3 view .LVU114
 356              		.syntax unified
 357              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 358 004e 93FA15F3 		qadd16 r3, r3, r5
 359              	@ 0 "" 2
 360              	.LVL25:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 361              		.loc 2 1732 3 is_stmt 1 view .LVU115
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 362              		.loc 2 1732 3 is_stmt 0 view .LVU116
 363              		.thumb
 364              		.syntax unified
 365              	.LBE38:
 366              	.LBE39:
 367              	.LBE19:
 104:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 368              		.loc 1 104 11 view .LVU117
 369 0052 B142     		cmp	r1, r6
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 45


 370              	.LBB40:
 371              		.loc 1 125 27 view .LVU118
 372 0054 44F8043C 		str	r3, [r4, #-4]
 373              	.LVL26:
 126:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 127:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         cnt--;
 374              		.loc 1 127 9 is_stmt 1 view .LVU119
 375              		.loc 1 127 9 is_stmt 0 view .LVU120
 376              	.LBE40:
 104:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 377              		.loc 1 104 11 is_stmt 1 view .LVU121
 378 0058 04F10804 		add	r4, r4, #8
 379              	.LVL27:
 104:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 380              		.loc 1 104 11 is_stmt 0 view .LVU122
 381 005c E0D1     		bne	.L21
 382 005e 00EBCC00 		add	r0, r0, ip, lsl #3
 383              	.LVL28:
 384              	.L20:
 128:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 129:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     cnt = length & 0x3;
 385              		.loc 1 129 5 is_stmt 1 view .LVU123
 130:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
 386              		.loc 1 130 5 view .LVU124
 387              		.loc 1 130 11 view .LVU125
 388 0062 12F00302 		ands	r2, r2, #3
 389              	.LVL29:
 390              		.loc 1 130 11 is_stmt 0 view .LVU126
 391 0066 0DD0     		beq	.L19
 392 0068 013A     		subs	r2, r2, #1
 393              	.LVL30:
 394              		.loc 1 130 11 view .LVU127
 395 006a 93B2     		uxth	r3, r2
 396 006c 0133     		adds	r3, r3, #1
 397 006e 00EB4303 		add	r3, r0, r3, lsl #1
 398              	.LVL31:
 399              	.L23:
 131:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 132:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         *pCnt++ += *pV++;
 400              		.loc 1 132 9 is_stmt 1 view .LVU128
 401              		.loc 1 132 17 is_stmt 0 view .LVU129
 402 0072 30F8021B 		ldrh	r1, [r0], #2
 403              	.LVL32:
 404              		.loc 1 132 20 view .LVU130
 405 0076 16F9012B 		ldrsb	r2, [r6], #1
 406              	.LVL33:
 130:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
 407              		.loc 1 130 11 view .LVU131
 408 007a 9842     		cmp	r0, r3
 409              		.loc 1 132 17 view .LVU132
 410 007c 0A44     		add	r2, r2, r1
 411 007e 20F8022C 		strh	r2, [r0, #-2]	@ movhi
 133:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         cnt--;
 412              		.loc 1 133 9 is_stmt 1 view .LVU133
 130:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     while (cnt > 0u)
 413              		.loc 1 130 11 view .LVU134
 414 0082 F6D1     		bne	.L23
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 46


 415              	.L19:
 134:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 135:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** }
 416              		.loc 1 135 1 is_stmt 0 view .LVU135
 417 0084 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 418              	.LVL34:
 419              	.L24:
  99:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q31_t     v1, v2, vo1, vo2;
 420              		.loc 1 99 15 view .LVU136
 421 0088 0E46     		mov	r6, r1
 422 008a EAE7     		b	.L20
 423              	.L32:
 424              		.align	2
 425              	.L31:
 426 008c 0000FFFF 		.word	-65536
 427              		.cfi_endproc
 428              	.LFE151:
 430              		.section	.text.arm_maxpool_q7_HWC,"ax",%progbits
 431              		.align	1
 432              		.p2align 2,,3
 433              		.global	arm_maxpool_q7_HWC
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 437              		.fpu fpv5-d16
 439              	arm_maxpool_q7_HWC:
 440              	.LVL35:
 441              	.LFB152:
 136:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 137:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #endif                          // ARM_MATH_DSP
 138:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 139:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** /**
 140:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  *  @ingroup groupNN
 141:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  */
 142:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 143:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** /**
 144:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * @addtogroup Pooling
 145:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  * @{
 146:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****  */
 147:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 148:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****   /**
 149:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @brief Q7 max pooling function
 150:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in, out]  Im_in       pointer to input tensor
 151:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_im_in   input tensor dimention
 152:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       ch_im_in    number of input tensor channels
 153:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_kernel  filter kernel size
 154:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       padding     padding sizes
 155:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       stride      convolution stride
 156:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_im_out  output tensor dimension
 157:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in,out]   bufferA     pointer to buffer space for input
 158:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in,out]   Im_out      pointer to output tensor
 159:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @return none.
 160:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 161:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @details
 162:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 163:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * <b>Buffer size:</b>
 164:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 47


 165:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * bufferA size:  0
 166:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 167:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * The pooling function is implemented as split x-pooling then
 168:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * y-pooling.
 169:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 170:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * This pooling function is input-destructive. Input data is undefined
 171:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * after calling this function.
 172:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 173:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    */
 174:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 175:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** void
 176:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** arm_maxpool_q7_HWC(q7_t * Im_in,
 177:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t dim_im_in,
 178:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t ch_im_in,
 179:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t dim_kernel,
 180:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t padding,
 181:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t stride, const uint16_t dim_im_out, q7_t * bufferA, q7_t * Im_out)
 182:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
 442              		.loc 1 182 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 20, pretend = 0, frame = 24
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 183:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 184:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #if defined (ARM_MATH_DSP)
 185:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* Run the following code for Cortex-M4 and Cortex-M7 */
 186:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 187:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   i_x, i_y;
 446              		.loc 1 187 5 view .LVU138
 188:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 189:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* first does the pooling along x axis */
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_y = 0; i_y < dim_im_in; i_y++)
 447              		.loc 1 190 5 view .LVU139
 448              		.loc 1 190 19 view .LVU140
 182:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 449              		.loc 1 182 1 is_stmt 0 view .LVU141
 450 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 451              	.LCFI5:
 452              		.cfi_def_cfa_offset 36
 453              		.cfi_offset 4, -36
 454              		.cfi_offset 5, -32
 455              		.cfi_offset 6, -28
 456              		.cfi_offset 7, -24
 457              		.cfi_offset 8, -20
 458              		.cfi_offset 9, -16
 459              		.cfi_offset 10, -12
 460              		.cfi_offset 11, -8
 461              		.cfi_offset 14, -4
 462 0004 2DED028B 		vpush.64	{d8}
 463              	.LCFI6:
 464              		.cfi_def_cfa_offset 44
 465              		.cfi_offset 80, -44
 466              		.cfi_offset 81, -40
 467 0008 87B0     		sub	sp, sp, #28
 468              	.LCFI7:
 469              		.cfi_def_cfa_offset 72
 182:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 470              		.loc 1 182 1 view .LVU142
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 48


 471 000a 8246     		mov	r10, r0
 472 000c 9346     		mov	fp, r2
 473 000e 0293     		str	r3, [sp, #8]
 474 0010 BDF84C30 		ldrh	r3, [sp, #76]
 475              	.LVL36:
 182:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 476              		.loc 1 182 1 view .LVU143
 477 0014 BDF84880 		ldrh	r8, [sp, #72]
 478 0018 0393     		str	r3, [sp, #12]
 479 001a BDF85030 		ldrh	r3, [sp, #80]
 480              		.loc 1 190 5 view .LVU144
 481 001e 0191     		str	r1, [sp, #4]
 182:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 482              		.loc 1 182 1 view .LVU145
 483 0020 0093     		str	r3, [sp]
 484              		.loc 1 190 5 view .LVU146
 485 0022 0029     		cmp	r1, #0
 486 0024 46D0     		beq	.L34
 487              		.loc 1 190 14 view .LVU147
 488 0026 0023     		movs	r3, #0
 489 0028 1F46     		mov	r7, r3
 490 002a 0593     		str	r3, [sp, #20]
 491              	.LVL37:
 492              	.L35:
 191:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 192:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (i_x = 0; i_x < dim_im_out; i_x++)
 493              		.loc 1 193 23 is_stmt 1 view .LVU148
 494              		.loc 1 193 9 is_stmt 0 view .LVU149
 495 002c 009B     		ldr	r3, [sp]
 496 002e 002B     		cmp	r3, #0
 497 0030 38D0     		beq	.L40
 498              	.LBB41:
 194:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 195:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* for each output pixel */
 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *target = Im_in + (i_y * dim_im_in + i_x) * ch_im_in;
 499              		.loc 1 196 45 view .LVU150
 500 0032 019B     		ldr	r3, [sp, #4]
 501              	.LBE41:
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 502              		.loc 1 193 18 view .LVU151
 503 0034 0026     		movs	r6, #0
 504              	.LBB42:
 505              		.loc 1 196 45 view .LVU152
 506 0036 03FB07F7 		mul	r7, r3, r7
 197:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 198:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_stop;
 199:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding < 0)
 200:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 201:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_start = target;
 202:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 203:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 204:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_start = Im_in + (i_y * dim_im_in + i_x * stride - padding) * ch_im_in;
 205:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 206:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding + dim_kernel >= dim_im_in)
 208:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 49


 209:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_stop = Im_in + (i_y * dim_im_in + dim_im_in) * ch_im_in;
 507              		.loc 1 209 53 view .LVU153
 508 003a D919     		adds	r1, r3, r7
 509              	.LBE42:
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 510              		.loc 1 193 27 view .LVU154
 511 003c 3346     		mov	r3, r6
 512              	.LBB43:
 513              		.loc 1 209 26 view .LVU155
 514 003e 0BFB01A2 		mla	r2, fp, r1, r10
 515 0042 0492     		str	r2, [sp, #16]
 516              	.LVL38:
 517              	.L39:
 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 518              		.loc 1 196 13 is_stmt 1 view .LVU156
 199:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 519              		.loc 1 199 21 is_stmt 0 view .LVU157
 520 0044 039A     		ldr	r2, [sp, #12]
 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 521              		.loc 1 196 57 view .LVU158
 522 0046 FD18     		adds	r5, r7, r3
 199:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 523              		.loc 1 199 21 view .LVU159
 524 0048 02FB03F3 		mul	r3, r2, r3
 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 525              		.loc 1 196 23 view .LVU160
 526 004c 0BFB05A5 		mla	r5, fp, r5, r10
 527              	.LVL39:
 197:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 528              		.loc 1 197 13 is_stmt 1 view .LVU161
 198:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding < 0)
 529              		.loc 1 198 13 view .LVU162
 199:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 530              		.loc 1 199 13 view .LVU163
 199:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 531              		.loc 1 199 16 is_stmt 0 view .LVU164
 532 0050 B3EB0800 		subs	r0, r3, r8
 533 0054 00F18380 		bmi	.L50
 204:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 534              		.loc 1 204 17 is_stmt 1 view .LVU165
 204:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 535              		.loc 1 204 54 is_stmt 0 view .LVU166
 536 0058 F918     		adds	r1, r7, r3
 204:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 537              		.loc 1 204 69 view .LVU167
 538 005a A1EB0801 		sub	r1, r1, r8
 204:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 539              		.loc 1 204 27 view .LVU168
 540 005e 0BFB01A1 		mla	r1, fp, r1, r10
 541              	.LVL40:
 542              	.L36:
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 543              		.loc 1 207 13 is_stmt 1 view .LVU169
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 544              		.loc 1 207 40 is_stmt 0 view .LVU170
 545 0062 029A     		ldr	r2, [sp, #8]
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 50


 546              		.loc 1 207 16 view .LVU171
 547 0064 019C     		ldr	r4, [sp, #4]
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 548              		.loc 1 207 40 view .LVU172
 549 0066 1044     		add	r0, r0, r2
 207:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 550              		.loc 1 207 16 view .LVU173
 551 0068 A042     		cmp	r0, r4
 552 006a 76DA     		bge	.L51
 210:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 211:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 212:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_stop = Im_in + (i_y * dim_im_in + i_x * stride - padding + dim_kernel) * ch_im_
 553              		.loc 1 212 17 is_stmt 1 view .LVU174
 554              		.loc 1 212 53 is_stmt 0 view .LVU175
 555 006c FC18     		adds	r4, r7, r3
 556              		.loc 1 212 68 view .LVU176
 557 006e A4EB0804 		sub	r4, r4, r8
 558              		.loc 1 212 78 view .LVU177
 559 0072 1444     		add	r4, r4, r2
 560              		.loc 1 212 26 view .LVU178
 561 0074 0BFB04A4 		mla	r4, fp, r4, r10
 562              	.LVL41:
 563              	.L37:
 213:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 214:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 215:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* first step is to copy over initial data */
 216:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* arm_copy_q7(win_start, target, ch_im_in); */
 217:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             memmove(target, win_start, ch_im_in);
 564              		.loc 1 217 13 is_stmt 1 view .LVU179
 218:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 219:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* start the max operation from the second part */
 220:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             win_start += ch_im_in;
 565              		.loc 1 220 23 is_stmt 0 view .LVU180
 566 0078 01EB0B09 		add	r9, r1, fp
 217:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 567              		.loc 1 217 13 view .LVU181
 568 007c 5A46     		mov	r2, fp
 569 007e 2846     		mov	r0, r5
 570 0080 FFF7FEFF 		bl	memmove
 571              	.LVL42:
 572              		.loc 1 220 13 is_stmt 1 view .LVU182
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 573              		.loc 1 221 13 view .LVU183
 574              		.loc 1 221 20 view .LVU184
 575              		.loc 1 221 13 is_stmt 0 view .LVU185
 576 0084 4C45     		cmp	r4, r9
 577 0086 07D9     		bls	.L41
 578              	.L38:
 222:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 223:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 compare_and_replace_if_larger_q7(target, win_start, ch_im_in);
 579              		.loc 1 223 17 is_stmt 1 discriminator 2 view .LVU186
 580 0088 4946     		mov	r1, r9
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 581              		.loc 1 221 52 is_stmt 0 discriminator 2 view .LVU187
 582 008a D944     		add	r9, r9, fp
 583              	.LVL43:
 584              		.loc 1 223 17 discriminator 2 view .LVU188
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 51


 585 008c 5A46     		mov	r2, fp
 586 008e 2846     		mov	r0, r5
 587 0090 FFF7FEFF 		bl	compare_and_replace_if_larger_q7
 588              	.LVL44:
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 589              		.loc 1 221 42 is_stmt 1 discriminator 2 view .LVU189
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 590              		.loc 1 221 20 discriminator 2 view .LVU190
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 591              		.loc 1 221 13 is_stmt 0 discriminator 2 view .LVU191
 592 0094 4C45     		cmp	r4, r9
 593 0096 F7D8     		bhi	.L38
 594              	.L41:
 221:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 595              		.loc 1 221 13 discriminator 2 view .LVU192
 596              	.LBE43:
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 597              		.loc 1 193 41 is_stmt 1 view .LVU193
 598 0098 0136     		adds	r6, r6, #1
 599              	.LVL45:
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 600              		.loc 1 193 9 is_stmt 0 view .LVU194
 601 009a 009A     		ldr	r2, [sp]
 602 009c 36B2     		sxth	r6, r6
 603              	.LVL46:
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 604              		.loc 1 193 23 is_stmt 1 view .LVU195
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 605              		.loc 1 193 9 is_stmt 0 view .LVU196
 606 009e 9642     		cmp	r6, r2
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 607              		.loc 1 193 27 view .LVU197
 608 00a0 3346     		mov	r3, r6
 193:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 609              		.loc 1 193 9 view .LVU198
 610 00a2 CFDB     		blt	.L39
 611              	.LVL47:
 612              	.L40:
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 613              		.loc 1 190 36 is_stmt 1 view .LVU199
 614 00a4 059B     		ldr	r3, [sp, #20]
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 615              		.loc 1 190 5 is_stmt 0 view .LVU200
 616 00a6 019A     		ldr	r2, [sp, #4]
 617 00a8 0133     		adds	r3, r3, #1
 618 00aa 1BB2     		sxth	r3, r3
 619 00ac 9342     		cmp	r3, r2
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 620              		.loc 1 190 23 view .LVU201
 621 00ae 1F46     		mov	r7, r3
 622 00b0 0593     		str	r3, [sp, #20]
 623              	.LVL48:
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 624              		.loc 1 190 19 is_stmt 1 view .LVU202
 190:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 625              		.loc 1 190 5 is_stmt 0 view .LVU203
 626 00b2 BBDB     		blt	.L35
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 52


 627              	.LVL49:
 628              	.L34:
 224:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 225:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 226:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 227:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 228:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* then does the pooling along y axis */
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_y = 0; i_y < dim_im_out; i_y++)
 629              		.loc 1 229 19 is_stmt 1 view .LVU204
 630              		.loc 1 229 5 is_stmt 0 view .LVU205
 631 00b4 009B     		ldr	r3, [sp]
 632 00b6 002B     		cmp	r3, #0
 633 00b8 4AD0     		beq	.L33
 634              	.LBB44:
 230:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 231:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 232:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* for each output row */
 233:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *target = Im_out + i_y * dim_im_out * ch_im_in;
 234:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 235:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_end;
 236:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the starting row */
 237:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (i_y * stride - padding < 0)
 238:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 239:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_start = Im_in;
 240:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 241:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 242:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_start = Im_in + (i_y * stride - padding) * dim_im_in * ch_im_in;
 243:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 244:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the stopping row */
 245:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (i_y * stride - padding + dim_kernel >= dim_im_in)
 246:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_end = Im_in + dim_im_in * dim_im_in * ch_im_in;
 635              		.loc 1 247 41 view .LVU206
 636 00ba 0198     		ldr	r0, [sp, #4]
 637              	.LBE44:
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 638              		.loc 1 229 14 view .LVU207
 639 00bc 0024     		movs	r4, #0
 640              	.LBB45:
 248:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 249:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 250:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_end = Im_in + (i_y * stride - padding + dim_kernel) * dim_im_in * ch_im_in;
 251:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 252:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 253:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* copy over the first row */
 254:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* arm_copy_q7(row_start, target, dim_im_out * ch_im_in); */
 255:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         memmove(target, row_start, dim_im_out * ch_im_in);
 256:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 257:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* move over to next row */
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         row_start += ch_im_in * dim_im_in;
 259:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (; row_start < row_end; row_start += dim_im_in * ch_im_in)
 261:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 262:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             compare_and_replace_if_larger_q7(target, row_start, dim_im_out * ch_im_in);
 641              		.loc 1 262 13 view .LVU208
 642 00be 13FB0BF7 		smulbb	r7, r3, fp
 255:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 53


 643              		.loc 1 255 47 view .LVU209
 644 00c2 03FB0BF3 		mul	r3, r3, fp
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 645              		.loc 1 247 41 view .LVU210
 646 00c6 0246     		mov	r2, r0
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 647              		.loc 1 258 31 view .LVU211
 648 00c8 CDF81080 		str	r8, [sp, #16]
 255:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 649              		.loc 1 255 47 view .LVU212
 650 00cc 08EE103A 		vmov	s16, r3	@ int
 651              		.loc 1 262 13 view .LVU213
 652 00d0 BFB2     		uxth	r7, r7
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 653              		.loc 1 247 41 view .LVU214
 654 00d2 02FB00F2 		mul	r2, r2, r0
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 655              		.loc 1 258 31 view .LVU215
 656 00d6 8146     		mov	r9, r0
 657 00d8 00FB0BF6 		mul	r6, r0, fp
 658 00dc A046     		mov	r8, r4
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 659              		.loc 1 247 21 view .LVU216
 660 00de 0BFB02A3 		mla	r3, fp, r2, r10
 661              	.LBE45:
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 662              		.loc 1 229 23 view .LVU217
 663 00e2 2246     		mov	r2, r4
 664              	.LBB46:
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 665              		.loc 1 258 31 view .LVU218
 666 00e4 CDF804A0 		str	r10, [sp, #4]
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 667              		.loc 1 247 21 view .LVU219
 668 00e8 0593     		str	r3, [sp, #20]
 669              	.LVL50:
 670              	.L47:
 233:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 671              		.loc 1 233 9 is_stmt 1 view .LVU220
 233:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 672              		.loc 1 233 41 is_stmt 0 view .LVU221
 673 00ea 009B     		ldr	r3, [sp]
 674 00ec 03FB02F5 		mul	r5, r3, r2
 237:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 675              		.loc 1 237 17 view .LVU222
 676 00f0 039B     		ldr	r3, [sp, #12]
 677 00f2 03FB02F2 		mul	r2, r3, r2
 233:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 678              		.loc 1 233 19 view .LVU223
 679 00f6 169B     		ldr	r3, [sp, #88]
 680 00f8 0BFB0535 		mla	r5, fp, r5, r3
 681              	.LVL51:
 234:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_end;
 682              		.loc 1 234 9 is_stmt 1 view .LVU224
 235:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the starting row */
 683              		.loc 1 235 9 view .LVU225
 237:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 54


 684              		.loc 1 237 9 view .LVU226
 237:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 685              		.loc 1 237 12 is_stmt 0 view .LVU227
 686 00fc 049B     		ldr	r3, [sp, #16]
 687 00fe D21A     		subs	r2, r2, r3
 688 0100 31D4     		bmi	.L52
 242:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 689              		.loc 1 242 13 is_stmt 1 view .LVU228
 242:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 690              		.loc 1 242 58 is_stmt 0 view .LVU229
 691 0102 09FB02F1 		mul	r1, r9, r2
 242:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 692              		.loc 1 242 23 view .LVU230
 693 0106 019B     		ldr	r3, [sp, #4]
 694 0108 0BFB0131 		mla	r1, fp, r1, r3
 695              	.LVL52:
 696              	.L44:
 245:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 697              		.loc 1 245 9 is_stmt 1 view .LVU231
 245:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 698              		.loc 1 245 36 is_stmt 0 view .LVU232
 699 010c 029B     		ldr	r3, [sp, #8]
 700 010e 1A44     		add	r2, r2, r3
 245:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 701              		.loc 1 245 12 view .LVU233
 702 0110 4A45     		cmp	r2, r9
 703 0112 26DA     		bge	.L53
 250:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 704              		.loc 1 250 13 is_stmt 1 view .LVU234
 250:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 705              		.loc 1 250 69 is_stmt 0 view .LVU235
 706 0114 09FB02F2 		mul	r2, r9, r2
 250:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 707              		.loc 1 250 21 view .LVU236
 708 0118 019B     		ldr	r3, [sp, #4]
 709 011a 0BFB0234 		mla	r4, fp, r2, r3
 710              	.LVL53:
 711              	.L45:
 255:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 712              		.loc 1 255 9 is_stmt 1 view .LVU237
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 713              		.loc 1 258 19 is_stmt 0 view .LVU238
 714 011e 01EB060A 		add	r10, r1, r6
 255:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 715              		.loc 1 255 9 view .LVU239
 716 0122 18EE102A 		vmov	r2, s16	@ int
 717 0126 2846     		mov	r0, r5
 718 0128 FFF7FEFF 		bl	memmove
 719              	.LVL54:
 258:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 720              		.loc 1 258 9 is_stmt 1 view .LVU240
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 721              		.loc 1 260 9 view .LVU241
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 722              		.loc 1 260 16 view .LVU242
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 723              		.loc 1 260 9 is_stmt 0 view .LVU243
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 55


 724 012c 5445     		cmp	r4, r10
 725 012e 07D9     		bls	.L49
 726              	.L46:
 727              		.loc 1 262 13 is_stmt 1 discriminator 2 view .LVU244
 728 0130 5146     		mov	r1, r10
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 729              		.loc 1 260 47 is_stmt 0 discriminator 2 view .LVU245
 730 0132 B244     		add	r10, r10, r6
 731              	.LVL55:
 732              		.loc 1 262 13 discriminator 2 view .LVU246
 733 0134 3A46     		mov	r2, r7
 734 0136 2846     		mov	r0, r5
 735 0138 FFF7FEFF 		bl	compare_and_replace_if_larger_q7
 736              	.LVL56:
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 737              		.loc 1 260 37 is_stmt 1 discriminator 2 view .LVU247
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 738              		.loc 1 260 16 discriminator 2 view .LVU248
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 739              		.loc 1 260 9 is_stmt 0 discriminator 2 view .LVU249
 740 013c 5445     		cmp	r4, r10
 741 013e F7D8     		bhi	.L46
 742              	.L49:
 260:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 743              		.loc 1 260 9 discriminator 2 view .LVU250
 744              	.LBE46:
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 745              		.loc 1 229 37 is_stmt 1 view .LVU251
 746 0140 08F10108 		add	r8, r8, #1
 747              	.LVL57:
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 748              		.loc 1 229 5 is_stmt 0 view .LVU252
 749 0144 009B     		ldr	r3, [sp]
 750 0146 0FFA88F8 		sxth	r8, r8
 751              	.LVL58:
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 752              		.loc 1 229 19 is_stmt 1 view .LVU253
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 753              		.loc 1 229 5 is_stmt 0 view .LVU254
 754 014a 9845     		cmp	r8, r3
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 755              		.loc 1 229 23 view .LVU255
 756 014c 4246     		mov	r2, r8
 229:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 757              		.loc 1 229 5 view .LVU256
 758 014e CCDB     		blt	.L47
 759              	.LVL59:
 760              	.L33:
 263:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 264:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 265:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 266:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #else
 267:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 268:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 269:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   i_ch_in, i_x, i_y;
 270:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   k_x, k_y;
 271:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 56


 272:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
 273:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 274:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (i_y = 0; i_y < dim_im_out; i_y++)
 275:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 276:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (i_x = 0; i_x < dim_im_out; i_x++)
 277:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 278:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 int       max = -129;
 279:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++
 280:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 {
 281:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k
 282:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     {
 283:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
 284:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         {
 285:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                             if (Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)] > max)
 286:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                             {
 287:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                                 max = Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
 288:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                             }
 289:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         }
 290:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     }
 291:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 }
 292:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = max;
 293:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 294:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 295:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 296:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 297:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #endif                          /* ARM_MATH_DSP */
 298:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 299:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** }
 761              		.loc 1 299 1 view .LVU257
 762 0150 07B0     		add	sp, sp, #28
 763              	.LCFI8:
 764              		.cfi_remember_state
 765              		.cfi_def_cfa_offset 44
 766              		@ sp needed
 767 0152 BDEC028B 		vldm	sp!, {d8}
 768              	.LCFI9:
 769              		.cfi_restore 80
 770              		.cfi_restore 81
 771              		.cfi_def_cfa_offset 36
 772 0156 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 773              	.LVL60:
 774              	.L51:
 775              	.LCFI10:
 776              		.cfi_restore_state
 777              	.LBB47:
 209:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 778              		.loc 1 209 26 view .LVU258
 779 015a 049C     		ldr	r4, [sp, #16]
 780 015c 8CE7     		b	.L37
 781              	.LVL61:
 782              	.L50:
 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 783              		.loc 1 196 23 view .LVU259
 784 015e 2946     		mov	r1, r5
 785 0160 7FE7     		b	.L36
 786              	.LVL62:
 787              	.L53:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 57


 196:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 788              		.loc 1 196 23 view .LVU260
 789              	.LBE47:
 790              	.LBB48:
 247:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 791              		.loc 1 247 21 view .LVU261
 792 0162 059C     		ldr	r4, [sp, #20]
 793 0164 DBE7     		b	.L45
 794              	.LVL63:
 795              	.L52:
 239:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 796              		.loc 1 239 23 view .LVU262
 797 0166 0199     		ldr	r1, [sp, #4]
 798 0168 D0E7     		b	.L44
 799              	.LBE48:
 800              		.cfi_endproc
 801              	.LFE152:
 803 016a 00BF     		.section	.text.arm_avepool_q7_HWC,"ax",%progbits
 804              		.align	1
 805              		.p2align 2,,3
 806              		.global	arm_avepool_q7_HWC
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 810              		.fpu fpv5-d16
 812              	arm_avepool_q7_HWC:
 813              	.LVL64:
 814              	.LFB153:
 300:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 301:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****   /**
 302:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @brief Q7 average pooling function
 303:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in,out]   Im_in       pointer to input tensor
 304:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_im_in   input tensor dimention
 305:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       ch_im_in    number of input tensor channels
 306:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_kernel  filter kernel size
 307:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       padding     padding sizes
 308:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       stride      convolution stride
 309:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in]       dim_im_out  output tensor dimension
 310:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in,out]   bufferA     pointer to buffer space for input
 311:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @param[in,out]   Im_out      pointer to output tensor
 312:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @return none.
 313:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 314:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * @details
 315:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 316:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * <b>Buffer size:</b>
 317:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 318:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * bufferA size:  2*dim_im_out*ch_im_in
 319:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 320:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * The pooling function is implemented as split x-pooling then
 321:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * y-pooling.
 322:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 323:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * This pooling function is input-destructive. Input data is undefined
 324:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    * after calling this function.
 325:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    *
 326:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****    */
 327:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 328:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** void
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 58


 329:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** arm_avepool_q7_HWC(q7_t * Im_in,
 330:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t dim_im_in,
 331:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t ch_im_in,
 332:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t dim_kernel,
 333:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t padding,
 334:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                    const uint16_t stride, const uint16_t dim_im_out, q7_t * bufferA, q7_t * Im_out)
 335:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
 815              		.loc 1 335 1 is_stmt 1 view -0
 816              		.cfi_startproc
 817              		@ args = 20, pretend = 0, frame = 48
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819              		.loc 1 335 1 is_stmt 0 view .LVU264
 820 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 821              	.LCFI11:
 822              		.cfi_def_cfa_offset 36
 823              		.cfi_offset 4, -36
 824              		.cfi_offset 5, -32
 825              		.cfi_offset 6, -28
 826              		.cfi_offset 7, -24
 827              		.cfi_offset 8, -20
 828              		.cfi_offset 9, -16
 829              		.cfi_offset 10, -12
 830              		.cfi_offset 11, -8
 831              		.cfi_offset 14, -4
 832 0004 2DED028B 		vpush.64	{d8}
 833              	.LCFI12:
 834              		.cfi_def_cfa_offset 44
 835              		.cfi_offset 80, -44
 836              		.cfi_offset 81, -40
 837 0008 8DB0     		sub	sp, sp, #52
 838              	.LCFI13:
 839              		.cfi_def_cfa_offset 96
 840              		.loc 1 335 1 view .LVU265
 841 000a 9346     		mov	fp, r2
 842 000c 0693     		str	r3, [sp, #24]
 843 000e BDF86030 		ldrh	r3, [sp, #96]
 844              	.LVL65:
 845              		.loc 1 335 1 view .LVU266
 846 0012 DDF86C80 		ldr	r8, [sp, #108]
 847 0016 0293     		str	r3, [sp, #8]
 848 0018 BDF86430 		ldrh	r3, [sp, #100]
 849 001c 0190     		str	r0, [sp, #4]
 850 001e 0793     		str	r3, [sp, #28]
 336:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 337:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #if defined (ARM_MATH_DSP)
 338:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* Run the following code for Cortex-M4 and Cortex-M7 */
 339:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 340:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     q15_t    *buffer = (q15_t *) bufferA;
 851              		.loc 1 340 5 is_stmt 1 view .LVU267
 852              	.LVL66:
 341:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   i_x, i_y;
 853              		.loc 1 341 5 view .LVU268
 342:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   count = 0;
 854              		.loc 1 342 5 view .LVU269
 343:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 344:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* first does the pooling along x axis */
 345:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_y = 0; i_y < dim_im_in; i_y++)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 59


 855              		.loc 1 345 5 view .LVU270
 856              		.loc 1 345 19 view .LVU271
 335:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 857              		.loc 1 335 1 is_stmt 0 view .LVU272
 858 0020 BDF86830 		ldrh	r3, [sp, #104]
 859              		.loc 1 345 5 view .LVU273
 860 0024 0491     		str	r1, [sp, #16]
 335:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 861              		.loc 1 335 1 view .LVU274
 862 0026 0593     		str	r3, [sp, #20]
 863              		.loc 1 345 5 view .LVU275
 864 0028 0029     		cmp	r1, #0
 865 002a 63D0     		beq	.L68
 866              		.loc 1 345 14 view .LVU276
 867 002c 0023     		movs	r3, #0
 868 002e 08EB420A 		add	r10, r8, r2, lsl #1
 869 0032 0993     		str	r3, [sp, #36]
 870              	.LVL67:
 871              	.L69:
 346:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 347:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (i_x = 0; i_x < dim_im_out; i_x++)
 872              		.loc 1 348 23 is_stmt 1 view .LVU277
 873              		.loc 1 348 9 is_stmt 0 view .LVU278
 874 0034 059A     		ldr	r2, [sp, #20]
 875 0036 002A     		cmp	r2, #0
 876 0038 55D0     		beq	.L76
 877              	.LBB49:
 349:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 350:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* for each output pixel */
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *target = Im_in + (i_y * dim_im_in + i_x) * ch_im_in;
 878              		.loc 1 351 45 view .LVU279
 879 003a 049A     		ldr	r2, [sp, #16]
 880              	.LBE49:
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 881              		.loc 1 348 18 view .LVU280
 882 003c 0027     		movs	r7, #0
 883              	.LBB52:
 352:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 353:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_stop;
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding < 0)
 355:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 356:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_start = target;
 357:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 358:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 359:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_start = Im_in + (i_y * dim_im_in + i_x * stride - padding) * ch_im_in;
 360:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 361:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding + dim_kernel >= dim_im_in)
 363:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 364:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_stop = Im_in + (i_y * dim_im_in + dim_im_in) * ch_im_in;
 884              		.loc 1 364 26 view .LVU281
 885 003e D946     		mov	r9, fp
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 886              		.loc 1 351 45 view .LVU282
 887 0040 03FB02F3 		mul	r3, r3, r2
 888              		.loc 1 364 53 view .LVU283
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 60


 889 0044 D118     		adds	r1, r2, r3
 890              		.loc 1 364 26 view .LVU284
 891 0046 019A     		ldr	r2, [sp, #4]
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 892              		.loc 1 351 45 view .LVU285
 893 0048 0393     		str	r3, [sp, #12]
 894              	.LBE52:
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 895              		.loc 1 348 27 view .LVU286
 896 004a 3B46     		mov	r3, r7
 897              	.LBB53:
 898              		.loc 1 364 26 view .LVU287
 899 004c 0BFB0122 		mla	r2, fp, r1, r2
 900 0050 0892     		str	r2, [sp, #32]
 901              	.LVL68:
 902              	.L75:
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 903              		.loc 1 351 13 is_stmt 1 view .LVU288
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 904              		.loc 1 354 21 is_stmt 0 view .LVU289
 905 0052 0799     		ldr	r1, [sp, #28]
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 906              		.loc 1 351 57 view .LVU290
 907 0054 039A     		ldr	r2, [sp, #12]
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 908              		.loc 1 354 16 view .LVU291
 909 0056 029E     		ldr	r6, [sp, #8]
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 910              		.loc 1 351 57 view .LVU292
 911 0058 D518     		adds	r5, r2, r3
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 912              		.loc 1 354 21 view .LVU293
 913 005a 01FB03F3 		mul	r3, r1, r3
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 914              		.loc 1 351 23 view .LVU294
 915 005e 019C     		ldr	r4, [sp, #4]
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 916              		.loc 1 354 16 view .LVU295
 917 0060 991B     		subs	r1, r3, r6
 351:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 918              		.loc 1 351 23 view .LVU296
 919 0062 09FB0545 		mla	r5, r9, r5, r4
 920              	.LVL69:
 352:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             q7_t     *win_start;
 921              		.loc 1 352 13 is_stmt 1 view .LVU297
 353:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             if (i_x * stride - padding < 0)
 922              		.loc 1 353 13 view .LVU298
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 923              		.loc 1 354 13 view .LVU299
 354:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 924              		.loc 1 354 16 is_stmt 0 view .LVU300
 925 0066 00F1BF80 		bmi	.L90
 359:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 926              		.loc 1 359 17 is_stmt 1 view .LVU301
 359:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 927              		.loc 1 359 54 is_stmt 0 view .LVU302
 928 006a D018     		adds	r0, r2, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 61


 359:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 929              		.loc 1 359 69 view .LVU303
 930 006c 801B     		subs	r0, r0, r6
 359:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 931              		.loc 1 359 27 view .LVU304
 932 006e 09FB0040 		mla	r0, r9, r0, r4
 933              	.LVL70:
 934              	.L70:
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 935              		.loc 1 362 13 is_stmt 1 view .LVU305
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 936              		.loc 1 362 40 is_stmt 0 view .LVU306
 937 0072 069A     		ldr	r2, [sp, #24]
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 938              		.loc 1 362 16 view .LVU307
 939 0074 049C     		ldr	r4, [sp, #16]
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 940              		.loc 1 362 40 view .LVU308
 941 0076 1144     		add	r1, r1, r2
 362:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 942              		.loc 1 362 16 view .LVU309
 943 0078 A142     		cmp	r1, r4
 944 007a 80F2A980 		bge	.L91
 365:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 366:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 win_stop = Im_in + (i_y * dim_im_in + i_x * stride - padding + dim_kernel) * ch_im_
 945              		.loc 1 367 17 is_stmt 1 view .LVU310
 946              		.loc 1 367 53 is_stmt 0 view .LVU311
 947 007e 0399     		ldr	r1, [sp, #12]
 368:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 369:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 370:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* first step is to copy over initial data */
 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             arm_q7_to_q15_no_shift(win_start, buffer, ch_im_in);
 372:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 373:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 374:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             /* start the max operation from the second part */
 375:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             win_start += ch_im_in;
 948              		.loc 1 375 23 view .LVU312
 949 0080 00EB0904 		add	r4, r0, r9
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 950              		.loc 1 367 53 view .LVU313
 951 0084 CE18     		adds	r6, r1, r3
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 952              		.loc 1 367 68 view .LVU314
 953 0086 029B     		ldr	r3, [sp, #8]
 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 954              		.loc 1 371 13 view .LVU315
 955 0088 4146     		mov	r1, r8
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 956              		.loc 1 367 68 view .LVU316
 957 008a F61A     		subs	r6, r6, r3
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 958              		.loc 1 367 26 view .LVU317
 959 008c 019B     		ldr	r3, [sp, #4]
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 960              		.loc 1 367 78 view .LVU318
 961 008e 1644     		add	r6, r6, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 62


 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 962              		.loc 1 371 13 view .LVU319
 963 0090 4A46     		mov	r2, r9
 367:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 964              		.loc 1 367 26 view .LVU320
 965 0092 09FB0636 		mla	r6, r9, r6, r3
 966              	.LVL71:
 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 967              		.loc 1 371 13 is_stmt 1 view .LVU321
 968 0096 FFF7FEFF 		bl	arm_q7_to_q15_no_shift
 969              	.LVL72:
 372:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 970              		.loc 1 372 13 view .LVU322
 971              		.loc 1 375 13 view .LVU323
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 972              		.loc 1 376 13 view .LVU324
 973              		.loc 1 376 20 view .LVU325
 974              		.loc 1 376 13 is_stmt 0 view .LVU326
 975 009a A642     		cmp	r6, r4
 976 009c 40F2A280 		bls	.L92
 977              	.L107:
 978              		.loc 1 376 13 view .LVU327
 979 00a0 4FF0020B 		mov	fp, #2
 980              	.LVL73:
 981              	.L73:
 377:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 378:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 accumulate_q7_to_q15(buffer, win_start, ch_im_in);
 982              		.loc 1 378 17 is_stmt 1 discriminator 2 view .LVU328
 983 00a4 2146     		mov	r1, r4
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 984              		.loc 1 376 52 is_stmt 0 discriminator 2 view .LVU329
 985 00a6 4C44     		add	r4, r4, r9
 986              	.LVL74:
 987              		.loc 1 378 17 discriminator 2 view .LVU330
 988 00a8 4046     		mov	r0, r8
 989 00aa 4A46     		mov	r2, r9
 990 00ac FFF7FEFF 		bl	accumulate_q7_to_q15
 991              	.LVL75:
 379:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 count++;
 992              		.loc 1 379 17 is_stmt 1 discriminator 2 view .LVU331
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 993              		.loc 1 376 42 discriminator 2 view .LVU332
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 994              		.loc 1 376 20 discriminator 2 view .LVU333
 995 00b0 0BF10103 		add	r3, fp, #1
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 996              		.loc 1 376 13 is_stmt 0 discriminator 2 view .LVU334
 997 00b4 A642     		cmp	r6, r4
 998 00b6 5846     		mov	r0, fp
 999 00b8 1FFA83FB 		uxth	fp, r3
 1000              	.LVL76:
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 1001              		.loc 1 376 13 discriminator 2 view .LVU335
 1002 00bc F2D8     		bhi	.L73
 1003              	.L72:
 380:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 381:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             buffer_scale_back_q15_to_q7(buffer, target, ch_im_in, count);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 63


 1004              		.loc 1 381 13 is_stmt 1 discriminator 2 view .LVU336
 1005              	.LVL77:
 1006              	.LBB50:
 1007              	.LBI50:
  42:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
 1008              		.loc 1 42 13 discriminator 2 view .LVU337
 1009              	.LBB51:
  44:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1010              		.loc 1 44 5 discriminator 2 view .LVU338
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1011              		.loc 1 46 5 discriminator 2 view .LVU339
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1012              		.loc 1 46 17 discriminator 2 view .LVU340
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1013              		.loc 1 46 5 is_stmt 0 discriminator 2 view .LVU341
 1014 00be B9F1000F 		cmp	r9, #0
 1015 00c2 09D0     		beq	.L78
 1016 00c4 013D     		subs	r5, r5, #1
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1017              		.loc 1 46 5 view .LVU342
 1018 00c6 4146     		mov	r1, r8
 1019              	.LVL78:
 1020              	.L77:
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1021              		.loc 1 48 9 is_stmt 1 view .LVU343
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1022              		.loc 1 48 35 is_stmt 0 view .LVU344
 1023 00c8 31F9023B 		ldrsh	r3, [r1], #2
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1024              		.loc 1 48 39 view .LVU345
 1025 00cc 93FBF0F3 		sdiv	r3, r3, r0
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1026              		.loc 1 46 5 view .LVU346
 1027 00d0 8A45     		cmp	r10, r1
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1028              		.loc 1 48 21 view .LVU347
 1029 00d2 05F8013F 		strb	r3, [r5, #1]!
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1030              		.loc 1 46 29 is_stmt 1 view .LVU348
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1031              		.loc 1 46 17 view .LVU349
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1032              		.loc 1 46 5 is_stmt 0 view .LVU350
 1033 00d6 F7D1     		bne	.L77
 1034              	.L78:
 1035              	.LVL79:
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1036              		.loc 1 46 5 view .LVU351
 1037              	.LBE51:
 1038              	.LBE50:
 1039              	.LBE53:
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1040              		.loc 1 348 41 is_stmt 1 view .LVU352
 1041 00d8 0137     		adds	r7, r7, #1
 1042              	.LVL80:
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1043              		.loc 1 348 9 is_stmt 0 view .LVU353
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 64


 1044 00da 059A     		ldr	r2, [sp, #20]
 1045 00dc 3FB2     		sxth	r7, r7
 1046              	.LVL81:
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1047              		.loc 1 348 23 is_stmt 1 view .LVU354
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1048              		.loc 1 348 9 is_stmt 0 view .LVU355
 1049 00de 9742     		cmp	r7, r2
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1050              		.loc 1 348 27 view .LVU356
 1051 00e0 3B46     		mov	r3, r7
 348:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1052              		.loc 1 348 9 view .LVU357
 1053 00e2 B6DB     		blt	.L75
 1054 00e4 CB46     		mov	fp, r9
 1055              	.LVL82:
 1056              	.L76:
 345:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1057              		.loc 1 345 36 is_stmt 1 view .LVU358
 1058 00e6 099B     		ldr	r3, [sp, #36]
 345:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1059              		.loc 1 345 5 is_stmt 0 view .LVU359
 1060 00e8 0499     		ldr	r1, [sp, #16]
 1061 00ea 0133     		adds	r3, r3, #1
 1062 00ec 1BB2     		sxth	r3, r3
 1063 00ee 8B42     		cmp	r3, r1
 1064 00f0 0993     		str	r3, [sp, #36]
 1065              	.LVL83:
 345:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1066              		.loc 1 345 19 is_stmt 1 view .LVU360
 345:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1067              		.loc 1 345 5 is_stmt 0 view .LVU361
 1068 00f2 9FDB     		blt	.L69
 1069              	.LVL84:
 1070              	.L68:
 382:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 383:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 384:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 385:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* then does the pooling along y axis */
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_y = 0; i_y < dim_im_out; i_y++)
 1071              		.loc 1 386 19 is_stmt 1 view .LVU362
 1072              		.loc 1 386 5 is_stmt 0 view .LVU363
 1073 00f4 059B     		ldr	r3, [sp, #20]
 1074 00f6 002B     		cmp	r3, #0
 1075 00f8 65D0     		beq	.L67
 1076              	.LBB54:
 387:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 388:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* for each output row */
 389:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *target = Im_out + i_y * dim_im_out * ch_im_in;
 390:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 391:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_end;
 392:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the starting row */
 393:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (i_y * stride - padding < 0)
 394:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 395:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_start = Im_in;
 396:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 397:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 65


 398:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_start = Im_in + (i_y * stride - padding) * dim_im_in * ch_im_in;
 399:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 400:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the stopping row */
 401:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         if (i_y * stride - padding + dim_kernel >= dim_im_in)
 402:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_end = Im_in + dim_im_in * dim_im_in * ch_im_in;
 1077              		.loc 1 403 41 view .LVU364
 1078 00fa 049C     		ldr	r4, [sp, #16]
 404:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 405:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 406:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             row_end = Im_in + (i_y * stride - padding + dim_kernel) * dim_im_in * ch_im_in;
 407:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 408:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 409:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* copy over the first row */
 410:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         arm_q7_to_q15_no_shift(row_start, buffer, dim_im_out * ch_im_in);
 1079              		.loc 1 410 62 view .LVU365
 1080 00fc 03FB0BF1 		mul	r1, r3, fp
 411:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         count = 1;
 412:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 413:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* move over to next row */
 414:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         row_start += ch_im_in * dim_im_in;
 415:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (; row_start < row_end; row_start += dim_im_in * ch_im_in)
 417:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 418:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             accumulate_q7_to_q15(buffer, row_start, dim_im_out * ch_im_in);
 1081              		.loc 1 418 13 view .LVU366
 1082 0100 13FB0BF7 		smulbb	r7, r3, fp
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1083              		.loc 1 403 21 view .LVU367
 1084 0104 019B     		ldr	r3, [sp, #4]
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1085              		.loc 1 403 41 view .LVU368
 1086 0106 2246     		mov	r2, r4
 1087 0108 A8F10200 		sub	r0, r8, #2
 410:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         count = 1;
 1088              		.loc 1 410 62 view .LVU369
 1089 010c 08EE101A 		vmov	s16, r1	@ int
 1090 0110 89B2     		uxth	r1, r1
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1091              		.loc 1 403 41 view .LVU370
 1092 0112 02FB04F2 		mul	r2, r2, r4
 1093              	.LBE54:
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1094              		.loc 1 386 14 view .LVU371
 1095 0116 0025     		movs	r5, #0
 1096              	.LBB57:
 414:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1097              		.loc 1 414 31 view .LVU372
 1098 0118 04FB0BFA 		mul	r10, r4, fp
 1099              		.loc 1 418 13 view .LVU373
 1100 011c BFB2     		uxth	r7, r7
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1101              		.loc 1 403 21 view .LVU374
 1102 011e 0BFB0233 		mla	r3, fp, r2, r3
 1103              	.LBE57:
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1104              		.loc 1 386 23 view .LVU375
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 66


 1105 0122 2A46     		mov	r2, r5
 1106              	.LBB58:
 1107              		.loc 1 418 13 view .LVU376
 1108 0124 CDF820B0 		str	fp, [sp, #32]
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1109              		.loc 1 403 21 view .LVU377
 1110 0128 0B93     		str	r3, [sp, #44]
 1111 012a 00EB4103 		add	r3, r0, r1, lsl #1
 1112 012e 0A90     		str	r0, [sp, #40]
 1113              		.loc 1 418 13 view .LVU378
 1114 0130 9B46     		mov	fp, r3
 1115 0132 0991     		str	r1, [sp, #36]
 1116              	.LVL85:
 1117              	.L86:
 389:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 1118              		.loc 1 389 9 is_stmt 1 view .LVU379
 389:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 1119              		.loc 1 389 41 is_stmt 0 view .LVU380
 1120 0134 059B     		ldr	r3, [sp, #20]
 1121 0136 03FB02F6 		mul	r6, r3, r2
 393:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1122              		.loc 1 393 17 view .LVU381
 1123 013a 079B     		ldr	r3, [sp, #28]
 1124 013c 03FB02F2 		mul	r2, r3, r2
 389:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_start;
 1125              		.loc 1 389 54 view .LVU382
 1126 0140 089B     		ldr	r3, [sp, #32]
 1127 0142 1946     		mov	r1, r3
 1128 0144 01FB06F1 		mul	r1, r1, r6
 1129 0148 0391     		str	r1, [sp, #12]
 1130              	.LVL86:
 390:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         q7_t     *row_end;
 1131              		.loc 1 390 9 is_stmt 1 view .LVU383
 391:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         /* setting the starting row */
 1132              		.loc 1 391 9 view .LVU384
 393:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1133              		.loc 1 393 9 view .LVU385
 393:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1134              		.loc 1 393 12 is_stmt 0 view .LVU386
 1135 014a 0299     		ldr	r1, [sp, #8]
 1136 014c 521A     		subs	r2, r2, r1
 1137 014e 50D4     		bmi	.L93
 398:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1138              		.loc 1 398 13 is_stmt 1 view .LVU387
 398:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1139              		.loc 1 398 58 is_stmt 0 view .LVU388
 1140 0150 0499     		ldr	r1, [sp, #16]
 1141 0152 01FB02F0 		mul	r0, r1, r2
 398:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1142              		.loc 1 398 23 view .LVU389
 1143 0156 0199     		ldr	r1, [sp, #4]
 1144 0158 03FB0010 		mla	r0, r3, r0, r1
 1145              	.LVL87:
 1146              	.L81:
 401:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1147              		.loc 1 401 9 is_stmt 1 view .LVU390
 401:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 67


 1148              		.loc 1 401 36 is_stmt 0 view .LVU391
 1149 015c 069B     		ldr	r3, [sp, #24]
 1150 015e 1A44     		add	r2, r2, r3
 401:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1151              		.loc 1 401 12 view .LVU392
 1152 0160 049B     		ldr	r3, [sp, #16]
 1153 0162 9A42     		cmp	r2, r3
 1154 0164 42DA     		bge	.L94
 406:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1155              		.loc 1 406 13 is_stmt 1 view .LVU393
 406:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1156              		.loc 1 406 69 is_stmt 0 view .LVU394
 1157 0166 03FB02F2 		mul	r2, r3, r2
 406:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 1158              		.loc 1 406 21 view .LVU395
 1159 016a 0199     		ldr	r1, [sp, #4]
 1160 016c 089B     		ldr	r3, [sp, #32]
 1161 016e 03FB0219 		mla	r9, r3, r2, r1
 1162              	.LVL88:
 1163              	.L82:
 410:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         count = 1;
 1164              		.loc 1 410 9 is_stmt 1 view .LVU396
 414:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1165              		.loc 1 414 19 is_stmt 0 view .LVU397
 1166 0172 00EB0A04 		add	r4, r0, r10
 410:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         count = 1;
 1167              		.loc 1 410 9 view .LVU398
 1168 0176 18EE102A 		vmov	r2, s16	@ int
 1169 017a 4146     		mov	r1, r8
 1170 017c FFF7FEFF 		bl	arm_q7_to_q15_no_shift
 1171              	.LVL89:
 411:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1172              		.loc 1 411 9 is_stmt 1 view .LVU399
 414:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1173              		.loc 1 414 9 view .LVU400
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1174              		.loc 1 416 9 view .LVU401
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1175              		.loc 1 416 16 view .LVU402
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1176              		.loc 1 416 9 is_stmt 0 view .LVU403
 1177 0180 A145     		cmp	r9, r4
 1178 0182 38D9     		bls	.L95
 1179 0184 0226     		movs	r6, #2
 1180              	.LVL90:
 1181              	.L84:
 1182              		.loc 1 418 13 is_stmt 1 discriminator 2 view .LVU404
 1183 0186 2146     		mov	r1, r4
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1184              		.loc 1 416 47 is_stmt 0 discriminator 2 view .LVU405
 1185 0188 5444     		add	r4, r4, r10
 1186              	.LVL91:
 1187              		.loc 1 418 13 discriminator 2 view .LVU406
 1188 018a 4046     		mov	r0, r8
 1189 018c 3A46     		mov	r2, r7
 1190 018e FFF7FEFF 		bl	accumulate_q7_to_q15
 1191              	.LVL92:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 68


 419:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count++;
 1192              		.loc 1 419 13 is_stmt 1 discriminator 2 view .LVU407
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1193              		.loc 1 416 37 discriminator 2 view .LVU408
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1194              		.loc 1 416 16 discriminator 2 view .LVU409
 1195 0192 731C     		adds	r3, r6, #1
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1196              		.loc 1 416 9 is_stmt 0 discriminator 2 view .LVU410
 1197 0194 A145     		cmp	r9, r4
 1198 0196 3046     		mov	r0, r6
 1199 0198 9EB2     		uxth	r6, r3
 1200              	.LVL93:
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1201              		.loc 1 416 9 discriminator 2 view .LVU411
 1202 019a F4D8     		bhi	.L84
 1203              	.L83:
 420:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 421:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         buffer_scale_back_q15_to_q7(buffer, target, dim_im_out * ch_im_in, count);
 1204              		.loc 1 421 9 is_stmt 1 discriminator 2 view .LVU412
 1205              	.LVL94:
 1206              	.LBB55:
 1207              	.LBI55:
  42:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** {
 1208              		.loc 1 42 13 discriminator 2 view .LVU413
 1209              	.LBB56:
  44:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1210              		.loc 1 44 5 discriminator 2 view .LVU414
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1211              		.loc 1 46 5 discriminator 2 view .LVU415
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1212              		.loc 1 46 17 discriminator 2 view .LVU416
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1213              		.loc 1 46 5 is_stmt 0 discriminator 2 view .LVU417
 1214 019c 099B     		ldr	r3, [sp, #36]
 1215 019e 63B1     		cbz	r3, .L89
 1216 01a0 039B     		ldr	r3, [sp, #12]
 1217 01a2 0A9A     		ldr	r2, [sp, #40]
 1218 01a4 591E     		subs	r1, r3, #1
 1219 01a6 1C9B     		ldr	r3, [sp, #112]
 1220 01a8 1944     		add	r1, r1, r3
 1221              	.LVL95:
 1222              	.L88:
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1223              		.loc 1 48 9 is_stmt 1 view .LVU418
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1224              		.loc 1 48 35 is_stmt 0 view .LVU419
 1225 01aa 32F9023F 		ldrsh	r3, [r2, #2]!
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1226              		.loc 1 48 39 view .LVU420
 1227 01ae 93FBF0F3 		sdiv	r3, r3, r0
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1228              		.loc 1 46 5 view .LVU421
 1229 01b2 5A45     		cmp	r2, fp
  48:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 1230              		.loc 1 48 21 view .LVU422
 1231 01b4 01F8013F 		strb	r3, [r1, #1]!
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 69


  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1232              		.loc 1 46 29 is_stmt 1 view .LVU423
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1233              		.loc 1 46 17 view .LVU424
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1234              		.loc 1 46 5 is_stmt 0 view .LVU425
 1235 01b8 F7D1     		bne	.L88
 1236              	.L89:
 1237              	.LVL96:
  46:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1238              		.loc 1 46 5 view .LVU426
 1239              	.LBE56:
 1240              	.LBE55:
 1241              	.LBE58:
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1242              		.loc 1 386 37 is_stmt 1 view .LVU427
 1243 01ba 0135     		adds	r5, r5, #1
 1244              	.LVL97:
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1245              		.loc 1 386 5 is_stmt 0 view .LVU428
 1246 01bc 059B     		ldr	r3, [sp, #20]
 1247 01be 2DB2     		sxth	r5, r5
 1248              	.LVL98:
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1249              		.loc 1 386 19 is_stmt 1 view .LVU429
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1250              		.loc 1 386 5 is_stmt 0 view .LVU430
 1251 01c0 9D42     		cmp	r5, r3
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1252              		.loc 1 386 23 view .LVU431
 1253 01c2 2A46     		mov	r2, r5
 386:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 1254              		.loc 1 386 5 view .LVU432
 1255 01c4 B6DB     		blt	.L86
 1256              	.LVL99:
 1257              	.L67:
 422:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 423:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 424:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #else
 425:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 426:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 427:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   i_ch_in, i_x, i_y;
 428:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     int16_t   k_x, k_y;
 429:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 430:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
 431:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     {
 432:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         for (i_y = 0; i_y < dim_im_out; i_y++)
 433:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 434:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (i_x = 0; i_x < dim_im_out; i_x++)
 435:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 436:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 int       sum = 0;
 437:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 int       count = 0;
 438:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++
 439:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 {
 440:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k
 441:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     {
 442:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 70


 443:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         {
 444:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                             sum += Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
 445:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                             count++;
 446:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                         }
 447:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                     }
 448:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 }
 449:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****                 Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = sum / count;
 450:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             }
 451:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         }
 452:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****     }
 453:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 454:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** #endif                          /* ARM_MATH_DSP */
 455:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 456:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** }
 1258              		.loc 1 456 1 view .LVU433
 1259 01c6 0DB0     		add	sp, sp, #52
 1260              	.LCFI14:
 1261              		.cfi_remember_state
 1262              		.cfi_def_cfa_offset 44
 1263              		@ sp needed
 1264 01c8 BDEC028B 		vldm	sp!, {d8}
 1265              	.LCFI15:
 1266              		.cfi_restore 80
 1267              		.cfi_restore 81
 1268              		.cfi_def_cfa_offset 36
 1269 01cc BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1270              	.LVL100:
 1271              	.L91:
 1272              	.LCFI16:
 1273              		.cfi_restore_state
 1274              	.LBB59:
 364:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 1275              		.loc 1 364 26 view .LVU434
 1276 01d0 089E     		ldr	r6, [sp, #32]
 1277              	.LVL101:
 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 1278              		.loc 1 371 13 is_stmt 1 view .LVU435
 375:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 1279              		.loc 1 375 23 is_stmt 0 view .LVU436
 1280 01d2 00EB0904 		add	r4, r0, r9
 371:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             count = 1;
 1281              		.loc 1 371 13 view .LVU437
 1282 01d6 4A46     		mov	r2, r9
 1283 01d8 4146     		mov	r1, r8
 1284 01da FFF7FEFF 		bl	arm_q7_to_q15_no_shift
 1285              	.LVL102:
 372:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c **** 
 1286              		.loc 1 372 13 is_stmt 1 view .LVU438
 375:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             for (; win_start < win_stop; win_start += ch_im_in)
 1287              		.loc 1 375 13 view .LVU439
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 1288              		.loc 1 376 13 view .LVU440
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 1289              		.loc 1 376 20 view .LVU441
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 1290              		.loc 1 376 13 is_stmt 0 view .LVU442
 1291 01de A642     		cmp	r6, r4
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 71


 1292 01e0 3FF65EAF 		bhi	.L107
 1293              	.L92:
 376:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             {
 1294              		.loc 1 376 13 view .LVU443
 1295 01e4 0120     		movs	r0, #1
 1296 01e6 6AE7     		b	.L72
 1297              	.LVL103:
 1298              	.L90:
 356:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 1299              		.loc 1 356 27 view .LVU444
 1300 01e8 2846     		mov	r0, r5
 1301 01ea 42E7     		b	.L70
 1302              	.LVL104:
 1303              	.L94:
 356:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****             } else
 1304              		.loc 1 356 27 view .LVU445
 1305              	.LBE59:
 1306              	.LBB60:
 403:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1307              		.loc 1 403 21 view .LVU446
 1308 01ec DDF82C90 		ldr	r9, [sp, #44]
 1309 01f0 BFE7     		b	.L82
 1310              	.LVL105:
 1311              	.L93:
 395:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         } else
 1312              		.loc 1 395 23 view .LVU447
 1313 01f2 0198     		ldr	r0, [sp, #4]
 1314 01f4 B2E7     		b	.L81
 1315              	.LVL106:
 1316              	.L95:
 416:.//Libraries/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c ****         {
 1317              		.loc 1 416 9 view .LVU448
 1318 01f6 0120     		movs	r0, #1
 1319 01f8 D0E7     		b	.L83
 1320              	.LBE60:
 1321              		.cfi_endproc
 1322              	.LFE153:
 1324 01fa 00BF     		.text
 1325              	.Letext0:
 1326              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1327              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1328              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1329              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1330              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 1331              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 1332              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 1333              		.file 10 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
 1334              		.file 11 ".//Libraries/CMSIS/DSP/Include/arm_common_tables.h"
 1335              		.file 12 ".//Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h"
 1336              		.file 13 ".//Libraries/CMSIS/NN/Include/arm_nn_tables.h"
 1337              		.file 14 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/string.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s 			page 72


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_pool_q7_HWC.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:17     .text.compare_and_replace_if_larger_q7:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:25     .text.compare_and_replace_if_larger_q7:0000000000000000 compare_and_replace_if_larger_q7
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:190    .text.accumulate_q7_to_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:197    .text.accumulate_q7_to_q15:0000000000000000 accumulate_q7_to_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:426    .text.accumulate_q7_to_q15:000000000000008c $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:431    .text.arm_maxpool_q7_HWC:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:439    .text.arm_maxpool_q7_HWC:0000000000000000 arm_maxpool_q7_HWC
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:804    .text.arm_avepool_q7_HWC:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccE9iTDR.s:812    .text.arm_avepool_q7_HWC:0000000000000000 arm_avepool_q7_HWC

UNDEFINED SYMBOLS
memmove
arm_q7_to_q15_no_shift
