{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@179:189@HdlIdDef", "  wire   [23:0]     tdd_tx_on_2_s;\n  wire   [23:0]     tdd_tx_off_2_s;\n  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@183:194", "\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // tx/rx data flow control\n\n  assign  tdd_tx_valid_i0 = ((tdd_enable_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@181:191", "  wire   [23:0]     tdd_tx_dp_on_2_s;\n  wire   [23:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // tx/rx data flow control\n"]], "Diff Content": {"Delete": [[184, "  wire   [23:0]     tdd_counter_status;\n"]], "Add": [[184, "  wire    [23:0]    tdd_counter_init_s;\n"], [184, "  wire    [23:0]    tdd_frame_length_s;\n"], [184, "  wire              tdd_terminal_type_s;\n"], [184, "  wire    [23:0]    tdd_vco_rx_on_1_s;\n"], [184, "  wire    [23:0]    tdd_vco_rx_off_1_s;\n"], [184, "  wire    [23:0]    tdd_vco_tx_on_1_s;\n"], [184, "  wire    [23:0]    tdd_vco_tx_off_1_s;\n"], [184, "  wire    [23:0]    tdd_rx_on_1_s;\n"], [184, "  wire    [23:0]    tdd_rx_off_1_s;\n"], [184, "  wire    [23:0]    tdd_tx_on_1_s;\n"], [184, "  wire    [23:0]    tdd_tx_off_1_s;\n"], [184, "  wire    [23:0]    tdd_tx_dp_on_1_s;\n"], [184, "  wire    [23:0]    tdd_tx_dp_off_1_s;\n"], [184, "  wire    [23:0]    tdd_vco_rx_on_2_s;\n"], [184, "  wire    [23:0]    tdd_vco_rx_off_2_s;\n"], [184, "  wire    [23:0]    tdd_vco_tx_on_2_s;\n"], [184, "  wire    [23:0]    tdd_vco_tx_off_2_s;\n"], [184, "  wire    [23:0]    tdd_rx_on_2_s;\n"], [184, "  wire    [23:0]    tdd_rx_off_2_s;\n"], [184, "  wire    [23:0]    tdd_tx_on_2_s;\n"], [184, "  wire    [23:0]    tdd_tx_off_2_s;\n"], [184, "  wire    [23:0]    tdd_tx_dp_on_2_s;\n"], [184, "  wire    [23:0]    tdd_tx_dp_off_2_s;\n"], [184, "  wire    [23:0]    tdd_counter_status;\n"]]}}