[{"commit":{"message":"change from li to mv to follow code convention"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"100d7c616e36f6d381e3985947f315eac2bbac90"},{"commit":{"message":"fix according round 2 reviewing"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"5c1822f40c54a5cdcc9fdf014e4d8ccfb75f96f3"},{"commit":{"message":"use mu\/tu rather than ma\/ta when calling vsetvli"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"55e12581e076d3781893f7fca5b7ef6ca4987f29"},{"commit":{"message":"fix according round 1 reviewing"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"fcc6288f12adcd230fa942c823d6a6ad5e6157ea"},{"commit":{"message":"Initial commit: chacha20 intrinsic implementation in vector instructions on riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"a7d3aba1332ca0f9b92c14f8fa91af0ba0539b22"}]