This is a common path (to prepare panel and validate chip data with QC)

I will put phasing with eagle also here
