

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_59_5'
================================================================
* Date:           Thu May  9 21:55:39 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_13 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_5  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add11573 = alloca i32 1"   --->   Operation 6 'alloca' 'add11573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add115_15474 = alloca i32 1"   --->   Operation 7 'alloca' 'add115_15474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add115_14075 = alloca i32 1"   --->   Operation 8 'alloca' 'add115_14075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add115_140_176 = alloca i32 1"   --->   Operation 9 'alloca' 'add115_140_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add115_277 = alloca i32 1"   --->   Operation 10 'alloca' 'add115_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add115_2_178 = alloca i32 1"   --->   Operation 11 'alloca' 'add115_2_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add115_379 = alloca i32 1"   --->   Operation 12 'alloca' 'add115_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add115_3_180 = alloca i32 1"   --->   Operation 13 'alloca' 'add115_3_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload"   --->   Operation 15 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload"   --->   Operation 16 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload"   --->   Operation 17 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload"   --->   Operation 18 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload"   --->   Operation 19 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload"   --->   Operation 20 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload"   --->   Operation 21 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload"   --->   Operation 22 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload"   --->   Operation 23 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload"   --->   Operation 24 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload"   --->   Operation 25 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload"   --->   Operation 26 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload"   --->   Operation 27 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload"   --->   Operation 28 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload"   --->   Operation 29 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload"   --->   Operation 30 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload"   --->   Operation 31 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add5582_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add5582_reload"   --->   Operation 32 'read' 'add5582_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add55_16883_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_16883_reload"   --->   Operation 33 'read' 'add55_16883_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add55_284_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_284_reload"   --->   Operation 34 'read' 'add55_284_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add55_385_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_385_reload"   --->   Operation 35 'read' 'add55_385_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add55_486_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_486_reload"   --->   Operation 36 'read' 'add55_486_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add55_587_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_587_reload"   --->   Operation 37 'read' 'add55_587_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add55_688_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_688_reload"   --->   Operation 38 'read' 'add55_688_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add55_789_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add55_789_reload"   --->   Operation 39 'read' 'add55_789_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 7, i4 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_789_reload_read, i128 %add115_3_180"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_688_reload_read, i128 %add115_379"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_587_reload_read, i128 %add115_2_178"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_486_reload_read, i128 %add115_277"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_385_reload_read, i128 %add115_140_176"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_284_reload_read, i128 %add115_14075"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add55_16883_reload_read, i128 %add115_15474"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 %add5582_reload_read, i128 %add11573"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc122.1.3"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d5.cpp:72]   --->   Operation 50 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d5.cpp:59]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %for.inc122.1.3.split, void %for.end133.exitStub" [d5.cpp:59]   --->   Operation 52 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_1" [d5.cpp:34]   --->   Operation 53 'trunc' 'trunc_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln62 = xor i3 %trunc_ln34, i3 7" [d5.cpp:62]   --->   Operation 54 'xor' 'xor_ln62' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln72_15 = zext i3 %xor_ln62" [d5.cpp:72]   --->   Operation 55 'zext' 'zext_ln72_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.72ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i3 %trunc_ln34" [d5.cpp:72]   --->   Operation 56 'mux' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln72 = icmp_ne  i4 %i_1, i4 7" [d5.cpp:72]   --->   Operation 57 'icmp' 'icmp_ln72' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%add_ln73 = add i4 %zext_ln72_15, i4 15" [d5.cpp:73]   --->   Operation 58 'add' 'add_ln73' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i1 %icmp_ln72" [d5.cpp:73]   --->   Operation 59 'zext' 'zext_ln73' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%sub_ln69_6 = sub i4 %add_ln73, i4 %zext_ln73" [d5.cpp:69]   --->   Operation 60 'sub' 'sub_ln69_6' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%icmp_ln72_1 = icmp_slt  i4 %i_1, i4 6" [d5.cpp:72]   --->   Operation 61 'icmp' 'icmp_ln72_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i1 %icmp_ln72_1" [d5.cpp:73]   --->   Operation 62 'zext' 'zext_ln73_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%sub_ln69_7 = sub i4 %sub_ln69_6, i4 %zext_ln73_1" [d5.cpp:69]   --->   Operation 63 'sub' 'sub_ln69_7' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln72_2 = icmp_slt  i4 %i_1, i4 5" [d5.cpp:72]   --->   Operation 64 'icmp' 'icmp_ln72_2' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i1 %icmp_ln72_2" [d5.cpp:73]   --->   Operation 65 'zext' 'zext_ln73_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%sub_ln69 = sub i4 %sub_ln69_7, i4 %zext_ln73_2" [d5.cpp:69]   --->   Operation 66 'sub' 'sub_ln69' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 2, i32 3" [d5.cpp:72]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.54ns)   --->   "%icmp_ln72_3 = icmp_ne  i2 %tmp_6, i2 1" [d5.cpp:72]   --->   Operation 68 'icmp' 'icmp_ln72_3' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i1 %icmp_ln72_3" [d5.cpp:73]   --->   Operation 69 'zext' 'zext_ln73_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%sub_ln69_1 = sub i4 %sub_ln69, i4 %zext_ln73_3" [d5.cpp:69]   --->   Operation 70 'sub' 'sub_ln69_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%icmp_ln72_4 = icmp_slt  i4 %i_1, i4 3" [d5.cpp:72]   --->   Operation 71 'icmp' 'icmp_ln72_4' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i1 %icmp_ln72_4" [d5.cpp:73]   --->   Operation 72 'zext' 'zext_ln73_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%sub_ln69_2 = sub i4 %sub_ln69_1, i4 %zext_ln73_4" [d5.cpp:69]   --->   Operation 73 'sub' 'sub_ln69_2' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_1, i32 1, i32 3" [d5.cpp:72]   --->   Operation 74 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln72_5 = icmp_slt  i3 %tmp_9, i3 1" [d5.cpp:72]   --->   Operation 75 'icmp' 'icmp_ln72_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%empty = add i4 %i_1, i4 15" [d5.cpp:72]   --->   Operation 76 'add' 'empty' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.72ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i3 %trunc_ln34" [d5.cpp:72]   --->   Operation 77 'mux' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln72_6 = icmp_slt  i4 %empty, i4 6" [d5.cpp:72]   --->   Operation 78 'icmp' 'icmp_ln72_6' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i1 %icmp_ln72_6" [d5.cpp:73]   --->   Operation 79 'zext' 'zext_ln73_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%sub_ln69_8 = sub i4 %add_ln73, i4 %zext_ln73_5" [d5.cpp:69]   --->   Operation 80 'sub' 'sub_ln69_8' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln72_7 = icmp_slt  i4 %empty, i4 5" [d5.cpp:72]   --->   Operation 81 'icmp' 'icmp_ln72_7' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i1 %icmp_ln72_7" [d5.cpp:73]   --->   Operation 82 'zext' 'zext_ln73_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%sub_ln69_9 = sub i4 %sub_ln69_8, i4 %zext_ln73_6" [d5.cpp:69]   --->   Operation 83 'sub' 'sub_ln69_9' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d5.cpp:72]   --->   Operation 84 'partselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.54ns)   --->   "%icmp_ln72_8 = icmp_ne  i2 %tmp_14, i2 1" [d5.cpp:72]   --->   Operation 85 'icmp' 'icmp_ln72_8' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i1 %icmp_ln72_8" [d5.cpp:73]   --->   Operation 86 'zext' 'zext_ln73_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.79ns)   --->   "%sub_ln69_3 = sub i4 %sub_ln69_9, i4 %zext_ln73_7" [d5.cpp:69]   --->   Operation 87 'sub' 'sub_ln69_3' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln72_9 = icmp_slt  i4 %empty, i4 3" [d5.cpp:72]   --->   Operation 88 'icmp' 'icmp_ln72_9' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i1 %icmp_ln72_9" [d5.cpp:73]   --->   Operation 89 'zext' 'zext_ln73_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.79ns)   --->   "%sub_ln69_4 = sub i4 %sub_ln69_3, i4 %zext_ln73_8" [d5.cpp:69]   --->   Operation 90 'sub' 'sub_ln69_4' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3" [d5.cpp:72]   --->   Operation 91 'partselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%icmp_ln72_10 = icmp_slt  i3 %tmp_17, i3 1" [d5.cpp:72]   --->   Operation 92 'icmp' 'icmp_ln72_10' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%icmp_ln72_11 = icmp_slt  i4 %empty, i4 1" [d5.cpp:72]   --->   Operation 93 'icmp' 'icmp_ln72_11' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln59 = add i4 %i_1, i4 14" [d5.cpp:59]   --->   Operation 94 'add' 'add_ln59' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln59 = store i4 %add_ln59, i4 %i" [d5.cpp:59]   --->   Operation 95 'store' 'store_ln59' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%add11573_load = load i128 %add11573" [d5.cpp:72]   --->   Operation 96 'load' 'add11573_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%add115_15474_load = load i128 %add115_15474" [d5.cpp:72]   --->   Operation 97 'load' 'add115_15474_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%add115_14075_load = load i128 %add115_14075" [d5.cpp:72]   --->   Operation 98 'load' 'add115_14075_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%add115_140_176_load = load i128 %add115_140_176" [d5.cpp:72]   --->   Operation 99 'load' 'add115_140_176_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%add115_277_load = load i128 %add115_277" [d5.cpp:72]   --->   Operation 100 'load' 'add115_277_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%add115_2_178_load = load i128 %add115_2_178" [d5.cpp:72]   --->   Operation 101 'load' 'add115_2_178_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%add115_379_load = load i128 %add115_379" [d5.cpp:72]   --->   Operation 102 'load' 'add115_379_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i64 %tmp_s" [d5.cpp:72]   --->   Operation 103 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.67ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i3 %xor_ln62" [d5.cpp:72]   --->   Operation 104 'mux' 'tmp_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i64 %tmp_1" [d5.cpp:72]   --->   Operation 105 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.67ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i3 %xor_ln62" [d5.cpp:72]   --->   Operation 106 'mux' 'tmp_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i64 %tmp_2" [d5.cpp:72]   --->   Operation 107 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.77ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_6" [d5.cpp:72]   --->   Operation 108 'mux' 'tmp_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i64 %tmp_3" [d5.cpp:72]   --->   Operation 109 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.77ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_7" [d5.cpp:72]   --->   Operation 110 'mux' 'tmp_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i64 %tmp_4" [d5.cpp:72]   --->   Operation 111 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.77ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69" [d5.cpp:72]   --->   Operation 112 'mux' 'tmp_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i64 %tmp_5" [d5.cpp:72]   --->   Operation 113 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.77ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_1" [d5.cpp:72]   --->   Operation 114 'mux' 'tmp_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i64 %tmp_7" [d5.cpp:72]   --->   Operation 115 'zext' 'zext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.77ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_2" [d5.cpp:72]   --->   Operation 116 'mux' 'tmp_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i64 %tmp_8" [d5.cpp:72]   --->   Operation 117 'zext' 'zext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i64 %tmp_10" [d5.cpp:72]   --->   Operation 118 'zext' 'zext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.67ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i3 %xor_ln62" [d5.cpp:72]   --->   Operation 119 'mux' 'tmp_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i64 %tmp_11" [d5.cpp:72]   --->   Operation 120 'zext' 'zext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 121 '%mul_ln72 = mul i128 %zext_ln72_1, i128 %zext_ln72'
ST_2 : Operation 121 [1/1] (3.73ns)   --->   "%mul_ln72 = mul i128 %zext_ln72_1, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 121 'mul' 'mul_ln72' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 122 '%mul_ln72_1 = mul i128 %zext_ln72_9, i128 %zext_ln72_8'
ST_2 : Operation 122 [1/1] (3.73ns)   --->   "%mul_ln72_1 = mul i128 %zext_ln72_9, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 122 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72 = add i128 %mul_ln72_1, i128 %mul_ln72" [d5.cpp:72]   --->   Operation 123 'add' 'add_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_1 = add i128 %add11573_load, i128 %add_ln72" [d5.cpp:72]   --->   Operation 124 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 125 '%mul_ln72_2 = mul i128 %zext_ln72_2, i128 %zext_ln72'
ST_2 : Operation 125 [1/1] (3.73ns)   --->   "%mul_ln72_2 = mul i128 %zext_ln72_2, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 125 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln72)   --->   "%select_ln72 = select i1 %icmp_ln72, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 126 'select' 'select_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72 = and i128 %mul_ln72_2, i128 %select_ln72" [d5.cpp:72]   --->   Operation 127 'and' 'and_ln72' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 128 '%mul_ln72_3 = mul i128 %zext_ln72_8, i128 %zext_ln72_1'
ST_2 : Operation 128 [1/1] (3.73ns)   --->   "%mul_ln72_3 = mul i128 %zext_ln72_8, i128 %zext_ln72_1" [d5.cpp:72]   --->   Operation 128 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_2 = add i128 %mul_ln72_3, i128 %and_ln72" [d5.cpp:72]   --->   Operation 129 'add' 'add_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_3 = add i128 %add115_15474_load, i128 %add_ln72_2" [d5.cpp:72]   --->   Operation 130 'add' 'add_ln72_3' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 131 '%mul_ln72_4 = mul i128 %zext_ln72_3, i128 %zext_ln72'
ST_2 : Operation 131 [1/1] (3.73ns)   --->   "%mul_ln72_4 = mul i128 %zext_ln72_3, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 131 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_1)   --->   "%select_ln72_1 = select i1 %icmp_ln72_1, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 132 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_1 = and i128 %mul_ln72_4, i128 %select_ln72_1" [d5.cpp:72]   --->   Operation 133 'and' 'and_ln72_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 134 '%mul_ln72_5 = mul i128 %zext_ln72_8, i128 %zext_ln72_2'
ST_2 : Operation 134 [1/1] (3.73ns)   --->   "%mul_ln72_5 = mul i128 %zext_ln72_8, i128 %zext_ln72_2" [d5.cpp:72]   --->   Operation 134 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_2)   --->   "%select_ln72_2 = select i1 %icmp_ln72_6, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 135 'select' 'select_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_2 = and i128 %mul_ln72_5, i128 %select_ln72_2" [d5.cpp:72]   --->   Operation 136 'and' 'and_ln72_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_4 = add i128 %and_ln72_2, i128 %and_ln72_1" [d5.cpp:72]   --->   Operation 137 'add' 'add_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_5 = add i128 %add115_14075_load, i128 %add_ln72_4" [d5.cpp:72]   --->   Operation 138 'add' 'add_ln72_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/1] (0.77ns)   --->   "%tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_8" [d5.cpp:72]   --->   Operation 139 'mux' 'tmp_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i64 %tmp_12" [d5.cpp:72]   --->   Operation 140 'zext' 'zext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 141 '%mul_ln72_6 = mul i128 %zext_ln72_4, i128 %zext_ln72'
ST_2 : Operation 141 [1/1] (3.73ns)   --->   "%mul_ln72_6 = mul i128 %zext_ln72_4, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 141 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_3)   --->   "%select_ln72_3 = select i1 %icmp_ln72_2, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 142 'select' 'select_ln72_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_3 = and i128 %mul_ln72_6, i128 %select_ln72_3" [d5.cpp:72]   --->   Operation 143 'and' 'and_ln72_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 144 '%mul_ln72_7 = mul i128 %zext_ln72_10, i128 %zext_ln72_8'
ST_2 : Operation 144 [1/1] (3.73ns)   --->   "%mul_ln72_7 = mul i128 %zext_ln72_10, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 144 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_4)   --->   "%select_ln72_4 = select i1 %icmp_ln72_7, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 145 'select' 'select_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_4 = and i128 %mul_ln72_7, i128 %select_ln72_4" [d5.cpp:72]   --->   Operation 146 'and' 'and_ln72_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_6 = add i128 %and_ln72_4, i128 %and_ln72_3" [d5.cpp:72]   --->   Operation 147 'add' 'add_ln72_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_7 = add i128 %add115_140_176_load, i128 %add_ln72_6" [d5.cpp:72]   --->   Operation 148 'add' 'add_ln72_7' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.77ns)   --->   "%tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_9" [d5.cpp:72]   --->   Operation 149 'mux' 'tmp_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i64 %tmp_13" [d5.cpp:72]   --->   Operation 150 'zext' 'zext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 151 '%mul_ln72_8 = mul i128 %zext_ln72_5, i128 %zext_ln72'
ST_2 : Operation 151 [1/1] (3.73ns)   --->   "%mul_ln72_8 = mul i128 %zext_ln72_5, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 151 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_5)   --->   "%select_ln72_5 = select i1 %icmp_ln72_3, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 152 'select' 'select_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_5 = and i128 %mul_ln72_8, i128 %select_ln72_5" [d5.cpp:72]   --->   Operation 153 'and' 'and_ln72_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 154 '%mul_ln72_9 = mul i128 %zext_ln72_11, i128 %zext_ln72_8'
ST_2 : Operation 154 [1/1] (3.73ns)   --->   "%mul_ln72_9 = mul i128 %zext_ln72_11, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 154 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_6)   --->   "%select_ln72_6 = select i1 %icmp_ln72_8, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 155 'select' 'select_ln72_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_6 = and i128 %mul_ln72_9, i128 %select_ln72_6" [d5.cpp:72]   --->   Operation 156 'and' 'and_ln72_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_8 = add i128 %and_ln72_6, i128 %and_ln72_5" [d5.cpp:72]   --->   Operation 157 'add' 'add_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_9 = add i128 %add115_277_load, i128 %add_ln72_8" [d5.cpp:72]   --->   Operation 158 'add' 'add_ln72_9' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.77ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_3" [d5.cpp:72]   --->   Operation 159 'mux' 'tmp_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln72_12 = zext i64 %tmp_15" [d5.cpp:72]   --->   Operation 160 'zext' 'zext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 161 '%mul_ln72_10 = mul i128 %zext_ln72_6, i128 %zext_ln72'
ST_2 : Operation 161 [1/1] (3.73ns)   --->   "%mul_ln72_10 = mul i128 %zext_ln72_6, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 161 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_7)   --->   "%select_ln72_7 = select i1 %icmp_ln72_4, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 162 'select' 'select_ln72_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_7 = and i128 %mul_ln72_10, i128 %select_ln72_7" [d5.cpp:72]   --->   Operation 163 'and' 'and_ln72_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 164 '%mul_ln72_11 = mul i128 %zext_ln72_12, i128 %zext_ln72_8'
ST_2 : Operation 164 [1/1] (3.73ns)   --->   "%mul_ln72_11 = mul i128 %zext_ln72_12, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 164 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_8)   --->   "%select_ln72_8 = select i1 %icmp_ln72_9, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 165 'select' 'select_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_8 = and i128 %mul_ln72_11, i128 %select_ln72_8" [d5.cpp:72]   --->   Operation 166 'and' 'and_ln72_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_10 = add i128 %and_ln72_8, i128 %and_ln72_7" [d5.cpp:72]   --->   Operation 167 'add' 'add_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_11 = add i128 %add115_2_178_load, i128 %add_ln72_10" [d5.cpp:72]   --->   Operation 168 'add' 'add_ln72_11' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.77ns)   --->   "%tmp_16 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_4" [d5.cpp:72]   --->   Operation 169 'mux' 'tmp_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i64 %tmp_16" [d5.cpp:72]   --->   Operation 170 'zext' 'zext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 171 '%mul_ln72_12 = mul i128 %zext_ln72_7, i128 %zext_ln72'
ST_2 : Operation 171 [1/1] (3.73ns)   --->   "%mul_ln72_12 = mul i128 %zext_ln72_7, i128 %zext_ln72" [d5.cpp:72]   --->   Operation 171 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_9)   --->   "%select_ln72_9 = select i1 %icmp_ln72_5, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 172 'select' 'select_ln72_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_9 = and i128 %mul_ln72_12, i128 %select_ln72_9" [d5.cpp:72]   --->   Operation 173 'and' 'and_ln72_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 174 '%mul_ln72_13 = mul i128 %zext_ln72_13, i128 %zext_ln72_8'
ST_2 : Operation 174 [1/1] (3.73ns)   --->   "%mul_ln72_13 = mul i128 %zext_ln72_13, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 174 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_10)   --->   "%select_ln72_10 = select i1 %icmp_ln72_10, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 175 'select' 'select_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln72_10 = and i128 %mul_ln72_13, i128 %select_ln72_10" [d5.cpp:72]   --->   Operation 176 'and' 'and_ln72_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_12 = add i128 %and_ln72_10, i128 %and_ln72_9" [d5.cpp:72]   --->   Operation 177 'add' 'add_ln72_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_13 = add i128 %add115_379_load, i128 %add_ln72_12" [d5.cpp:72]   --->   Operation 178 'add' 'add_ln72_13' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i1 %icmp_ln72_10" [d5.cpp:73]   --->   Operation 179 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.79ns)   --->   "%sub_ln69_5 = sub i4 %sub_ln69_4, i4 %zext_ln73_9" [d5.cpp:69]   --->   Operation 180 'sub' 'sub_ln69_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.77ns)   --->   "%tmp_18 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln69_5" [d5.cpp:72]   --->   Operation 181 'mux' 'tmp_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln72_14 = zext i64 %tmp_18" [d5.cpp:72]   --->   Operation 182 'zext' 'zext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 183 '%mul_ln72_14 = mul i128 %zext_ln72_14, i128 %zext_ln72_8'
ST_2 : Operation 183 [1/1] (3.73ns)   --->   "%mul_ln72_14 = mul i128 %zext_ln72_14, i128 %zext_ln72_8" [d5.cpp:72]   --->   Operation 183 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_13, i128 %add115_379" [d5.cpp:59]   --->   Operation 184 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_11, i128 %add115_2_178" [d5.cpp:59]   --->   Operation 185 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_9, i128 %add115_277" [d5.cpp:59]   --->   Operation 186 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_7, i128 %add115_140_176" [d5.cpp:59]   --->   Operation 187 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_5, i128 %add115_14075" [d5.cpp:59]   --->   Operation 188 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 189 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_3, i128 %add115_15474" [d5.cpp:59]   --->   Operation 189 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_1, i128 %add11573" [d5.cpp:59]   --->   Operation 190 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%add11573_load_1 = load i128 %add11573"   --->   Operation 200 'load' 'add11573_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%add115_15474_load_1 = load i128 %add115_15474"   --->   Operation 201 'load' 'add115_15474_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%add115_14075_load_1 = load i128 %add115_14075"   --->   Operation 202 'load' 'add115_14075_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%add115_140_176_load_1 = load i128 %add115_140_176"   --->   Operation 203 'load' 'add115_140_176_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%add115_277_load_1 = load i128 %add115_277"   --->   Operation 204 'load' 'add115_277_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%add115_2_178_load_1 = load i128 %add115_2_178"   --->   Operation 205 'load' 'add115_2_178_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%add115_379_load_1 = load i128 %add115_379"   --->   Operation 206 'load' 'add115_379_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%add115_3_180_load_1 = load i128 %add115_3_180"   --->   Operation 207 'load' 'add115_3_180_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_3_180_out, i128 %add115_3_180_load_1"   --->   Operation 208 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_379_out, i128 %add115_379_load_1"   --->   Operation 209 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_2_178_out, i128 %add115_2_178_load_1"   --->   Operation 210 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_277_out, i128 %add115_277_load_1"   --->   Operation 211 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_140_176_out, i128 %add115_140_176_load_1"   --->   Operation 212 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_14075_out, i128 %add115_14075_load_1"   --->   Operation 213 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add115_15474_out, i128 %add115_15474_load_1"   --->   Operation 214 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add11573_out, i128 %add11573_load_1"   --->   Operation 215 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 216 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%add115_3_180_load = load i128 %add115_3_180" [d5.cpp:72]   --->   Operation 191 'load' 'add115_3_180_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d5.cpp:61]   --->   Operation 192 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d5.cpp:34]   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [d5.cpp:59]   --->   Operation 194 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_14)   --->   "%select_ln72_11 = select i1 %icmp_ln72_11, i128 340282366920938463463374607431768211455, i128 0" [d5.cpp:72]   --->   Operation 195 'select' 'select_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_14)   --->   "%and_ln72_11 = and i128 %mul_ln72_14, i128 %select_ln72_11" [d5.cpp:72]   --->   Operation 196 'and' 'and_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln72_14 = add i128 %and_ln72_11, i128 %add115_3_180_load" [d5.cpp:72]   --->   Operation 197 'add' 'add_ln72_14' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln59 = store i128 %add_ln72_14, i128 %add115_3_180" [d5.cpp:59]   --->   Operation 198 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc122.1.3" [d5.cpp:59]   --->   Operation 199 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.782ns
The critical path consists of the following:
	'alloca' operation ('i') [42]  (0.000 ns)
	'load' operation ('i', d5.cpp:72) on local variable 'i' [79]  (0.000 ns)
	'icmp' operation ('icmp_ln72', d5.cpp:72) [103]  (0.797 ns)
	'sub' operation ('sub_ln69_6', d5.cpp:69) [106]  (0.797 ns)
	'sub' operation ('sub_ln69_7', d5.cpp:69) [111]  (0.797 ns)
	'sub' operation ('sub_ln69', d5.cpp:69) [116]  (0.797 ns)
	'sub' operation ('sub_ln69_1', d5.cpp:69) [122]  (0.797 ns)
	'sub' operation ('sub_ln69_2', d5.cpp:69) [127]  (0.797 ns)

 <State 2>: 7.101ns
The critical path consists of the following:
	'mux' operation ('tmp_8', d5.cpp:72) [128]  (0.770 ns)
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln72_12', d5.cpp:72) [202]  (3.734 ns)
	'and' operation ('and_ln72_9', d5.cpp:72) [204]  (0.379 ns)
	'add' operation ('add_ln72_12', d5.cpp:72) [208]  (0.000 ns)
	'add' operation ('add_ln72_13', d5.cpp:72) [209]  (0.995 ns)
	'store' operation ('store_ln59', d5.cpp:59) of variable 'add_ln72_13', d5.cpp:72 on local variable 'add115_379' [222]  (0.427 ns)

 <State 3>: 2.006ns
The critical path consists of the following:
	'load' operation ('add115_3_180_load', d5.cpp:72) on local variable 'add115_3_180' [90]  (0.000 ns)
	'add' operation ('add_ln72_14', d5.cpp:72) [218]  (1.579 ns)
	'store' operation ('store_ln59', d5.cpp:59) of variable 'add_ln72_14', d5.cpp:72 on local variable 'add115_3_180' [221]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
