Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3183c84ab3f49efa527ec28c171fde7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCU_SIM_behav xil_defaultlib.MCU_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port di [D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port bi [D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:53]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port PC_MUX_SEL [D:/Documents/DigitalDesign/CPE233/CPE233/CPE233.srcs/sources_1/new/RAT_MCU.sv:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ProgRom
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.Mux4(WIDTH=8)
Compiling module xil_defaultlib.Mux2(WIDTH=8)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.C
Compiling module xil_defaultlib.Z
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RAT_MCU
Compiling module xil_defaultlib.MCU_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_SIM_behav
