<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p677" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_677{left:629px;bottom:933px;letter-spacing:0.11px;word-spacing:-1.16px;}
#t2_677{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_677{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_677{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_677{left:160px;bottom:879px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t6_677{left:441px;bottom:881px;letter-spacing:-0.01px;}
#t7_677{left:542px;bottom:881px;letter-spacing:-0.05px;}
#t8_677{left:589px;bottom:879px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t9_677{left:160px;bottom:863px;letter-spacing:-0.11px;}
#ta_677{left:160px;bottom:846px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tb_677{left:208px;bottom:812px;letter-spacing:0.13px;}
#tc_677{left:160px;bottom:792px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#td_677{left:160px;bottom:775px;letter-spacing:-0.13px;word-spacing:0.03px;}
#te_677{left:95px;bottom:705px;letter-spacing:0.15px;}
#tf_677{left:160px;bottom:705px;letter-spacing:0.13px;}
#tg_677{left:160px;bottom:678px;letter-spacing:-0.11px;}
#th_677{left:160px;bottom:648px;}
#ti_677{left:197px;bottom:648px;letter-spacing:-0.12px;}
#tj_677{left:197px;bottom:632px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_677{left:197px;bottom:615px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#tl_677{left:197px;bottom:598px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tm_677{left:160px;bottom:569px;}
#tn_677{left:197px;bottom:569px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#to_677{left:197px;bottom:552px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#tp_677{left:461px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tq_677{left:197px;bottom:535px;letter-spacing:-0.14px;}
#tr_677{left:234px;bottom:535px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ts_677{left:160px;bottom:506px;}
#tt_677{left:197px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_677{left:197px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#tv_677{left:197px;bottom:473px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#tw_677{left:197px;bottom:456px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_677{left:197px;bottom:439px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_677{left:197px;bottom:422px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_677{left:160px;bottom:393px;}
#t10_677{left:197px;bottom:393px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t11_677{left:197px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t12_677{left:160px;bottom:348px;}
#t13_677{left:197px;bottom:348px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_677{left:197px;bottom:331px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t15_677{left:197px;bottom:314px;letter-spacing:-0.11px;}
#t16_677{left:160px;bottom:285px;}
#t17_677{left:197px;bottom:285px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t18_677{left:197px;bottom:268px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t19_677{left:197px;bottom:251px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t1a_677{left:160px;bottom:222px;}
#t1b_677{left:197px;bottom:222px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1c_677{left:197px;bottom:205px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1d_677{left:197px;bottom:189px;letter-spacing:-0.11px;}
#t1e_677{left:160px;bottom:160px;}
#t1f_677{left:197px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1g_677{left:197px;bottom:143px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1h_677{left:197px;bottom:126px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1i_677{left:197px;bottom:109px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_677{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_677{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_677{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_677{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_677{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s6_677{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s7_677{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts677" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg677Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg677" style="-webkit-user-select: none;"><object width="825" height="990" data="677/677.svg" type="image/svg+xml" id="pdf677" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_677" class="t s1_677">Memory Order Model </span>
<span id="t2_677" class="t s2_677">ARM DDI 0100I </span><span id="t3_677" class="t s1_677">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_677" class="t s2_677">B2-21 </span>
<span id="t5_677" class="t s3_677">Prior to ARMv6, the operations and sequences are </span><span id="t6_677" class="t s4_677">IMPLEMENTATION </span><span id="t7_677" class="t s4_677">DEFINED</span><span id="t8_677" class="t s3_677">. In ARMv6, the memory </span>
<span id="t9_677" class="t s3_677">order model, cache, TLB and memory barrier operations supported in the System Control Coprocessor </span>
<span id="ta_677" class="t s3_677">(CP15) allow the operating system support to be standardized for level 1 memory. </span>
<span id="tb_677" class="t s5_677">Note </span>
<span id="tc_677" class="t s3_677">Implementors are strongly advised to work with ARM where control of additional cache levels is required, </span>
<span id="td_677" class="t s3_677">to minimize potential impacts of future compatibility. </span>
<span id="te_677" class="t s6_677">B2.7.2 </span><span id="tf_677" class="t s6_677">Ordering of cache maintenance operations in the memory order model </span>
<span id="tg_677" class="t s3_677">The following rules apply to cache maintenance operations with respect to the memory order model: </span>
<span id="th_677" class="t s3_677">• </span><span id="ti_677" class="t s3_677">All Cache and Branch Predictor Maintenance operations are executed in program order relative to </span>
<span id="tj_677" class="t s3_677">each other. Where a cache or branch predictor maintenance operation appears in program order </span>
<span id="tk_677" class="t s3_677">before a change to the page tables, the cache or branch predictor maintenance operation is guaranteed </span>
<span id="tl_677" class="t s3_677">to take place before change to the page tables is visible. </span>
<span id="tm_677" class="t s3_677">• </span><span id="tn_677" class="t s3_677">Where a change of the page tables appears in program order before a cache or branch predictor </span>
<span id="to_677" class="t s3_677">maintenance operation, the sequence outlined in </span><span id="tp_677" class="t s7_677">TLB maintenance operations and the memory order </span>
<span id="tq_677" class="t s7_677">model </span><span id="tr_677" class="t s3_677">on page B2-22 must be executed before that change can be guaranteed to visible. </span>
<span id="ts_677" class="t s3_677">• </span><span id="tt_677" class="t s3_677">DMB causes the effect of all cache maintenance operations appearing in program order prior to the </span>
<span id="tu_677" class="t s3_677">DMB operation to be visible to all explicit load and store operations appearing in program order after </span>
<span id="tv_677" class="t s3_677">the DMB. It also ensures that the effects of any cache maintenance operations appearing in program </span>
<span id="tw_677" class="t s3_677">order before the DMB are globally observable before any cache maintenance or explicit memory </span>
<span id="tx_677" class="t s3_677">operations appearing in program order after the DMB are observed. Completion of the DMB does </span>
<span id="ty_677" class="t s3_677">not ensure the visibility of all data to other (relevant) observers. (e.g. page table walks). </span>
<span id="tz_677" class="t s3_677">• </span><span id="t10_677" class="t s3_677">DSB causes the completion of all cache maintenance operations appearing in program order prior to </span>
<span id="t11_677" class="t s3_677">the DSB operation, and ensures that all data written back is visible to all (relevant) observers. </span>
<span id="t12_677" class="t s3_677">• </span><span id="t13_677" class="t s3_677">PrefetchFlush or a return from exception causes the effect of all Branch Predictor maintenance </span>
<span id="t14_677" class="t s3_677">operations appearing in program order prior to the PrefetchFlush operation to be visible to all </span>
<span id="t15_677" class="t s3_677">instructions after the PrefetchFlush operation or exception return. </span>
<span id="t16_677" class="t s3_677">• </span><span id="t17_677" class="t s3_677">An exception causes the effect of all Branch Predictor maintenance operations appearing in program </span>
<span id="t18_677" class="t s3_677">order prior to the point in the instruction stream where the exception is taken to be visible to all </span>
<span id="t19_677" class="t s3_677">instructions executed after the exception entry (including the instruction fetch of those instructions). </span>
<span id="t1a_677" class="t s3_677">• </span><span id="t1b_677" class="t s3_677">A Data (or unified) cache maintenance operation by MVA must be executed in program order relative </span>
<span id="t1c_677" class="t s3_677">to any explicit load or store on the same processor to an address covered by the MVA of the cache </span>
<span id="t1d_677" class="t s3_677">operation. </span>
<span id="t1e_677" class="t s3_677">• </span><span id="t1f_677" class="t s3_677">The ordering of a Data (or unified) cache maintenance operation by MVA relative to any explicit load </span>
<span id="t1g_677" class="t s3_677">or store on the same processor where the address of the explicit load or store is not covered by the </span>
<span id="t1h_677" class="t s3_677">MVA of the cache operation is not restricted. Where the ordering is to be restricted, a DMB operation </span>
<span id="t1i_677" class="t s3_677">must be inserted to enforce ordering. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
