Analysis & Synthesis report for lab7
Mon Nov 15 00:09:03 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_next
 11. State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_state
 12. State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|i_next
 13. State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|i_state
 14. State Machine - |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 22. Source assignments for lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 23. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 24. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 25. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 27. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for lab71soc:u0|lab71soc_sdram:sdram
 32. Source assignments for lab71soc:u0|lab71soc_sdram_pll:sdram_pll
 33. Source assignments for lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2|lab71soc_sdram_pll_dffpipe_l2c:dffpipe3
 34. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 36. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 38. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 39. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 40. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 41. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 42. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 43. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 44. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 45. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 46. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 47. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 48. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 49. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 50. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 51. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for lab71soc:u0|altera_reset_controller:rst_controller
 60. Source assignments for lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Parameter Settings for User Entity Instance: lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0
 65. Parameter Settings for User Entity Instance: lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fonts
 66. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a
 69. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b
 71. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 76. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 79. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 81. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 82. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 83. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator
 84. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 85. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 86. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 87. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 88. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 89. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 90. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
 91. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
 92. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
 93. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 94. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 95. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 96. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
 97. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 98. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 99. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
100. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent
103. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
106. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
109. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
112. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
115. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
118. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
119. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
122. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
125. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
128. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
131. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
134. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
137. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
140. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
143. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router_001|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_003|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_004|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_005|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_006|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007|lab71soc_mm_interconnect_0_router_007_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_008|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_009|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_010|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_011|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_012|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_013|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_014|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_015|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_016|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
163. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
164. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
199. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
201. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
202. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
206. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
210. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
214. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
215. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
216. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
217. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
218. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
219. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
220. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
221. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
222. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
223. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
224. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
225. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
226. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
227. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
228. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
229. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
230. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
231. Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
232. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller
233. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
234. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
235. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001
236. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
237. Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
238. scfifo Parameter Settings by Entity Instance
239. altsyncram Parameter Settings by Entity Instance
240. Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
241. Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller_001"
242. Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
243. Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller"
244. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
245. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
246. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
247. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
248. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
249. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
250. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
251. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
252. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
253. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007|lab71soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
254. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
255. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode"
256. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
257. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
258. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
260. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
261. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
262. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
263. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
264. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
265. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
266. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
267. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
268. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
269. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
270. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
271. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
272. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
273. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
274. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
275. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
276. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
277. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
278. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
279. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
280. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
281. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
282. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
283. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo"
284. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent"
285. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
286. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
287. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
288. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
289. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
290. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
291. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
292. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
293. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
294. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
295. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
296. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
297. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
298. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
299. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
300. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
301. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
302. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator"
303. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
304. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
305. Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
306. Port Connectivity Checks: "lab71soc:u0|lab71soc_spi_0:spi_0"
307. Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_altpll_vg92:sd1"
308. Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram_pll:sdram_pll"
309. Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram:sdram|lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module"
310. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy"
311. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
312. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
313. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_pib"
314. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
315. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
316. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace"
317. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
318. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
319. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug"
320. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci"
321. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_test_bench:the_lab71soc_nios2_gen2_0_cpu_test_bench"
322. Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0"
323. Port Connectivity Checks: "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic"
324. Port Connectivity Checks: "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0"
325. Port Connectivity Checks: "lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0"
326. Port Connectivity Checks: "lab71soc:u0"
327. Post-Synthesis Netlist Statistics for Top Partition
328. Elapsed Time Per Partition
329. Analysis & Synthesis Messages
330. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 15 00:09:03 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab7                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 52,644                                      ;
;     Total combinational functions  ; 32,447                                      ;
;     Dedicated logic registers      ; 21,759                                      ;
; Total registers                    ; 21759                                       ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,264                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab7               ; lab7               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; HexDriver.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/HexDriver.sv                                                                                      ;             ;
; lab71soc/synthesis/lab71soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v                                                                     ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_controller.v                                           ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv                                              ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v                                        ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv                               ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv                             ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv                               ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv                             ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv                            ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv                            ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv                                ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; lab71soc    ;
; lab71soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_usb_rst.v                                                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_usb_gpx.v                                                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_timer_0.v                                                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v                                             ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_spi_0.v                                                    ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v                                                ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v                                                    ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v                                             ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v                                         ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v                              ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_leds_pio.v                                                 ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_keycode.v                                                  ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_key.v                                                      ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v                                              ; lab71soc    ;
; lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v                                           ; lab71soc    ;
; lab71soc/synthesis/submodules/vga_text_avl_interface.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv                                           ; lab71soc    ;
; VGA_controller.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/VGA_controller.sv                                                                                 ;             ;
; lab7.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv                                                                                           ;             ;
; font_rom.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/font_rom.sv                                                                                       ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;             ;
; aglobal181.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                       ;             ;
; db/scfifo_9621.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/scfifo_9621.tdf                                                                                ;             ;
; db/a_dpfifo_bb01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_dpfifo_bb01.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_337.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/cntr_337.tdf                                                                                   ;             ;
; db/altsyncram_dtn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_dtn1.tdf                                                                            ;             ;
; db/cntr_n2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/cntr_n2b.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_s0c1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_s0c1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;             ;
; db/altsyncram_0n61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_0n61.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 52,644              ;
;                                             ;                     ;
; Total combinational functions               ; 32447               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 30635               ;
;     -- 3 input functions                    ; 1041                ;
;     -- <=2 input functions                  ; 771                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 32214               ;
;     -- arithmetic mode                      ; 233                 ;
;                                             ;                     ;
; Total registers                             ; 21759               ;
;     -- Dedicated logic registers            ; 21759               ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 11264               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 20917               ;
; Total fan-out                               ; 195490              ;
; Average fan-out                             ; 3.58                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab7                                                                                                                                   ; 32447 (0)           ; 21759 (0)                 ; 11264       ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |lab7                                                                                                                                                                                                                                                                                                                                                                                                             ; lab7                                             ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                       ; HexDriver                                        ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                       ; HexDriver                                        ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                       ; HexDriver                                        ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                       ; HexDriver                                        ; work         ;
;    |lab71soc:u0|                                                                                                                        ; 32270 (0)           ; 21674 (0)                 ; 11264       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0                                                                                                                                                                                                                                                                                                                                                                                                 ; lab71soc                                         ; lab71soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab71soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab71soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab71soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab71soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab71soc     ;
;       |lab71soc_hex_digits_pio:hex_digits_pio|                                                                                          ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                          ; lab71soc_hex_digits_pio                          ; lab71soc     ;
;       |lab71soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab71soc_jtag_uart_0                             ; lab71soc     ;
;          |alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab71soc_jtag_uart_0_scfifo_r                    ; lab71soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;          |lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab71soc_jtag_uart_0_scfifo_w                    ; lab71soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;       |lab71soc_key:key|                                                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_key:key                                                                                                                                                                                                                                                                                                                                                                                ; lab71soc_key                                     ; lab71soc     ;
;       |lab71soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab71soc_keycode                                 ; lab71soc     ;
;       |lab71soc_leds_pio:leds_pio|                                                                                                      ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                      ; lab71soc_leds_pio                                ; lab71soc     ;
;       |lab71soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 1161 (0)            ; 1027 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab71soc_mm_interconnect_0                       ; lab71soc     ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; lab71soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab71soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab71soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab71soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab71soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab71soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab71soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab71soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab71soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab71soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab71soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                       ; lab71soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab71soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 25 (25)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab71soc     ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab71soc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                 ; lab71soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                        ; lab71soc     ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|                                            ; 8 (8)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; lab71soc     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; lab71soc     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                           ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_cmd_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 21 (17)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                               ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                               ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                               ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                               ; 33 (29)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                               ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                         ; lab71soc_mm_interconnect_0_cmd_mux               ; lab71soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_router:router_001|                                                                                 ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                       ; lab71soc_mm_interconnect_0_router                ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_router:router|                                                                                     ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab71soc_mm_interconnect_0_router                ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                 ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_rsp_demux             ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                               ; 55 (55)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                     ; lab71soc_mm_interconnect_0_rsp_mux               ; lab71soc     ;
;          |lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 121 (121)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab71soc_mm_interconnect_0_rsp_mux               ; lab71soc     ;
;       |lab71soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1025 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab71soc_nios2_gen2_0                            ; lab71soc     ;
;          |lab71soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1025 (731)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab71soc_nios2_gen2_0_cpu                        ; lab71soc     ;
;             |lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab71soc_nios2_gen2_0_cpu_nios2_oci              ; lab71soc     ;
;                |lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab71soc     ;
;                   |lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab71soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab71soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab71soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab71soc     ;
;                |lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab71soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab71soc     ;
;                |lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab71soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab71soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab71soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab71soc     ;
;                   |lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab71soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                  ; work         ;
;             |lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab71soc_nios2_gen2_0_cpu_register_bank_a_module ; lab71soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;             |lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab71soc_nios2_gen2_0_cpu_register_bank_b_module ; lab71soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;       |lab71soc_sdram:sdram|                                                                                                            ; 267 (214)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab71soc_sdram                                   ; lab71soc     ;
;          |lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module|                                                      ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab71soc_sdram_input_efifo_module                ; lab71soc     ;
;       |lab71soc_sdram_pll:sdram_pll|                                                                                                    ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab71soc_sdram_pll                               ; lab71soc     ;
;          |lab71soc_sdram_pll_altpll_vg92:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                 ; lab71soc_sdram_pll_altpll_vg92                   ; lab71soc     ;
;          |lab71soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab71soc_sdram_pll_stdsync_sv6                   ; lab71soc     ;
;             |lab71soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2|lab71soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab71soc_sdram_pll_dffpipe_l2c                   ; lab71soc     ;
;       |lab71soc_spi_0:spi_0|                                                                                                            ; 104 (104)           ; 113 (113)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                            ; lab71soc_spi_0                                   ; lab71soc     ;
;       |lab71soc_timer_0:timer_0|                                                                                                        ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                        ; lab71soc_timer_0                                 ; lab71soc     ;
;       |lab71soc_usb_gpx:usb_irq|                                                                                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                        ; lab71soc_usb_gpx                                 ; lab71soc     ;
;       |lab71soc_usb_rst:usb_rst|                                                                                                        ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|lab71soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                        ; lab71soc_usb_rst                                 ; lab71soc     ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 29289 (29245)       ; 19299 (19276)             ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                               ; vga_text_avl_interface                           ; lab71soc     ;
;          |vga_controller:vga0|                                                                                                          ; 44 (44)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0                                                                                                                                                                                                                                                                                                                           ; vga_controller                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0                                                                                                                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                  ; lab71soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_irq_mapper:irq_mapper                                                                                                                                                                                                                          ; lab71soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                        ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_key:key                                                                                                                                                                                                                                        ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_keycode:keycode                                                                                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_leds_pio:leds_pio                                                                                                                                                                                                                              ; lab71soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                    ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                          ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                              ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                    ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                      ; lab71soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                  ; lab71soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                        ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                               ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router                                                                                                                                                                   ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router_001                                                                                                                                                               ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_003                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_004                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_005                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_006                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_008                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_009                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_010                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_011                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_012                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_013                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_014                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_015                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_016                                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                             ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                        ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                   ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                              ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                   ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                              ; lab71soc.qsys   ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                         ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                     ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                           ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                 ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                       ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                    ; lab71soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                               ; lab71soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                          ; lab71soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                      ; lab71soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                        ; lab71soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; lab71soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; lab71soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_sdram:sdram                                                                                                                                                                                                                                    ; lab71soc.qsys   ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_sdram_pll:sdram_pll                                                                                                                                                                                                                            ; lab71soc.qsys   ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0                                                                                                                                                                                                                                    ; lab71soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                      ; lab71soc.qsys   ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_timer_0:timer_0                                                                                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_usb_gpx:usb_gpx                                                                                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_usb_gpx:usb_irq                                                                                                                                                                                                                                ; lab71soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71soc:u0|lab71soc_usb_rst:usb_rst                                                                                                                                                                                                                                ; lab71soc.qsys   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_next                                ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_state                                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|i_next  ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71soc:u0|lab71soc_sdram:sdram|i_state                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,4..8,10,11,15..17,23,25..28,31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                               ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3,9,12..14,18..22,24,29]                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                            ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1416                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                       ; Lost Fanouts                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                           ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                    ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                    ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                    ; Lost Fanouts                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                ; Lost Fanouts                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                   ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                         ; Stuck at GND                   ; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21759 ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 249   ;
; Number of registers using Asynchronous Clear ; 1871  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20658 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                        ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                       ; 3       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                       ; 3       ;
; lab71soc:u0|lab71soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                       ; 1       ;
; lab71soc:u0|lab71soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                      ; 43      ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                             ; 8       ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                           ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                     ; 11      ;
; lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 472     ;
; lab71soc:u0|lab71soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab71soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                     ; 5       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; lab71soc:u0|lab71soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                            ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                            ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ; 11      ;
; lab71soc:u0|lab71soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                      ; 1       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; lab71soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                     ; 9       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; lab71soc:u0|lab71soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                ; 1       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; lab71soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ; 2       ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; 2       ;
; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                               ; 2       ;
; lab71soc:u0|lab71soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                      ; 3       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                  ; 2       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                             ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|lab71soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                              ; 2       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 78                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5]                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0|shift_reg[4]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0|data_to_cpu[15]                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_spi_0:spi_0|data_to_cpu[6]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][18]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][21]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][3]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][26]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][20]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][28]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][23]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][24]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][4]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][22]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][19]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][0]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][2]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][13]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][8]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][11]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][17]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][27]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][7]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][12]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][29]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][1]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][9]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][6]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][15]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][30]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][10]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][31]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][5]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][14]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][16]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][25]                                                                                                                                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][5]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][23]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][1]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][8]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][22]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][3]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][16]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][29]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][24]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][14]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][17]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][28]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][0]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][10]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][31]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][15]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][9]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][18]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][6]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][12]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][19]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][30]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][7]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][11]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][25]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][4]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][20]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][27]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][2]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][13]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][21]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][26]                                                                                                                                                                                                                                                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][3]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][13]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][25]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][2]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][9]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][21]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][25]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][3]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][12]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][25]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][3]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][11]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][27]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][0]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][15]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][17]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][24]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][1]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][8]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][24]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][2]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][9]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][25]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][0]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][10]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][18]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][31]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][4]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][11]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][20]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][24]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][1]                                                                                                                                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][12]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][22]                                                                                                                                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][30]                                                                                                                                                                                                                                                                          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|active_addr[21]                                                                                                                                                                                                                                                                                                        ;
; 1024:1             ; 32 bits   ; 21824 LEs     ; 12832 LEs            ; 8992 LEs               ; Yes        ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|AVL_READDATA[24]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; No         ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; No         ; |lab7|lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router_001|src_channel[5]                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab7|lab71soc:u0|lab71soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
; 4096:1             ; 8 bits    ; 21840 LEs     ; 12832 LEs            ; 9008 LEs               ; No         ; |lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mux19301                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_sdram:sdram       ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_sdram_pll:sdram_pll ;
+----------------+-------+------+---------------------------------+
; Assignment     ; Value ; From ; To                              ;
+----------------+-------+------+---------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                      ;
+----------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2|lab71soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0 ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                  ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fonts ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; Parameter Name ; Value                                                                            ; Type                  ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer        ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer        ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record          ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                       ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                       ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                       ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                       ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                       ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                       ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                       ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                       ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                       ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                       ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                       ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                       ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                       ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                       ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                       ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                       ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                       ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                       ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                       ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                       ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                       ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                       ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                       ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                       ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                       ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                       ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                       ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                       ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                       ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                       ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                       ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                       ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                       ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                       ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                       ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                       ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                       ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                       ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                       ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                       ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                       ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                       ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                       ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                       ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                       ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                       ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                       ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                       ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                       ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                       ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                       ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                       ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                       ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                       ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                       ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                       ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                       ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                       ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                       ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                       ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                       ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                       ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                       ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                       ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                       ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                       ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                       ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                       ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                       ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                       ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                       ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                       ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                       ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                       ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                       ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                       ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                       ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                       ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                       ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                       ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                       ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                       ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                       ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                       ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                       ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                       ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                       ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                       ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                       ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                       ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                       ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                       ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                       ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                       ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                       ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                       ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                       ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                       ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                       ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                       ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                       ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                       ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                       ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                       ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                       ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                       ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                       ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                       ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                       ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                       ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                       ;
;                ; 00000,00000000,00000000,00000000)                                                ;                       ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router_001|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_003|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_004|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_005|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_006|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007|lab71soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_008|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_009|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_010|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_011|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_012|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_013|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_014|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_015|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_016|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                       ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                       ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                       ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                       ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                       ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007|lab71soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_spi_0:spi_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected      ;
; scandataout        ; Output ; Info     ; Explicitly unconnected      ;
; c2                 ; Output ; Info     ; Explicitly unconnected      ;
; c3                 ; Output ; Info     ; Explicitly unconnected      ;
; c4                 ; Output ; Info     ; Explicitly unconnected      ;
; areset             ; Input  ; Info     ; Stuck at GND                ;
; locked             ; Output ; Info     ; Explicitly unconnected      ;
; phasedone          ; Output ; Info     ; Explicitly unconnected      ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                ;
; phasestep          ; Input  ; Info     ; Stuck at GND                ;
; scanclk            ; Input  ; Info     ; Stuck at GND                ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                ;
; scandata           ; Input  ; Info     ; Stuck at GND                ;
; configupdate       ; Input  ; Info     ; Stuck at GND                ;
+--------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_sdram:sdram|lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_test_bench:the_lab71soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------+
; Port          ; Type   ; Severity ; Details                                ;
+---------------+--------+----------+----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                 ;
+---------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71soc:u0"                                                                                                                                                                                                  ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                                                 ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                                            ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                  ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                  ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                  ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                                                                                            ;
; leds_export                       ; Output  ; Warning          ; Output or bidir port (10 bits) is smaller than the port expression (14 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; keycode_export                    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 21674                       ;
;     CLR               ; 779                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 19668                       ;
;     ENA CLR           ; 820                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 146                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 32308                       ;
;     arith             ; 225                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 32083                       ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 86                          ;
;         2 data inputs ; 473                         ;
;         3 data inputs ; 956                         ;
;         4 data inputs ; 30562                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 30.30                       ;
; Average LUT depth     ; 16.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 15 00:05:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/lab71soc.v
    Info (12023): Found entity 1: lab71soc File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv
    Info (12023): Found entity 1: lab71soc_irq_mapper File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_rsp_mux File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_rsp_demux File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_cmd_mux File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_cmd_demux File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_router_007_default_decode File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: lab71soc_mm_interconnect_0_router_007 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_router_002_default_decode File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab71soc_mm_interconnect_0_router_002 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab71soc_mm_interconnect_0_router_default_decode File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab71soc_mm_interconnect_0_router File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_usb_rst.v
    Info (12023): Found entity 1: lab71soc_usb_rst File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_usb_gpx.v
    Info (12023): Found entity 1: lab71soc_usb_gpx File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_timer_0.v
    Info (12023): Found entity 1: lab71soc_timer_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab71soc_sysid_qsys_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_spi_0.v
    Info (12023): Found entity 1: lab71soc_spi_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab71soc/synthesis/submodules/lab71soc_sdram_pll.v
    Info (12023): Found entity 1: lab71soc_sdram_pll_dffpipe_l2c File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab71soc_sdram_pll_stdsync_sv6 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab71soc_sdram_pll_altpll_vg92 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab71soc_sdram_pll File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab71soc/synthesis/submodules/lab71soc_sdram.v
    Info (12023): Found entity 1: lab71soc_sdram_input_efifo_module File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab71soc_sdram File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab71soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab71soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab71soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab71soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab71soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab71soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab71soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab71soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab71soc_nios2_gen2_0_cpu File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab71soc_nios2_gen2_0_cpu_test_bench File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_leds_pio.v
    Info (12023): Found entity 1: lab71soc_leds_pio File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_keycode.v
    Info (12023): Found entity 1: lab71soc_keycode File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_key.v
    Info (12023): Found entity 1: lab71soc_key File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab71soc_jtag_uart_0_sim_scfifo_w File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab71soc_jtag_uart_0_scfifo_w File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab71soc_jtag_uart_0_sim_scfifo_r File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab71soc_jtag_uart_0_scfifo_r File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab71soc_jtag_uart_0 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab71soc_hex_digits_pio File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71soc/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/vga_text_avl_interface.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab7.sv
    Info (12023): Found entity 1: lab7 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/font_rom.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for "Reset_h" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 112
Warning (10037): Verilog HDL or VHDL warning at lab71soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab71soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab71soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab71soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab71soc_spi_0.v(384): conditional expression evaluates to a constant File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_spi_0.v Line: 384
Info (12127): Elaborating entity "lab7" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab7.sv(112): object "Reset_h" assigned a value but never read File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 112
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 95
Info (12128): Elaborating entity "lab71soc" for hierarchy "lab71soc:u0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 165
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 149
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(99): truncated value with size 32 to match size of target (12) File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 99
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(102): truncated value with size 12 to match size of target (10) File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 102
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(109): truncated value with size 32 to match size of target (11) File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 109
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 59
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "font_rom" for hierarchy "lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:fonts" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/vga_text_avl_interface.sv Line: 60
Info (12128): Elaborating entity "lab71soc_hex_digits_pio" for hierarchy "lab71soc:u0|lab71soc_hex_digits_pio:hex_digits_pio" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 160
Info (12128): Elaborating entity "lab71soc_jtag_uart_0" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 173
Info (12128): Elaborating entity "lab71soc_jtag_uart_0_scfifo_w" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_w:the_lab71soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab71soc_jtag_uart_0_scfifo_r" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|lab71soc_jtag_uart_0_scfifo_r:the_lab71soc_jtag_uart_0_scfifo_r" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab71soc:u0|lab71soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab71soc_key" for hierarchy "lab71soc:u0|lab71soc_key:key" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 181
Info (12128): Elaborating entity "lab71soc_keycode" for hierarchy "lab71soc:u0|lab71soc_keycode:keycode" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 192
Info (12128): Elaborating entity "lab71soc_leds_pio" for hierarchy "lab71soc:u0|lab71soc_leds_pio:leds_pio" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 203
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 232
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_test_bench:the_lab71soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_a_module:lab71soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_register_bank_b_module:lab71soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71soc_nios2_gen2_0_cpu_nios2_ocimem|lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab71soc:u0|lab71soc_nios2_gen2_0:nios2_gen2_0|lab71soc_nios2_gen2_0_cpu:cpu|lab71soc_nios2_gen2_0_cpu_nios2_oci:the_lab71soc_nios2_gen2_0_cpu_nios2_oci|lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab71soc_sdram" for hierarchy "lab71soc:u0|lab71soc_sdram:sdram" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 255
Info (12128): Elaborating entity "lab71soc_sdram_input_efifo_module" for hierarchy "lab71soc:u0|lab71soc_sdram:sdram|lab71soc_sdram_input_efifo_module:the_lab71soc_sdram_input_efifo_module" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab71soc_sdram_pll" for hierarchy "lab71soc:u0|lab71soc_sdram_pll:sdram_pll" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 282
Info (12128): Elaborating entity "lab71soc_sdram_pll_stdsync_sv6" for hierarchy "lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab71soc_sdram_pll_dffpipe_l2c" for hierarchy "lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_stdsync_sv6:stdsync2|lab71soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab71soc_sdram_pll_altpll_vg92" for hierarchy "lab71soc:u0|lab71soc_sdram_pll:sdram_pll|lab71soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab71soc_spi_0" for hierarchy "lab71soc:u0|lab71soc_spi_0:spi_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 298
Info (12128): Elaborating entity "lab71soc_sysid_qsys_0" for hierarchy "lab71soc:u0|lab71soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 305
Info (12128): Elaborating entity "lab71soc_timer_0" for hierarchy "lab71soc:u0|lab71soc_timer_0:timer_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 316
Info (12128): Elaborating entity "lab71soc_usb_gpx" for hierarchy "lab71soc:u0|lab71soc_usb_gpx:usb_gpx" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 324
Info (12128): Elaborating entity "lab71soc_usb_rst" for hierarchy "lab71soc:u0|lab71soc_usb_rst:usb_rst" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 343
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 437
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1298
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1358
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1486
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1614
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1742
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 1806
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2254
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2318
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2399
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2480
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2564
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 2605
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 3189
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 3230
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 3271
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4412
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router_default_decode" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router:router|lab71soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv Line: 198
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router_002" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4444
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_002:router_002|lab71soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router_007" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4524
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_router_007_default_decode" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_router_007:router_007|lab71soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4718
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_cmd_demux" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4819
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_cmd_mux" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 4943
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_rsp_demux" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 5288
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_rsp_mux" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 5711
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv Line: 518
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 5878
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 5944
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 5978
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 6109
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v Line: 6254
Info (12128): Elaborating entity "lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|lab71soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab71soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "lab71soc_irq_mapper" for hierarchy "lab71soc:u0|lab71soc_irq_mapper:irq_mapper" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 446
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab71soc:u0|altera_reset_controller:rst_controller" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 509
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab71soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab71soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/lab71soc.v Line: 572
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.11.15.00:06:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab71soc:u0|lab71soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
Info (13000): Registers with preset signals will power-up high File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab71soc/synthesis/submodules/lab71soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 315 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/output_files/lab7.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/lab7.sv Line: 19
Info (21057): Implemented 53230 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 52971 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 5404 megabytes
    Info: Processing ended: Mon Nov 15 00:09:04 2021
    Info: Elapsed time: 00:03:55
    Info: Total CPU time (on all processors): 00:04:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ENIAC/Desktop/ECE385/Lab7/Lab7_1/output_files/lab7.map.smsg.


