Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Tue Dec 13 18:50:43 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file LCD_wrapper_control_sets_placed.rpt
| Design       : LCD_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           34 |
| No           | No                    | Yes                    |              17 |            8 |
| No           | Yes                   | No                     |              28 |           12 |
| Yes          | No                    | No                     |             296 |           64 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |             396 |          137 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                                       Enable Signal                                                                      |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_2                     | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg               |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awready0                                                                | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/lpf_int                                                                                                  |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready0                                                                | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                3 |              4 |         1.33 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/skip_nibble                                                             | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                   |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                  |                3 |              6 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2[0]      |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_cnst[18]_i_1_n_0                                              |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_cnt_en                                                                                                           | LCD_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel[5]_i_1_n_0                                                      |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                      |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0                                                |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0 |                                                                                                                                                  |                1 |              6 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/E[0]                                                    | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                   |                3 |              7 |         2.33 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[23]                                                                  | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[15]                                                                  | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]                                                                  | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[0]                                                                   | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                        | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                         | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                  |                2 |             12 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                  |                2 |             12 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                  |                4 |             13 |         3.25 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_2                     |                                                                                                                                                  |                5 |             16 |         3.20 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3         |                                                                                                                                                  |                3 |             16 |         5.33 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                  |                5 |             16 |         3.20 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                   |                8 |             17 |         2.12 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                  |                6 |             27 |         4.50 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]      |                                                                                                                                                  |                6 |             27 |         4.50 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                  |                4 |             27 |         6.75 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                  |                4 |             27 |         6.75 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                  |                8 |             32 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rvalid05_out                                                            | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1_n_0                                                                                           |               10 |             32 |         3.20 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]_1[0]                                                  | LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                   |                7 |             32 |         4.57 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                  |                8 |             45 |         5.62 |
|  sysclk_100Mhz_IBUF_BUFG | LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                  |                8 |             45 |         5.62 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          |                                                                                                                                                  |               35 |            110 |         3.14 |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


