# 8-bit-subtractor
Complete RTL to GDSII flow of an 8-bit subtractor using Synopsys tools (DC + ICC2). Includes Verilog design, testbench, synthesis reports, PnR scripts, constraints, and final layout screenshots.
