
Uart_Echo_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028bc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002aa0  08002aa0  00012aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b18  08002b18  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002b18  08002b18  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b18  08002b18  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b18  08002b18  00012b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b1c  08002b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000070  08002b90  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08002b90  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009000  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019ba  00000000  00000000  00029099  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006b0  00000000  00000000  0002aa58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005d8  00000000  00000000  0002b108  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000164c1  00000000  00000000  0002b6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000075da  00000000  00000000  00041ba1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078e64  00000000  00000000  0004917b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c1fdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cb8  00000000  00000000  000c205c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002a88 	.word	0x08002a88

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002a88 	.word	0x08002a88

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	4b08      	ldr	r3, [pc, #32]	; (800025c <MX_GPIO_Init+0x28>)
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	4a07      	ldr	r2, [pc, #28]	; (800025c <MX_GPIO_Init+0x28>)
 8000240:	f043 0304 	orr.w	r3, r3, #4
 8000244:	6193      	str	r3, [r2, #24]
 8000246:	4b05      	ldr	r3, [pc, #20]	; (800025c <MX_GPIO_Init+0x28>)
 8000248:	699b      	ldr	r3, [r3, #24]
 800024a:	f003 0304 	and.w	r3, r3, #4
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687b      	ldr	r3, [r7, #4]

}
 8000252:	bf00      	nop
 8000254:	370c      	adds	r7, #12
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	40021000 	.word	0x40021000

08000260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b0a0      	sub	sp, #128	; 0x80
 8000264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	u8 uart_rec_str[128]={0};
 8000266:	463b      	mov	r3, r7
 8000268:	2280      	movs	r2, #128	; 0x80
 800026a:	2100      	movs	r1, #0
 800026c:	4618      	mov	r0, r3
 800026e:	f001 ffdb 	bl	8002228 <memset>
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000272:	f000 fb01 	bl	8000878 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000276:	f000 f843 	bl	8000300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027a:	f7ff ffdb 	bl	8000234 <MX_GPIO_Init>
//  MX_USART1_UART_Init();
  /* USER CODE BEGIN 2 */
  uart1_common=Uart_init(uart1_common,EN_USART1);		//初始化串口一 注册相关成员函数
 800027e:	4b1e      	ldr	r3, [pc, #120]	; (80002f8 <main+0x98>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	2101      	movs	r1, #1
 8000284:	4618      	mov	r0, r3
 8000286:	f000 fa33 	bl	80006f0 <Uart_init>
 800028a:	4602      	mov	r2, r0
 800028c:	4b1a      	ldr	r3, [pc, #104]	; (80002f8 <main+0x98>)
 800028e:	601a      	str	r2, [r3, #0]
  uart1_common->UPrintf(uart1_common,"UART ECHO EXAMPLE!\r\n");
 8000290:	4b19      	ldr	r3, [pc, #100]	; (80002f8 <main+0x98>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000298:	4a17      	ldr	r2, [pc, #92]	; (80002f8 <main+0x98>)
 800029a:	6812      	ldr	r2, [r2, #0]
 800029c:	4917      	ldr	r1, [pc, #92]	; (80002fc <main+0x9c>)
 800029e:	4610      	mov	r0, r2
 80002a0:	4798      	blx	r3

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(uart1_common->rx_flag)		//接收完成
 80002a2:	4b15      	ldr	r3, [pc, #84]	; (80002f8 <main+0x98>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d0f9      	beq.n	80002a2 <main+0x42>
	  {
		  uart1_common->rx_buf[uart1_common->rx_len]=0;
 80002ae:	4b12      	ldr	r3, [pc, #72]	; (80002f8 <main+0x98>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a11      	ldr	r2, [pc, #68]	; (80002f8 <main+0x98>)
 80002b4:	6812      	ldr	r2, [r2, #0]
 80002b6:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 80002ba:	4413      	add	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		  sprintf((char*)uart_rec_str,"%s",uart1_common->rx_buf);
 80002c2:	4b0d      	ldr	r3, [pc, #52]	; (80002f8 <main+0x98>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f103 0244 	add.w	r2, r3, #68	; 0x44
 80002ca:	463b      	mov	r3, r7
 80002cc:	4611      	mov	r1, r2
 80002ce:	4618      	mov	r0, r3
 80002d0:	f002 f82a 	bl	8002328 <strcpy>
		  uart1_common->UPrintf(uart1_common,(char*)uart_rec_str);		//回环
 80002d4:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <main+0x98>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80002dc:	4a06      	ldr	r2, [pc, #24]	; (80002f8 <main+0x98>)
 80002de:	6812      	ldr	r2, [r2, #0]
 80002e0:	4639      	mov	r1, r7
 80002e2:	4610      	mov	r0, r2
 80002e4:	4798      	blx	r3
		  uart1_common->UClearRec(uart1_common);								//重新开始下次接收
 80002e6:	4b04      	ldr	r3, [pc, #16]	; (80002f8 <main+0x98>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80002ee:	4a02      	ldr	r2, [pc, #8]	; (80002f8 <main+0x98>)
 80002f0:	6812      	ldr	r2, [r2, #0]
 80002f2:	4610      	mov	r0, r2
 80002f4:	4798      	blx	r3
	  if(uart1_common->rx_flag)		//接收完成
 80002f6:	e7d4      	b.n	80002a2 <main+0x42>
 80002f8:	200000dc 	.word	0x200000dc
 80002fc:	08002aa0 	.word	0x08002aa0

08000300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b090      	sub	sp, #64	; 0x40
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0318 	add.w	r3, r7, #24
 800030a:	2228      	movs	r2, #40	; 0x28
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f001 ff8a 	bl	8002228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]
 800031c:	609a      	str	r2, [r3, #8]
 800031e:	60da      	str	r2, [r3, #12]
 8000320:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000322:	2301      	movs	r3, #1
 8000324:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000330:	2301      	movs	r3, #1
 8000332:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000334:	2302      	movs	r3, #2
 8000336:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000338:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800033e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000342:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000344:	f107 0318 	add.w	r3, r7, #24
 8000348:	4618      	mov	r0, r3
 800034a:	f000 fe77 	bl	800103c <HAL_RCC_OscConfig>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000354:	f000 f819 	bl	800038a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000358:	230f      	movs	r3, #15
 800035a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800035c:	2302      	movs	r3, #2
 800035e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000360:	2300      	movs	r3, #0
 8000362:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000364:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000368:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800036a:	2300      	movs	r3, #0
 800036c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	2102      	movs	r1, #2
 8000372:	4618      	mov	r0, r3
 8000374:	f001 f8e2 	bl	800153c <HAL_RCC_ClockConfig>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800037e:	f000 f804 	bl	800038a <Error_Handler>
  }
}
 8000382:	bf00      	nop
 8000384:	3740      	adds	r7, #64	; 0x40
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800038a:	b480      	push	{r7}
 800038c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800038e:	bf00      	nop
 8000390:	46bd      	mov	sp, r7
 8000392:	bc80      	pop	{r7}
 8000394:	4770      	bx	lr
	...

08000398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <HAL_MspInit+0x5c>)
 80003a0:	699b      	ldr	r3, [r3, #24]
 80003a2:	4a14      	ldr	r2, [pc, #80]	; (80003f4 <HAL_MspInit+0x5c>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6193      	str	r3, [r2, #24]
 80003aa:	4b12      	ldr	r3, [pc, #72]	; (80003f4 <HAL_MspInit+0x5c>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b6:	4b0f      	ldr	r3, [pc, #60]	; (80003f4 <HAL_MspInit+0x5c>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	4a0e      	ldr	r2, [pc, #56]	; (80003f4 <HAL_MspInit+0x5c>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	61d3      	str	r3, [r2, #28]
 80003c2:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <HAL_MspInit+0x5c>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ce:	4b0a      	ldr	r3, [pc, #40]	; (80003f8 <HAL_MspInit+0x60>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	4a04      	ldr	r2, [pc, #16]	; (80003f8 <HAL_MspInit+0x60>)
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ea:	bf00      	nop
 80003ec:	3714      	adds	r7, #20
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	40021000 	.word	0x40021000
 80003f8:	40010000 	.word	0x40010000

080003fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	bc80      	pop	{r7}
 8000406:	4770      	bx	lr

08000408 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800040c:	e7fe      	b.n	800040c <HardFault_Handler+0x4>

0800040e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800040e:	b480      	push	{r7}
 8000410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000412:	e7fe      	b.n	8000412 <MemManage_Handler+0x4>

08000414 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000418:	e7fe      	b.n	8000418 <BusFault_Handler+0x4>

0800041a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800041e:	e7fe      	b.n	800041e <UsageFault_Handler+0x4>

08000420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr

0800042c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000430:	bf00      	nop
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr

08000438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr

08000444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000448:	f000 fa5c 	bl	8000904 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800044c:	bf00      	nop
 800044e:	bd80      	pop	{r7, pc}

08000450 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000458:	4b11      	ldr	r3, [pc, #68]	; (80004a0 <_sbrk+0x50>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d102      	bne.n	8000466 <_sbrk+0x16>
		heap_end = &end;
 8000460:	4b0f      	ldr	r3, [pc, #60]	; (80004a0 <_sbrk+0x50>)
 8000462:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <_sbrk+0x54>)
 8000464:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000466:	4b0e      	ldr	r3, [pc, #56]	; (80004a0 <_sbrk+0x50>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800046c:	4b0c      	ldr	r3, [pc, #48]	; (80004a0 <_sbrk+0x50>)
 800046e:	681a      	ldr	r2, [r3, #0]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4413      	add	r3, r2
 8000474:	466a      	mov	r2, sp
 8000476:	4293      	cmp	r3, r2
 8000478:	d907      	bls.n	800048a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800047a:	f001 feab 	bl	80021d4 <__errno>
 800047e:	4602      	mov	r2, r0
 8000480:	230c      	movs	r3, #12
 8000482:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000484:	f04f 33ff 	mov.w	r3, #4294967295
 8000488:	e006      	b.n	8000498 <_sbrk+0x48>
	}

	heap_end += incr;
 800048a:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <_sbrk+0x50>)
 800048c:	681a      	ldr	r2, [r3, #0]
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4413      	add	r3, r2
 8000492:	4a03      	ldr	r2, [pc, #12]	; (80004a0 <_sbrk+0x50>)
 8000494:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000496:	68fb      	ldr	r3, [r7, #12]
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	2000008c 	.word	0x2000008c
 80004a4:	200000e8 	.word	0x200000e8

080004a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004ac:	4b15      	ldr	r3, [pc, #84]	; (8000504 <SystemInit+0x5c>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a14      	ldr	r2, [pc, #80]	; (8000504 <SystemInit+0x5c>)
 80004b2:	f043 0301 	orr.w	r3, r3, #1
 80004b6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004b8:	4b12      	ldr	r3, [pc, #72]	; (8000504 <SystemInit+0x5c>)
 80004ba:	685a      	ldr	r2, [r3, #4]
 80004bc:	4911      	ldr	r1, [pc, #68]	; (8000504 <SystemInit+0x5c>)
 80004be:	4b12      	ldr	r3, [pc, #72]	; (8000508 <SystemInit+0x60>)
 80004c0:	4013      	ands	r3, r2
 80004c2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004c4:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <SystemInit+0x5c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a0e      	ldr	r2, [pc, #56]	; (8000504 <SystemInit+0x5c>)
 80004ca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004d2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004d4:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <SystemInit+0x5c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a0a      	ldr	r2, [pc, #40]	; (8000504 <SystemInit+0x5c>)
 80004da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004de:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80004e0:	4b08      	ldr	r3, [pc, #32]	; (8000504 <SystemInit+0x5c>)
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	4a07      	ldr	r2, [pc, #28]	; (8000504 <SystemInit+0x5c>)
 80004e6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80004ea:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80004ec:	4b05      	ldr	r3, [pc, #20]	; (8000504 <SystemInit+0x5c>)
 80004ee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80004f2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80004f4:	4b05      	ldr	r3, [pc, #20]	; (800050c <SystemInit+0x64>)
 80004f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004fa:	609a      	str	r2, [r3, #8]
#endif 
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr
 8000504:	40021000 	.word	0x40021000
 8000508:	f8ff0000 	.word	0xf8ff0000
 800050c:	e000ed00 	.word	0xe000ed00

08000510 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000516:	4a12      	ldr	r2, [pc, #72]	; (8000560 <MX_USART1_UART_Init+0x50>)
 8000518:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800051a:	4b10      	ldr	r3, [pc, #64]	; (800055c <MX_USART1_UART_Init+0x4c>)
 800051c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000520:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000524:	2200      	movs	r2, #0
 8000526:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_USART1_UART_Init+0x4c>)
 800052a:	2200      	movs	r2, #0
 800052c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000536:	220c      	movs	r2, #12
 8000538:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800053a:	4b08      	ldr	r3, [pc, #32]	; (800055c <MX_USART1_UART_Init+0x4c>)
 800053c:	2200      	movs	r2, #0
 800053e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000542:	2200      	movs	r2, #0
 8000544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000546:	4805      	ldr	r0, [pc, #20]	; (800055c <MX_USART1_UART_Init+0x4c>)
 8000548:	f001 f994 	bl	8001874 <HAL_UART_Init>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000552:	f7ff ff1a 	bl	800038a <Error_Handler>
  }

}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	20000098 	.word	0x20000098
 8000560:	40013800 	.word	0x40013800

08000564 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b088      	sub	sp, #32
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	f107 0310 	add.w	r3, r7, #16
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a20      	ldr	r2, [pc, #128]	; (8000600 <HAL_UART_MspInit+0x9c>)
 8000580:	4293      	cmp	r3, r2
 8000582:	d139      	bne.n	80005f8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000584:	4b1f      	ldr	r3, [pc, #124]	; (8000604 <HAL_UART_MspInit+0xa0>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	4a1e      	ldr	r2, [pc, #120]	; (8000604 <HAL_UART_MspInit+0xa0>)
 800058a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800058e:	6193      	str	r3, [r2, #24]
 8000590:	4b1c      	ldr	r3, [pc, #112]	; (8000604 <HAL_UART_MspInit+0xa0>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <HAL_UART_MspInit+0xa0>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	4a18      	ldr	r2, [pc, #96]	; (8000604 <HAL_UART_MspInit+0xa0>)
 80005a2:	f043 0304 	orr.w	r3, r3, #4
 80005a6:	6193      	str	r3, [r2, #24]
 80005a8:	4b16      	ldr	r3, [pc, #88]	; (8000604 <HAL_UART_MspInit+0xa0>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	f003 0304 	and.w	r3, r3, #4
 80005b0:	60bb      	str	r3, [r7, #8]
 80005b2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ba:	2302      	movs	r3, #2
 80005bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005be:	2303      	movs	r3, #3
 80005c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	4619      	mov	r1, r3
 80005c8:	480f      	ldr	r0, [pc, #60]	; (8000608 <HAL_UART_MspInit+0xa4>)
 80005ca:	f000 fbcd 	bl	8000d68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d8:	2300      	movs	r3, #0
 80005da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4809      	ldr	r0, [pc, #36]	; (8000608 <HAL_UART_MspInit+0xa4>)
 80005e4:	f000 fbc0 	bl	8000d68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80005e8:	2200      	movs	r2, #0
 80005ea:	2100      	movs	r1, #0
 80005ec:	2025      	movs	r0, #37	; 0x25
 80005ee:	f000 fa7c 	bl	8000aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80005f2:	2025      	movs	r0, #37	; 0x25
 80005f4:	f000 fa95 	bl	8000b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */
  /* USER CODE END USART1_MspInit 1 */
  }
}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40013800 	.word	0x40013800
 8000604:	40021000 	.word	0x40021000
 8000608:	40010800 	.word	0x40010800

0800060c <USART1_IRQHandler>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void USART1_IRQHandler(void) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
	u32 timeout = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
	u32 maxDelay = 0x1FFFF;
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <USART1_IRQHandler+0x68>)
 8000618:	603b      	str	r3, [r7, #0]
#if SYSTEM_SUPPORT_OS	 	//使用OS
		OSIntEnter();
	#endif

	HAL_UART_IRQHandler(&huart1);	//调用HAL库中断处理公用函数
 800061a:	4817      	ldr	r0, [pc, #92]	; (8000678 <USART1_IRQHandler+0x6c>)
 800061c:	f001 fa64 	bl	8001ae8 <HAL_UART_IRQHandler>

	timeout = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
	while (HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY)	//等待就绪
 8000624:	e006      	b.n	8000634 <USART1_IRQHandler+0x28>
	{
		timeout++;	////超时处理
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	3301      	adds	r3, #1
 800062a:	607b      	str	r3, [r7, #4]
		if (timeout > maxDelay)
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d806      	bhi.n	8000642 <USART1_IRQHandler+0x36>
	while (HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY)	//等待就绪
 8000634:	4810      	ldr	r0, [pc, #64]	; (8000678 <USART1_IRQHandler+0x6c>)
 8000636:	f001 fb65 	bl	8001d04 <HAL_UART_GetState>
 800063a:	4603      	mov	r3, r0
 800063c:	2b20      	cmp	r3, #32
 800063e:	d1f2      	bne.n	8000626 <USART1_IRQHandler+0x1a>
 8000640:	e000      	b.n	8000644 <USART1_IRQHandler+0x38>
			break;
 8000642:	bf00      	nop
	}

	timeout = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
	while (HAL_UART_Receive_IT(&huart1, (u8*) aRxBuffer, 1) != HAL_OK)//一次处理完成之后，重新开启中断并设置RxXferCount为1
 8000648:	e006      	b.n	8000658 <USART1_IRQHandler+0x4c>
	{
		timeout++; //超时处理
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	3301      	adds	r3, #1
 800064e:	607b      	str	r3, [r7, #4]
		if (timeout > maxDelay)
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	429a      	cmp	r2, r3
 8000656:	d808      	bhi.n	800066a <USART1_IRQHandler+0x5e>
	while (HAL_UART_Receive_IT(&huart1, (u8*) aRxBuffer, 1) != HAL_OK)//一次处理完成之后，重新开启中断并设置RxXferCount为1
 8000658:	2201      	movs	r2, #1
 800065a:	4908      	ldr	r1, [pc, #32]	; (800067c <USART1_IRQHandler+0x70>)
 800065c:	4806      	ldr	r0, [pc, #24]	; (8000678 <USART1_IRQHandler+0x6c>)
 800065e:	f001 f9ef 	bl	8001a40 <HAL_UART_Receive_IT>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d1f0      	bne.n	800064a <USART1_IRQHandler+0x3e>
			break;
	}
}
 8000668:	e000      	b.n	800066c <USART1_IRQHandler+0x60>
			break;
 800066a:	bf00      	nop
}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	0001ffff 	.word	0x0001ffff
 8000678:	20000098 	.word	0x20000098
 800067c:	200000d8 	.word	0x200000d8

08000680 <uart_clear_rec>:


void uart_clear_rec(struct UART_COMMON *this)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	this->rx_flag=0;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2200      	movs	r2, #0
 800068c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	this->rx_len=0;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2200      	movs	r2, #0
 8000694:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr

080006a2 <uart_printf>:

void uart_printf(struct UART_COMMON *this,char *fmt, ...) {			//通过任意串口发送字符串
 80006a2:	b40e      	push	{r1, r2, r3}
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	u16 i;
	va_list ap;
	va_start(ap, fmt);
 80006ac:	f107 0320 	add.w	r3, r7, #32
 80006b0:	60bb      	str	r3, [r7, #8]
	vsprintf((char*) this->tx_buf, fmt, ap);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	33c4      	adds	r3, #196	; 0xc4
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	69f9      	ldr	r1, [r7, #28]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fe52 	bl	8002364 <vsiprintf>
	va_end(ap);
	i = strlen((const char*) this->tx_buf);		//此次发送数据的长度
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	33c4      	adds	r3, #196	; 0xc4
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff fdad 	bl	8000224 <strlen>
 80006ca:	4603      	mov	r3, r0
 80006cc:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(&this->uart_handle, (uint8_t*) this->tx_buf, i, 0xffff);
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f103 01c4 	add.w	r1, r3, #196	; 0xc4
 80006d6:	89fa      	ldrh	r2, [r7, #14]
 80006d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006dc:	f001 f917 	bl	800190e <HAL_UART_Transmit>
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006ea:	b003      	add	sp, #12
 80006ec:	4770      	bx	lr
	...

080006f0 <Uart_init>:

UART_COMMON *Uart_init(struct UART_COMMON *this, u8 port)						//串口的初始化与相关函数注册
{
 80006f0:	b5b0      	push	{r4, r5, r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	70fb      	strb	r3, [r7, #3]
	if(port==EN_USART1){
 80006fc:	78fb      	ldrb	r3, [r7, #3]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d123      	bne.n	800074a <Uart_init+0x5a>
		this=(struct UART_COMMON*)calloc(1,sizeof(struct UART_COMMON));
 8000702:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8000706:	2001      	movs	r0, #1
 8000708:	f001 fd5c 	bl	80021c4 <calloc>
 800070c:	4603      	mov	r3, r0
 800070e:	607b      	str	r3, [r7, #4]
		MX_USART1_UART_Init();
 8000710:	f7ff fefe 	bl	8000510 <MX_USART1_UART_Init>
	    HAL_UART_Receive_IT(&huart1, (u8*) aRxBuffer, 1);
 8000714:	2201      	movs	r2, #1
 8000716:	490f      	ldr	r1, [pc, #60]	; (8000754 <Uart_init+0x64>)
 8000718:	480f      	ldr	r0, [pc, #60]	; (8000758 <Uart_init+0x68>)
 800071a:	f001 f991 	bl	8001a40 <HAL_UART_Receive_IT>
		this->uart_handle=huart1;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a0d      	ldr	r2, [pc, #52]	; (8000758 <Uart_init+0x68>)
 8000722:	461c      	mov	r4, r3
 8000724:	4615      	mov	r5, r2
 8000726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000732:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000736:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		this->UClearRec=uart_clear_rec;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a07      	ldr	r2, [pc, #28]	; (800075c <Uart_init+0x6c>)
 800073e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
		this->UPrintf=uart_printf;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a06      	ldr	r2, [pc, #24]	; (8000760 <Uart_init+0x70>)
 8000746:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	}
	return this;
 800074a:	687b      	ldr	r3, [r7, #4]
}
 800074c:	4618      	mov	r0, r3
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bdb0      	pop	{r4, r5, r7, pc}
 8000754:	200000d8 	.word	0x200000d8
 8000758:	20000098 	.word	0x20000098
 800075c:	08000681 	.word	0x08000681
 8000760:	080006a3 	.word	0x080006a3

08000764 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) //如果是串口1
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a2b      	ldr	r2, [pc, #172]	; (8000820 <HAL_UART_RxCpltCallback+0xbc>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d14f      	bne.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
	{
		if (((uart1_common->rx_flag) & 0x80) == 0) //接收未完成
 8000776:	4b2b      	ldr	r3, [pc, #172]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800077e:	b25b      	sxtb	r3, r3
 8000780:	2b00      	cmp	r3, #0
 8000782:	db48      	blt.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
				{
			if ((uart1_common->rx_flag) & 0x40) //接收到了0x0d
 8000784:	4b27      	ldr	r3, [pc, #156]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800078c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000790:	2b00      	cmp	r3, #0
 8000792:	d015      	beq.n	80007c0 <HAL_UART_RxCpltCallback+0x5c>
					{
				if (aRxBuffer[0] != 0x0a)
 8000794:	4b24      	ldr	r3, [pc, #144]	; (8000828 <HAL_UART_RxCpltCallback+0xc4>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b0a      	cmp	r3, #10
 800079a:	d005      	beq.n	80007a8 <HAL_UART_RxCpltCallback+0x44>
				{
					uart_clear_rec(uart1_common); //接收错误,重新开始
 800079c:	4b21      	ldr	r3, [pc, #132]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff6d 	bl	8000680 <uart_clear_rec>
					}
				}
			}
		}
	}
}
 80007a6:	e036      	b.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
					uart1_common->rx_flag |= 0x80;	//接收完成了
 80007a8:	4b1e      	ldr	r3, [pc, #120]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80007b0:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80007b8:	b2d2      	uxtb	r2, r2
 80007ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80007be:	e02a      	b.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
				if (aRxBuffer[0] == 0x0d)
 80007c0:	4b19      	ldr	r3, [pc, #100]	; (8000828 <HAL_UART_RxCpltCallback+0xc4>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b0d      	cmp	r3, #13
 80007c6:	d10b      	bne.n	80007e0 <HAL_UART_RxCpltCallback+0x7c>
					uart1_common->rx_flag |= 0x40;
 80007c8:	4b16      	ldr	r3, [pc, #88]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80007d0:	4b14      	ldr	r3, [pc, #80]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80007d8:	b2d2      	uxtb	r2, r2
 80007da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80007de:	e01a      	b.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
					uart1_common->rx_buf[uart1_common->rx_len++] = aRxBuffer[0];
 80007e0:	4b10      	ldr	r3, [pc, #64]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007e2:	6819      	ldr	r1, [r3, #0]
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80007ec:	1c50      	adds	r0, r2, #1
 80007ee:	b280      	uxth	r0, r0
 80007f0:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
 80007f4:	4610      	mov	r0, r2
 80007f6:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <HAL_UART_RxCpltCallback+0xc4>)
 80007f8:	781a      	ldrb	r2, [r3, #0]
 80007fa:	180b      	adds	r3, r1, r0
 80007fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
					if (uart1_common->rx_len > (MAX_RX_LENGTH - 1))
 8000800:	4b08      	ldr	r3, [pc, #32]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000808:	2b7f      	cmp	r3, #127	; 0x7f
 800080a:	d904      	bls.n	8000816 <HAL_UART_RxCpltCallback+0xb2>
						uart_clear_rec(uart1_common);	//接收错误,重新开始
 800080c:	4b05      	ldr	r3, [pc, #20]	; (8000824 <HAL_UART_RxCpltCallback+0xc0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff35 	bl	8000680 <uart_clear_rec>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40013800 	.word	0x40013800
 8000824:	200000dc 	.word	0x200000dc
 8000828:	200000d8 	.word	0x200000d8

0800082c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800082c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800082e:	e003      	b.n	8000838 <LoopCopyDataInit>

08000830 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000830:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000832:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000834:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000836:	3104      	adds	r1, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000838:	480a      	ldr	r0, [pc, #40]	; (8000864 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800083c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800083e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000840:	d3f6      	bcc.n	8000830 <CopyDataInit>
  ldr r2, =_sbss
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000844:	e002      	b.n	800084c <LoopFillZerobss>

08000846 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000848:	f842 3b04 	str.w	r3, [r2], #4

0800084c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800084c:	4b08      	ldr	r3, [pc, #32]	; (8000870 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800084e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000850:	d3f9      	bcc.n	8000846 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000852:	f7ff fe29 	bl	80004a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000856:	f001 fcc3 	bl	80021e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085a:	f7ff fd01 	bl	8000260 <main>
  bx lr
 800085e:	4770      	bx	lr
  ldr r3, =_sidata
 8000860:	08002b20 	.word	0x08002b20
  ldr r0, =_sdata
 8000864:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000868:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 800086c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000870:	200000e8 	.word	0x200000e8

08000874 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000874:	e7fe      	b.n	8000874 <ADC1_2_IRQHandler>
	...

08000878 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800087c:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <HAL_Init+0x28>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a07      	ldr	r2, [pc, #28]	; (80008a0 <HAL_Init+0x28>)
 8000882:	f043 0310 	orr.w	r3, r3, #16
 8000886:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000888:	2003      	movs	r0, #3
 800088a:	f000 f923 	bl	8000ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800088e:	2000      	movs	r0, #0
 8000890:	f000 f808 	bl	80008a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000894:	f7ff fd80 	bl	8000398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000898:	2300      	movs	r3, #0
}
 800089a:	4618      	mov	r0, r3
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40022000 	.word	0x40022000

080008a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <HAL_InitTick+0x54>)
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_InitTick+0x58>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	4619      	mov	r1, r3
 80008b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80008be:	fbb2 f3f3 	udiv	r3, r2, r3
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 f93b 	bl	8000b3e <HAL_SYSTICK_Config>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e00e      	b.n	80008f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b0f      	cmp	r3, #15
 80008d6:	d80a      	bhi.n	80008ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d8:	2200      	movs	r2, #0
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295
 80008e0:	f000 f903 	bl	8000aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e4:	4a06      	ldr	r2, [pc, #24]	; (8000900 <HAL_InitTick+0x5c>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ea:	2300      	movs	r3, #0
 80008ec:	e000      	b.n	80008f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20000000 	.word	0x20000000
 80008fc:	20000008 	.word	0x20000008
 8000900:	20000004 	.word	0x20000004

08000904 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <HAL_IncTick+0x1c>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	461a      	mov	r2, r3
 800090e:	4b05      	ldr	r3, [pc, #20]	; (8000924 <HAL_IncTick+0x20>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4413      	add	r3, r2
 8000914:	4a03      	ldr	r2, [pc, #12]	; (8000924 <HAL_IncTick+0x20>)
 8000916:	6013      	str	r3, [r2, #0]
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	20000008 	.word	0x20000008
 8000924:	200000e0 	.word	0x200000e0

08000928 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  return uwTick;
 800092c:	4b02      	ldr	r3, [pc, #8]	; (8000938 <HAL_GetTick+0x10>)
 800092e:	681b      	ldr	r3, [r3, #0]
}
 8000930:	4618      	mov	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr
 8000938:	200000e0 	.word	0x200000e0

0800093c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <__NVIC_SetPriorityGrouping+0x44>)
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000952:	68ba      	ldr	r2, [r7, #8]
 8000954:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000958:	4013      	ands	r3, r2
 800095a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000964:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800096c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800096e:	4a04      	ldr	r2, [pc, #16]	; (8000980 <__NVIC_SetPriorityGrouping+0x44>)
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	60d3      	str	r3, [r2, #12]
}
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	e000ed00 	.word	0xe000ed00

08000984 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000988:	4b04      	ldr	r3, [pc, #16]	; (800099c <__NVIC_GetPriorityGrouping+0x18>)
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	0a1b      	lsrs	r3, r3, #8
 800098e:	f003 0307 	and.w	r3, r3, #7
}
 8000992:	4618      	mov	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	db0b      	blt.n	80009ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	f003 021f 	and.w	r2, r3, #31
 80009b8:	4906      	ldr	r1, [pc, #24]	; (80009d4 <__NVIC_EnableIRQ+0x34>)
 80009ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009be:	095b      	lsrs	r3, r3, #5
 80009c0:	2001      	movs	r0, #1
 80009c2:	fa00 f202 	lsl.w	r2, r0, r2
 80009c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009ca:	bf00      	nop
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr
 80009d4:	e000e100 	.word	0xe000e100

080009d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	6039      	str	r1, [r7, #0]
 80009e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	db0a      	blt.n	8000a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	490c      	ldr	r1, [pc, #48]	; (8000a24 <__NVIC_SetPriority+0x4c>)
 80009f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f6:	0112      	lsls	r2, r2, #4
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	440b      	add	r3, r1
 80009fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a00:	e00a      	b.n	8000a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4908      	ldr	r1, [pc, #32]	; (8000a28 <__NVIC_SetPriority+0x50>)
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	f003 030f 	and.w	r3, r3, #15
 8000a0e:	3b04      	subs	r3, #4
 8000a10:	0112      	lsls	r2, r2, #4
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	440b      	add	r3, r1
 8000a16:	761a      	strb	r2, [r3, #24]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	e000e100 	.word	0xe000e100
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b089      	sub	sp, #36	; 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	f1c3 0307 	rsb	r3, r3, #7
 8000a46:	2b04      	cmp	r3, #4
 8000a48:	bf28      	it	cs
 8000a4a:	2304      	movcs	r3, #4
 8000a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3304      	adds	r3, #4
 8000a52:	2b06      	cmp	r3, #6
 8000a54:	d902      	bls.n	8000a5c <NVIC_EncodePriority+0x30>
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	3b03      	subs	r3, #3
 8000a5a:	e000      	b.n	8000a5e <NVIC_EncodePriority+0x32>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	f04f 32ff 	mov.w	r2, #4294967295
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43da      	mvns	r2, r3
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	401a      	ands	r2, r3
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a74:	f04f 31ff 	mov.w	r1, #4294967295
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7e:	43d9      	mvns	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a84:	4313      	orrs	r3, r2
         );
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3724      	adds	r7, #36	; 0x24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aa0:	d301      	bcc.n	8000aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e00f      	b.n	8000ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	; (8000ad0 <SysTick_Config+0x40>)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aae:	210f      	movs	r1, #15
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab4:	f7ff ff90 	bl	80009d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ab8:	4b05      	ldr	r3, [pc, #20]	; (8000ad0 <SysTick_Config+0x40>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000abe:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <SysTick_Config+0x40>)
 8000ac0:	2207      	movs	r2, #7
 8000ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ac4:	2300      	movs	r3, #0
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	e000e010 	.word	0xe000e010

08000ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff ff2d 	bl	800093c <__NVIC_SetPriorityGrouping>
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b086      	sub	sp, #24
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4603      	mov	r3, r0
 8000af2:	60b9      	str	r1, [r7, #8]
 8000af4:	607a      	str	r2, [r7, #4]
 8000af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000afc:	f7ff ff42 	bl	8000984 <__NVIC_GetPriorityGrouping>
 8000b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	68b9      	ldr	r1, [r7, #8]
 8000b06:	6978      	ldr	r0, [r7, #20]
 8000b08:	f7ff ff90 	bl	8000a2c <NVIC_EncodePriority>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b12:	4611      	mov	r1, r2
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff5f 	bl	80009d8 <__NVIC_SetPriority>
}
 8000b1a:	bf00      	nop
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b082      	sub	sp, #8
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	4603      	mov	r3, r0
 8000b2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff35 	bl	80009a0 <__NVIC_EnableIRQ>
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f7ff ffa2 	bl	8000a90 <SysTick_Config>
 8000b4c:	4603      	mov	r3, r0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	d005      	beq.n	8000b7a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2204      	movs	r2, #4
 8000b72:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b74:	2301      	movs	r3, #1
 8000b76:	73fb      	strb	r3, [r7, #15]
 8000b78:	e0d6      	b.n	8000d28 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f022 020e 	bic.w	r2, r2, #14
 8000b88:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f022 0201 	bic.w	r2, r2, #1
 8000b98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b64      	ldr	r3, [pc, #400]	; (8000d34 <HAL_DMA_Abort_IT+0x1dc>)
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d958      	bls.n	8000c58 <HAL_DMA_Abort_IT+0x100>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a63      	ldr	r2, [pc, #396]	; (8000d38 <HAL_DMA_Abort_IT+0x1e0>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d04f      	beq.n	8000c50 <HAL_DMA_Abort_IT+0xf8>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a61      	ldr	r2, [pc, #388]	; (8000d3c <HAL_DMA_Abort_IT+0x1e4>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d048      	beq.n	8000c4c <HAL_DMA_Abort_IT+0xf4>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a60      	ldr	r2, [pc, #384]	; (8000d40 <HAL_DMA_Abort_IT+0x1e8>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d040      	beq.n	8000c46 <HAL_DMA_Abort_IT+0xee>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a5e      	ldr	r2, [pc, #376]	; (8000d44 <HAL_DMA_Abort_IT+0x1ec>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d038      	beq.n	8000c40 <HAL_DMA_Abort_IT+0xe8>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a5d      	ldr	r2, [pc, #372]	; (8000d48 <HAL_DMA_Abort_IT+0x1f0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d030      	beq.n	8000c3a <HAL_DMA_Abort_IT+0xe2>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a5b      	ldr	r2, [pc, #364]	; (8000d4c <HAL_DMA_Abort_IT+0x1f4>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d028      	beq.n	8000c34 <HAL_DMA_Abort_IT+0xdc>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a53      	ldr	r2, [pc, #332]	; (8000d34 <HAL_DMA_Abort_IT+0x1dc>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d020      	beq.n	8000c2e <HAL_DMA_Abort_IT+0xd6>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a57      	ldr	r2, [pc, #348]	; (8000d50 <HAL_DMA_Abort_IT+0x1f8>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d019      	beq.n	8000c2a <HAL_DMA_Abort_IT+0xd2>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a56      	ldr	r2, [pc, #344]	; (8000d54 <HAL_DMA_Abort_IT+0x1fc>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d012      	beq.n	8000c26 <HAL_DMA_Abort_IT+0xce>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a54      	ldr	r2, [pc, #336]	; (8000d58 <HAL_DMA_Abort_IT+0x200>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d00a      	beq.n	8000c20 <HAL_DMA_Abort_IT+0xc8>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a53      	ldr	r2, [pc, #332]	; (8000d5c <HAL_DMA_Abort_IT+0x204>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d102      	bne.n	8000c1a <HAL_DMA_Abort_IT+0xc2>
 8000c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c18:	e01b      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c1e:	e018      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c24:	e015      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c26:	2310      	movs	r3, #16
 8000c28:	e013      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e011      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c32:	e00e      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c38:	e00b      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c3e:	e008      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c44:	e005      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c4a:	e002      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c4c:	2310      	movs	r3, #16
 8000c4e:	e000      	b.n	8000c52 <HAL_DMA_Abort_IT+0xfa>
 8000c50:	2301      	movs	r3, #1
 8000c52:	4a43      	ldr	r2, [pc, #268]	; (8000d60 <HAL_DMA_Abort_IT+0x208>)
 8000c54:	6053      	str	r3, [r2, #4]
 8000c56:	e057      	b.n	8000d08 <HAL_DMA_Abort_IT+0x1b0>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a36      	ldr	r2, [pc, #216]	; (8000d38 <HAL_DMA_Abort_IT+0x1e0>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d04f      	beq.n	8000d02 <HAL_DMA_Abort_IT+0x1aa>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a35      	ldr	r2, [pc, #212]	; (8000d3c <HAL_DMA_Abort_IT+0x1e4>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d048      	beq.n	8000cfe <HAL_DMA_Abort_IT+0x1a6>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a33      	ldr	r2, [pc, #204]	; (8000d40 <HAL_DMA_Abort_IT+0x1e8>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d040      	beq.n	8000cf8 <HAL_DMA_Abort_IT+0x1a0>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a32      	ldr	r2, [pc, #200]	; (8000d44 <HAL_DMA_Abort_IT+0x1ec>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d038      	beq.n	8000cf2 <HAL_DMA_Abort_IT+0x19a>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a30      	ldr	r2, [pc, #192]	; (8000d48 <HAL_DMA_Abort_IT+0x1f0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d030      	beq.n	8000cec <HAL_DMA_Abort_IT+0x194>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a2f      	ldr	r2, [pc, #188]	; (8000d4c <HAL_DMA_Abort_IT+0x1f4>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d028      	beq.n	8000ce6 <HAL_DMA_Abort_IT+0x18e>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a26      	ldr	r2, [pc, #152]	; (8000d34 <HAL_DMA_Abort_IT+0x1dc>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d020      	beq.n	8000ce0 <HAL_DMA_Abort_IT+0x188>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a2b      	ldr	r2, [pc, #172]	; (8000d50 <HAL_DMA_Abort_IT+0x1f8>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d019      	beq.n	8000cdc <HAL_DMA_Abort_IT+0x184>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a29      	ldr	r2, [pc, #164]	; (8000d54 <HAL_DMA_Abort_IT+0x1fc>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d012      	beq.n	8000cd8 <HAL_DMA_Abort_IT+0x180>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a28      	ldr	r2, [pc, #160]	; (8000d58 <HAL_DMA_Abort_IT+0x200>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d00a      	beq.n	8000cd2 <HAL_DMA_Abort_IT+0x17a>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a26      	ldr	r2, [pc, #152]	; (8000d5c <HAL_DMA_Abort_IT+0x204>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d102      	bne.n	8000ccc <HAL_DMA_Abort_IT+0x174>
 8000cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cca:	e01b      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cd0:	e018      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cd6:	e015      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cd8:	2310      	movs	r3, #16
 8000cda:	e013      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e011      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000ce0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ce4:	e00e      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000ce6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000cea:	e00b      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cf0:	e008      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf6:	e005      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cfc:	e002      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000cfe:	2310      	movs	r3, #16
 8000d00:	e000      	b.n	8000d04 <HAL_DMA_Abort_IT+0x1ac>
 8000d02:	2301      	movs	r3, #1
 8000d04:	4a17      	ldr	r2, [pc, #92]	; (8000d64 <HAL_DMA_Abort_IT+0x20c>)
 8000d06:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d003      	beq.n	8000d28 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	4798      	blx	r3
    } 
  }
  return status;
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40020080 	.word	0x40020080
 8000d38:	40020008 	.word	0x40020008
 8000d3c:	4002001c 	.word	0x4002001c
 8000d40:	40020030 	.word	0x40020030
 8000d44:	40020044 	.word	0x40020044
 8000d48:	40020058 	.word	0x40020058
 8000d4c:	4002006c 	.word	0x4002006c
 8000d50:	40020408 	.word	0x40020408
 8000d54:	4002041c 	.word	0x4002041c
 8000d58:	40020430 	.word	0x40020430
 8000d5c:	40020444 	.word	0x40020444
 8000d60:	40020400 	.word	0x40020400
 8000d64:	40020000 	.word	0x40020000

08000d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b08b      	sub	sp, #44	; 0x2c
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d76:	2300      	movs	r3, #0
 8000d78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d7a:	e133      	b.n	8000fe4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	69fa      	ldr	r2, [r7, #28]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	f040 8122 	bne.w	8000fde <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2b12      	cmp	r3, #18
 8000da0:	d034      	beq.n	8000e0c <HAL_GPIO_Init+0xa4>
 8000da2:	2b12      	cmp	r3, #18
 8000da4:	d80d      	bhi.n	8000dc2 <HAL_GPIO_Init+0x5a>
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d02b      	beq.n	8000e02 <HAL_GPIO_Init+0x9a>
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d804      	bhi.n	8000db8 <HAL_GPIO_Init+0x50>
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d031      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d01c      	beq.n	8000df0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000db6:	e048      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	d043      	beq.n	8000e44 <HAL_GPIO_Init+0xdc>
 8000dbc:	2b11      	cmp	r3, #17
 8000dbe:	d01b      	beq.n	8000df8 <HAL_GPIO_Init+0x90>
          break;
 8000dc0:	e043      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000dc2:	4a8f      	ldr	r2, [pc, #572]	; (8001000 <HAL_GPIO_Init+0x298>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d026      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
 8000dc8:	4a8d      	ldr	r2, [pc, #564]	; (8001000 <HAL_GPIO_Init+0x298>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d806      	bhi.n	8000ddc <HAL_GPIO_Init+0x74>
 8000dce:	4a8d      	ldr	r2, [pc, #564]	; (8001004 <HAL_GPIO_Init+0x29c>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d020      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
 8000dd4:	4a8c      	ldr	r2, [pc, #560]	; (8001008 <HAL_GPIO_Init+0x2a0>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d01d      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
          break;
 8000dda:	e036      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ddc:	4a8b      	ldr	r2, [pc, #556]	; (800100c <HAL_GPIO_Init+0x2a4>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d019      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
 8000de2:	4a8b      	ldr	r2, [pc, #556]	; (8001010 <HAL_GPIO_Init+0x2a8>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d016      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
 8000de8:	4a8a      	ldr	r2, [pc, #552]	; (8001014 <HAL_GPIO_Init+0x2ac>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d013      	beq.n	8000e16 <HAL_GPIO_Init+0xae>
          break;
 8000dee:	e02c      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	623b      	str	r3, [r7, #32]
          break;
 8000df6:	e028      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	623b      	str	r3, [r7, #32]
          break;
 8000e00:	e023      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	3308      	adds	r3, #8
 8000e08:	623b      	str	r3, [r7, #32]
          break;
 8000e0a:	e01e      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	330c      	adds	r3, #12
 8000e12:	623b      	str	r3, [r7, #32]
          break;
 8000e14:	e019      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d102      	bne.n	8000e24 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	623b      	str	r3, [r7, #32]
          break;
 8000e22:	e012      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d105      	bne.n	8000e38 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e2c:	2308      	movs	r3, #8
 8000e2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	69fa      	ldr	r2, [r7, #28]
 8000e34:	611a      	str	r2, [r3, #16]
          break;
 8000e36:	e008      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e38:	2308      	movs	r3, #8
 8000e3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	69fa      	ldr	r2, [r7, #28]
 8000e40:	615a      	str	r2, [r3, #20]
          break;
 8000e42:	e002      	b.n	8000e4a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e44:	2300      	movs	r3, #0
 8000e46:	623b      	str	r3, [r7, #32]
          break;
 8000e48:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	2bff      	cmp	r3, #255	; 0xff
 8000e4e:	d801      	bhi.n	8000e54 <HAL_GPIO_Init+0xec>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	e001      	b.n	8000e58 <HAL_GPIO_Init+0xf0>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3304      	adds	r3, #4
 8000e58:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	2bff      	cmp	r3, #255	; 0xff
 8000e5e:	d802      	bhi.n	8000e66 <HAL_GPIO_Init+0xfe>
 8000e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	e002      	b.n	8000e6c <HAL_GPIO_Init+0x104>
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	3b08      	subs	r3, #8
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	210f      	movs	r1, #15
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	401a      	ands	r2, r3
 8000e7e:	6a39      	ldr	r1, [r7, #32]
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	fa01 f303 	lsl.w	r3, r1, r3
 8000e86:	431a      	orrs	r2, r3
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 80a2 	beq.w	8000fde <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e9a:	4b5f      	ldr	r3, [pc, #380]	; (8001018 <HAL_GPIO_Init+0x2b0>)
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	4a5e      	ldr	r2, [pc, #376]	; (8001018 <HAL_GPIO_Init+0x2b0>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6193      	str	r3, [r2, #24]
 8000ea6:	4b5c      	ldr	r3, [pc, #368]	; (8001018 <HAL_GPIO_Init+0x2b0>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000eb2:	4a5a      	ldr	r2, [pc, #360]	; (800101c <HAL_GPIO_Init+0x2b4>)
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb6:	089b      	lsrs	r3, r3, #2
 8000eb8:	3302      	adds	r3, #2
 8000eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ebe:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec2:	f003 0303 	and.w	r3, r3, #3
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	220f      	movs	r2, #15
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a51      	ldr	r2, [pc, #324]	; (8001020 <HAL_GPIO_Init+0x2b8>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d01f      	beq.n	8000f1e <HAL_GPIO_Init+0x1b6>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4a50      	ldr	r2, [pc, #320]	; (8001024 <HAL_GPIO_Init+0x2bc>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d019      	beq.n	8000f1a <HAL_GPIO_Init+0x1b2>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a4f      	ldr	r2, [pc, #316]	; (8001028 <HAL_GPIO_Init+0x2c0>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d013      	beq.n	8000f16 <HAL_GPIO_Init+0x1ae>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4e      	ldr	r2, [pc, #312]	; (800102c <HAL_GPIO_Init+0x2c4>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d00d      	beq.n	8000f12 <HAL_GPIO_Init+0x1aa>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4d      	ldr	r2, [pc, #308]	; (8001030 <HAL_GPIO_Init+0x2c8>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d007      	beq.n	8000f0e <HAL_GPIO_Init+0x1a6>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a4c      	ldr	r2, [pc, #304]	; (8001034 <HAL_GPIO_Init+0x2cc>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d101      	bne.n	8000f0a <HAL_GPIO_Init+0x1a2>
 8000f06:	2305      	movs	r3, #5
 8000f08:	e00a      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f0a:	2306      	movs	r3, #6
 8000f0c:	e008      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f0e:	2304      	movs	r3, #4
 8000f10:	e006      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f12:	2303      	movs	r3, #3
 8000f14:	e004      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f16:	2302      	movs	r3, #2
 8000f18:	e002      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e000      	b.n	8000f20 <HAL_GPIO_Init+0x1b8>
 8000f1e:	2300      	movs	r3, #0
 8000f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f22:	f002 0203 	and.w	r2, r2, #3
 8000f26:	0092      	lsls	r2, r2, #2
 8000f28:	4093      	lsls	r3, r2
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f30:	493a      	ldr	r1, [pc, #232]	; (800101c <HAL_GPIO_Init+0x2b4>)
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	3302      	adds	r3, #2
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d006      	beq.n	8000f58 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f4a:	4b3b      	ldr	r3, [pc, #236]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	493a      	ldr	r1, [pc, #232]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
 8000f56:	e006      	b.n	8000f66 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f58:	4b37      	ldr	r3, [pc, #220]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	4935      	ldr	r1, [pc, #212]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f62:	4013      	ands	r3, r2
 8000f64:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d006      	beq.n	8000f80 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f72:	4b31      	ldr	r3, [pc, #196]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f74:	685a      	ldr	r2, [r3, #4]
 8000f76:	4930      	ldr	r1, [pc, #192]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	604b      	str	r3, [r1, #4]
 8000f7e:	e006      	b.n	8000f8e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f80:	4b2d      	ldr	r3, [pc, #180]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f82:	685a      	ldr	r2, [r3, #4]
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	43db      	mvns	r3, r3
 8000f88:	492b      	ldr	r1, [pc, #172]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d006      	beq.n	8000fa8 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f9a:	4b27      	ldr	r3, [pc, #156]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	4926      	ldr	r1, [pc, #152]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	608b      	str	r3, [r1, #8]
 8000fa6:	e006      	b.n	8000fb6 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fa8:	4b23      	ldr	r3, [pc, #140]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	4921      	ldr	r1, [pc, #132]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	491c      	ldr	r1, [pc, #112]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	60cb      	str	r3, [r1, #12]
 8000fce:	e006      	b.n	8000fde <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	4917      	ldr	r1, [pc, #92]	; (8001038 <HAL_GPIO_Init+0x2d0>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	fa22 f303 	lsr.w	r3, r2, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f47f aec4 	bne.w	8000d7c <HAL_GPIO_Init+0x14>
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	372c      	adds	r7, #44	; 0x2c
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	10210000 	.word	0x10210000
 8001004:	10110000 	.word	0x10110000
 8001008:	10120000 	.word	0x10120000
 800100c:	10310000 	.word	0x10310000
 8001010:	10320000 	.word	0x10320000
 8001014:	10220000 	.word	0x10220000
 8001018:	40021000 	.word	0x40021000
 800101c:	40010000 	.word	0x40010000
 8001020:	40010800 	.word	0x40010800
 8001024:	40010c00 	.word	0x40010c00
 8001028:	40011000 	.word	0x40011000
 800102c:	40011400 	.word	0x40011400
 8001030:	40011800 	.word	0x40011800
 8001034:	40011c00 	.word	0x40011c00
 8001038:	40010400 	.word	0x40010400

0800103c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e26c      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	2b00      	cmp	r3, #0
 8001058:	f000 8087 	beq.w	800116a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800105c:	4b92      	ldr	r3, [pc, #584]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 030c 	and.w	r3, r3, #12
 8001064:	2b04      	cmp	r3, #4
 8001066:	d00c      	beq.n	8001082 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001068:	4b8f      	ldr	r3, [pc, #572]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 030c 	and.w	r3, r3, #12
 8001070:	2b08      	cmp	r3, #8
 8001072:	d112      	bne.n	800109a <HAL_RCC_OscConfig+0x5e>
 8001074:	4b8c      	ldr	r3, [pc, #560]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001080:	d10b      	bne.n	800109a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001082:	4b89      	ldr	r3, [pc, #548]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d06c      	beq.n	8001168 <HAL_RCC_OscConfig+0x12c>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d168      	bne.n	8001168 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e246      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010a2:	d106      	bne.n	80010b2 <HAL_RCC_OscConfig+0x76>
 80010a4:	4b80      	ldr	r3, [pc, #512]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a7f      	ldr	r2, [pc, #508]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	e02e      	b.n	8001110 <HAL_RCC_OscConfig+0xd4>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d10c      	bne.n	80010d4 <HAL_RCC_OscConfig+0x98>
 80010ba:	4b7b      	ldr	r3, [pc, #492]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a7a      	ldr	r2, [pc, #488]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	4b78      	ldr	r3, [pc, #480]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a77      	ldr	r2, [pc, #476]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	e01d      	b.n	8001110 <HAL_RCC_OscConfig+0xd4>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010dc:	d10c      	bne.n	80010f8 <HAL_RCC_OscConfig+0xbc>
 80010de:	4b72      	ldr	r3, [pc, #456]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a71      	ldr	r2, [pc, #452]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	4b6f      	ldr	r3, [pc, #444]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a6e      	ldr	r2, [pc, #440]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	e00b      	b.n	8001110 <HAL_RCC_OscConfig+0xd4>
 80010f8:	4b6b      	ldr	r3, [pc, #428]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a6a      	ldr	r2, [pc, #424]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80010fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b68      	ldr	r3, [pc, #416]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a67      	ldr	r2, [pc, #412]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800110a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800110e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d013      	beq.n	8001140 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001118:	f7ff fc06 	bl	8000928 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001120:	f7ff fc02 	bl	8000928 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b64      	cmp	r3, #100	; 0x64
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e1fa      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001132:	4b5d      	ldr	r3, [pc, #372]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0xe4>
 800113e:	e014      	b.n	800116a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001140:	f7ff fbf2 	bl	8000928 <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001148:	f7ff fbee 	bl	8000928 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b64      	cmp	r3, #100	; 0x64
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e1e6      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800115a:	4b53      	ldr	r3, [pc, #332]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0x10c>
 8001166:	e000      	b.n	800116a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d063      	beq.n	800123e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001176:	4b4c      	ldr	r3, [pc, #304]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 030c 	and.w	r3, r3, #12
 800117e:	2b00      	cmp	r3, #0
 8001180:	d00b      	beq.n	800119a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001182:	4b49      	ldr	r3, [pc, #292]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	2b08      	cmp	r3, #8
 800118c:	d11c      	bne.n	80011c8 <HAL_RCC_OscConfig+0x18c>
 800118e:	4b46      	ldr	r3, [pc, #280]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d116      	bne.n	80011c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800119a:	4b43      	ldr	r3, [pc, #268]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d005      	beq.n	80011b2 <HAL_RCC_OscConfig+0x176>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d001      	beq.n	80011b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e1ba      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b2:	4b3d      	ldr	r3, [pc, #244]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	695b      	ldr	r3, [r3, #20]
 80011be:	00db      	lsls	r3, r3, #3
 80011c0:	4939      	ldr	r1, [pc, #228]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80011c2:	4313      	orrs	r3, r2
 80011c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c6:	e03a      	b.n	800123e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d020      	beq.n	8001212 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011d0:	4b36      	ldr	r3, [pc, #216]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d6:	f7ff fba7 	bl	8000928 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011de:	f7ff fba3 	bl	8000928 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e19b      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0302 	and.w	r3, r3, #2
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	695b      	ldr	r3, [r3, #20]
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	4927      	ldr	r1, [pc, #156]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 800120c:	4313      	orrs	r3, r2
 800120e:	600b      	str	r3, [r1, #0]
 8001210:	e015      	b.n	800123e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001212:	4b26      	ldr	r3, [pc, #152]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fb86 	bl	8000928 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001220:	f7ff fb82 	bl	8000928 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e17a      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001232:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f0      	bne.n	8001220 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0308 	and.w	r3, r3, #8
 8001246:	2b00      	cmp	r3, #0
 8001248:	d03a      	beq.n	80012c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d019      	beq.n	8001286 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001252:	4b17      	ldr	r3, [pc, #92]	; (80012b0 <HAL_RCC_OscConfig+0x274>)
 8001254:	2201      	movs	r2, #1
 8001256:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001258:	f7ff fb66 	bl	8000928 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001260:	f7ff fb62 	bl	8000928 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e15a      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001272:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <HAL_RCC_OscConfig+0x26c>)
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d0f0      	beq.n	8001260 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800127e:	2001      	movs	r0, #1
 8001280:	f000 fada 	bl	8001838 <RCC_Delay>
 8001284:	e01c      	b.n	80012c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <HAL_RCC_OscConfig+0x274>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800128c:	f7ff fb4c 	bl	8000928 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001292:	e00f      	b.n	80012b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001294:	f7ff fb48 	bl	8000928 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d908      	bls.n	80012b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e140      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
 80012a6:	bf00      	nop
 80012a8:	40021000 	.word	0x40021000
 80012ac:	42420000 	.word	0x42420000
 80012b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b4:	4b9e      	ldr	r3, [pc, #632]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80012b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1e9      	bne.n	8001294 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 80a6 	beq.w	800141a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012d2:	4b97      	ldr	r3, [pc, #604]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d10d      	bne.n	80012fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	4b94      	ldr	r3, [pc, #592]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	4a93      	ldr	r2, [pc, #588]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e8:	61d3      	str	r3, [r2, #28]
 80012ea:	4b91      	ldr	r3, [pc, #580]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012f6:	2301      	movs	r3, #1
 80012f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fa:	4b8e      	ldr	r3, [pc, #568]	; (8001534 <HAL_RCC_OscConfig+0x4f8>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001302:	2b00      	cmp	r3, #0
 8001304:	d118      	bne.n	8001338 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001306:	4b8b      	ldr	r3, [pc, #556]	; (8001534 <HAL_RCC_OscConfig+0x4f8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a8a      	ldr	r2, [pc, #552]	; (8001534 <HAL_RCC_OscConfig+0x4f8>)
 800130c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001312:	f7ff fb09 	bl	8000928 <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800131a:	f7ff fb05 	bl	8000928 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b64      	cmp	r3, #100	; 0x64
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e0fd      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	4b81      	ldr	r3, [pc, #516]	; (8001534 <HAL_RCC_OscConfig+0x4f8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0f0      	beq.n	800131a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d106      	bne.n	800134e <HAL_RCC_OscConfig+0x312>
 8001340:	4b7b      	ldr	r3, [pc, #492]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	4a7a      	ldr	r2, [pc, #488]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	f043 0301 	orr.w	r3, r3, #1
 800134a:	6213      	str	r3, [r2, #32]
 800134c:	e02d      	b.n	80013aa <HAL_RCC_OscConfig+0x36e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d10c      	bne.n	8001370 <HAL_RCC_OscConfig+0x334>
 8001356:	4b76      	ldr	r3, [pc, #472]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4a75      	ldr	r2, [pc, #468]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800135c:	f023 0301 	bic.w	r3, r3, #1
 8001360:	6213      	str	r3, [r2, #32]
 8001362:	4b73      	ldr	r3, [pc, #460]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a72      	ldr	r2, [pc, #456]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001368:	f023 0304 	bic.w	r3, r3, #4
 800136c:	6213      	str	r3, [r2, #32]
 800136e:	e01c      	b.n	80013aa <HAL_RCC_OscConfig+0x36e>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	2b05      	cmp	r3, #5
 8001376:	d10c      	bne.n	8001392 <HAL_RCC_OscConfig+0x356>
 8001378:	4b6d      	ldr	r3, [pc, #436]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	4a6c      	ldr	r2, [pc, #432]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800137e:	f043 0304 	orr.w	r3, r3, #4
 8001382:	6213      	str	r3, [r2, #32]
 8001384:	4b6a      	ldr	r3, [pc, #424]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001386:	6a1b      	ldr	r3, [r3, #32]
 8001388:	4a69      	ldr	r2, [pc, #420]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6213      	str	r3, [r2, #32]
 8001390:	e00b      	b.n	80013aa <HAL_RCC_OscConfig+0x36e>
 8001392:	4b67      	ldr	r3, [pc, #412]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	4a66      	ldr	r2, [pc, #408]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	6213      	str	r3, [r2, #32]
 800139e:	4b64      	ldr	r3, [pc, #400]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80013a0:	6a1b      	ldr	r3, [r3, #32]
 80013a2:	4a63      	ldr	r2, [pc, #396]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80013a4:	f023 0304 	bic.w	r3, r3, #4
 80013a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d015      	beq.n	80013de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b2:	f7ff fab9 	bl	8000928 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b8:	e00a      	b.n	80013d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f7ff fab5 	bl	8000928 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e0ab      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013d0:	4b57      	ldr	r3, [pc, #348]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0ee      	beq.n	80013ba <HAL_RCC_OscConfig+0x37e>
 80013dc:	e014      	b.n	8001408 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013de:	f7ff faa3 	bl	8000928 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e4:	e00a      	b.n	80013fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff fa9f 	bl	8000928 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e095      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013fc:	4b4c      	ldr	r3, [pc, #304]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1ee      	bne.n	80013e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d105      	bne.n	800141a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800140e:	4b48      	ldr	r3, [pc, #288]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	4a47      	ldr	r2, [pc, #284]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001418:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 8081 	beq.w	8001526 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001424:	4b42      	ldr	r3, [pc, #264]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 030c 	and.w	r3, r3, #12
 800142c:	2b08      	cmp	r3, #8
 800142e:	d061      	beq.n	80014f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69db      	ldr	r3, [r3, #28]
 8001434:	2b02      	cmp	r3, #2
 8001436:	d146      	bne.n	80014c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001438:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <HAL_RCC_OscConfig+0x4fc>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143e:	f7ff fa73 	bl	8000928 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001446:	f7ff fa6f 	bl	8000928 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e067      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001458:	4b35      	ldr	r3, [pc, #212]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1f0      	bne.n	8001446 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800146c:	d108      	bne.n	8001480 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800146e:	4b30      	ldr	r3, [pc, #192]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	492d      	ldr	r1, [pc, #180]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 800147c:	4313      	orrs	r3, r2
 800147e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a19      	ldr	r1, [r3, #32]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	430b      	orrs	r3, r1
 8001492:	4927      	ldr	r1, [pc, #156]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001494:	4313      	orrs	r3, r2
 8001496:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001498:	4b27      	ldr	r3, [pc, #156]	; (8001538 <HAL_RCC_OscConfig+0x4fc>)
 800149a:	2201      	movs	r2, #1
 800149c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149e:	f7ff fa43 	bl	8000928 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a6:	f7ff fa3f 	bl	8000928 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e037      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014b8:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x46a>
 80014c4:	e02f      	b.n	8001526 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <HAL_RCC_OscConfig+0x4fc>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fa2c 	bl	8000928 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d4:	f7ff fa28 	bl	8000928 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e020      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e6:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x498>
 80014f2:	e018      	b.n	8001526 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d101      	bne.n	8001500 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e013      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_RCC_OscConfig+0x4f4>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	429a      	cmp	r2, r3
 8001512:	d106      	bne.n	8001522 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151e:	429a      	cmp	r2, r3
 8001520:	d001      	beq.n	8001526 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40021000 	.word	0x40021000
 8001534:	40007000 	.word	0x40007000
 8001538:	42420060 	.word	0x42420060

0800153c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d101      	bne.n	8001550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e0d0      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001550:	4b6a      	ldr	r3, [pc, #424]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0307 	and.w	r3, r3, #7
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d910      	bls.n	8001580 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800155e:	4b67      	ldr	r3, [pc, #412]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f023 0207 	bic.w	r2, r3, #7
 8001566:	4965      	ldr	r1, [pc, #404]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	4313      	orrs	r3, r2
 800156c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800156e:	4b63      	ldr	r3, [pc, #396]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	d001      	beq.n	8001580 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0b8      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d020      	beq.n	80015ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0304 	and.w	r3, r3, #4
 8001594:	2b00      	cmp	r3, #0
 8001596:	d005      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001598:	4b59      	ldr	r3, [pc, #356]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	4a58      	ldr	r2, [pc, #352]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800159e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80015a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0308 	and.w	r3, r3, #8
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d005      	beq.n	80015bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015b0:	4b53      	ldr	r3, [pc, #332]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	4a52      	ldr	r2, [pc, #328]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80015ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015bc:	4b50      	ldr	r3, [pc, #320]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	494d      	ldr	r1, [pc, #308]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d040      	beq.n	800165c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d107      	bne.n	80015f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e2:	4b47      	ldr	r3, [pc, #284]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d115      	bne.n	800161a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e07f      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d107      	bne.n	800160a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fa:	4b41      	ldr	r3, [pc, #260]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d109      	bne.n	800161a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e073      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160a:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b00      	cmp	r3, #0
 8001614:	d101      	bne.n	800161a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e06b      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800161a:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f023 0203 	bic.w	r2, r3, #3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	4936      	ldr	r1, [pc, #216]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800162c:	f7ff f97c 	bl	8000928 <HAL_GetTick>
 8001630:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001632:	e00a      	b.n	800164a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001634:	f7ff f978 	bl	8000928 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001642:	4293      	cmp	r3, r2
 8001644:	d901      	bls.n	800164a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e053      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800164a:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f003 020c 	and.w	r2, r3, #12
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	429a      	cmp	r2, r3
 800165a:	d1eb      	bne.n	8001634 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800165c:	4b27      	ldr	r3, [pc, #156]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d210      	bcs.n	800168c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166a:	4b24      	ldr	r3, [pc, #144]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 0207 	bic.w	r2, r3, #7
 8001672:	4922      	ldr	r1, [pc, #136]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800167a:	4b20      	ldr	r3, [pc, #128]	; (80016fc <HAL_RCC_ClockConfig+0x1c0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d001      	beq.n	800168c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e032      	b.n	80016f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	2b00      	cmp	r3, #0
 8001696:	d008      	beq.n	80016aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	4916      	ldr	r1, [pc, #88]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0308 	and.w	r3, r3, #8
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d009      	beq.n	80016ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	490e      	ldr	r1, [pc, #56]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016ca:	f000 f821 	bl	8001710 <HAL_RCC_GetSysClockFreq>
 80016ce:	4601      	mov	r1, r0
 80016d0:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <HAL_RCC_ClockConfig+0x1c4>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	091b      	lsrs	r3, r3, #4
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <HAL_RCC_ClockConfig+0x1c8>)
 80016dc:	5cd3      	ldrb	r3, [r2, r3]
 80016de:	fa21 f303 	lsr.w	r3, r1, r3
 80016e2:	4a09      	ldr	r2, [pc, #36]	; (8001708 <HAL_RCC_ClockConfig+0x1cc>)
 80016e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <HAL_RCC_ClockConfig+0x1d0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff f8da 	bl	80008a4 <HAL_InitTick>

  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40022000 	.word	0x40022000
 8001700:	40021000 	.word	0x40021000
 8001704:	08002acc 	.word	0x08002acc
 8001708:	20000000 	.word	0x20000000
 800170c:	20000004 	.word	0x20000004

08001710 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001710:	b490      	push	{r4, r7}
 8001712:	b08a      	sub	sp, #40	; 0x28
 8001714:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001716:	4b2a      	ldr	r3, [pc, #168]	; (80017c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001718:	1d3c      	adds	r4, r7, #4
 800171a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800171c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001720:	4b28      	ldr	r3, [pc, #160]	; (80017c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	2300      	movs	r3, #0
 800172c:	61bb      	str	r3, [r7, #24]
 800172e:	2300      	movs	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800173a:	4b23      	ldr	r3, [pc, #140]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b04      	cmp	r3, #4
 8001748:	d002      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x40>
 800174a:	2b08      	cmp	r3, #8
 800174c:	d003      	beq.n	8001756 <HAL_RCC_GetSysClockFreq+0x46>
 800174e:	e02d      	b.n	80017ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001752:	623b      	str	r3, [r7, #32]
      break;
 8001754:	e02d      	b.n	80017b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001762:	4413      	add	r3, r2
 8001764:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001768:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d013      	beq.n	800179c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	0c5b      	lsrs	r3, r3, #17
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001782:	4413      	add	r3, r2
 8001784:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001788:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	4a0f      	ldr	r2, [pc, #60]	; (80017cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800178e:	fb02 f203 	mul.w	r2, r2, r3
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	fbb2 f3f3 	udiv	r3, r2, r3
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
 800179a:	e004      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	4a0c      	ldr	r2, [pc, #48]	; (80017d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017a0:	fb02 f303 	mul.w	r3, r2, r3
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	623b      	str	r3, [r7, #32]
      break;
 80017aa:	e002      	b.n	80017b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80017ae:	623b      	str	r3, [r7, #32]
      break;
 80017b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017b2:	6a3b      	ldr	r3, [r7, #32]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3728      	adds	r7, #40	; 0x28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc90      	pop	{r4, r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	08002ab8 	.word	0x08002ab8
 80017c4:	08002ac8 	.word	0x08002ac8
 80017c8:	40021000 	.word	0x40021000
 80017cc:	007a1200 	.word	0x007a1200
 80017d0:	003d0900 	.word	0x003d0900

080017d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017d8:	4b02      	ldr	r3, [pc, #8]	; (80017e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80017da:	681b      	ldr	r3, [r3, #0]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr
 80017e4:	20000000 	.word	0x20000000

080017e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017ec:	f7ff fff2 	bl	80017d4 <HAL_RCC_GetHCLKFreq>
 80017f0:	4601      	mov	r1, r0
 80017f2:	4b05      	ldr	r3, [pc, #20]	; (8001808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	0a1b      	lsrs	r3, r3, #8
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	4a03      	ldr	r2, [pc, #12]	; (800180c <HAL_RCC_GetPCLK1Freq+0x24>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001804:	4618      	mov	r0, r3
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40021000 	.word	0x40021000
 800180c:	08002adc 	.word	0x08002adc

08001810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001814:	f7ff ffde 	bl	80017d4 <HAL_RCC_GetHCLKFreq>
 8001818:	4601      	mov	r1, r0
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	0adb      	lsrs	r3, r3, #11
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	4a03      	ldr	r2, [pc, #12]	; (8001834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001826:	5cd3      	ldrb	r3, [r2, r3]
 8001828:	fa21 f303 	lsr.w	r3, r1, r3
}
 800182c:	4618      	mov	r0, r3
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40021000 	.word	0x40021000
 8001834:	08002adc 	.word	0x08002adc

08001838 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <RCC_Delay+0x34>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <RCC_Delay+0x38>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	0a5b      	lsrs	r3, r3, #9
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001854:	bf00      	nop
  }
  while (Delay --);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1e5a      	subs	r2, r3, #1
 800185a:	60fa      	str	r2, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f9      	bne.n	8001854 <RCC_Delay+0x1c>
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000000 	.word	0x20000000
 8001870:	10624dd3 	.word	0x10624dd3

08001874 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e03f      	b.n	8001906 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d106      	bne.n	80018a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7fe fe62 	bl	8000564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2224      	movs	r2, #36	; 0x24
 80018a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80018b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 fba9 	bl	8002010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	691a      	ldr	r2, [r3, #16]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80018cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	695a      	ldr	r2, [r3, #20]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80018dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2220      	movs	r2, #32
 80018f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2220      	movs	r2, #32
 8001900:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b088      	sub	sp, #32
 8001912:	af02      	add	r7, sp, #8
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	4613      	mov	r3, r2
 800191c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800191e:	2300      	movs	r3, #0
 8001920:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b20      	cmp	r3, #32
 800192c:	f040 8083 	bne.w	8001a36 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d002      	beq.n	800193c <HAL_UART_Transmit+0x2e>
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e07b      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_UART_Transmit+0x40>
 800194a:	2302      	movs	r3, #2
 800194c:	e074      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2221      	movs	r2, #33	; 0x21
 8001960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001964:	f7fe ffe0 	bl	8000928 <HAL_GetTick>
 8001968:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	88fa      	ldrh	r2, [r7, #6]
 800196e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	88fa      	ldrh	r2, [r7, #6]
 8001974:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001976:	e042      	b.n	80019fe <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800197c:	b29b      	uxth	r3, r3
 800197e:	3b01      	subs	r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800198e:	d122      	bne.n	80019d6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	2200      	movs	r2, #0
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	f000 f9cf 	bl	8001d3e <UART_WaitOnFlagUntilTimeout>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e046      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d103      	bne.n	80019ce <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	3302      	adds	r3, #2
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	e017      	b.n	80019fe <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	3301      	adds	r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	e013      	b.n	80019fe <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2200      	movs	r2, #0
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f000 f9ac 	bl	8001d3e <UART_WaitOnFlagUntilTimeout>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e023      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	60ba      	str	r2, [r7, #8]
 80019f6:	781a      	ldrb	r2, [r3, #0]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1b7      	bne.n	8001978 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2140      	movs	r1, #64	; 0x40
 8001a12:	68f8      	ldr	r0, [r7, #12]
 8001a14:	f000 f993 	bl	8001d3e <UART_WaitOnFlagUntilTimeout>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e00a      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2220      	movs	r2, #32
 8001a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e000      	b.n	8001a38 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001a36:	2302      	movs	r3, #2
  }
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b20      	cmp	r3, #32
 8001a58:	d140      	bne.n	8001adc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d002      	beq.n	8001a66 <HAL_UART_Receive_IT+0x26>
 8001a60:	88fb      	ldrh	r3, [r7, #6]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e039      	b.n	8001ade <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d101      	bne.n	8001a78 <HAL_UART_Receive_IT+0x38>
 8001a74:	2302      	movs	r3, #2
 8001a76:	e032      	b.n	8001ade <HAL_UART_Receive_IT+0x9e>
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	88fa      	ldrh	r2, [r7, #6]
 8001a8a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	88fa      	ldrh	r2, [r7, #6]
 8001a90:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2200      	movs	r2, #0
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2222      	movs	r2, #34	; 0x22
 8001a9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ab6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0201 	orr.w	r2, r2, #1
 8001ac6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f042 0220 	orr.w	r2, r2, #32
 8001ad6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	e000      	b.n	8001ade <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001adc:	2302      	movs	r3, #2
  }
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10d      	bne.n	8001b3a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	f003 0320 	and.w	r3, r3, #32
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d008      	beq.n	8001b3a <HAL_UART_IRQHandler+0x52>
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	f003 0320 	and.w	r3, r3, #32
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f9eb 	bl	8001f0e <UART_Receive_IT>
      return;
 8001b38:	e0cc      	b.n	8001cd4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 80ab 	beq.w	8001c98 <HAL_UART_IRQHandler+0x1b0>
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d105      	bne.n	8001b58 <HAL_UART_IRQHandler+0x70>
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80a0 	beq.w	8001c98 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00a      	beq.n	8001b78 <HAL_UART_IRQHandler+0x90>
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b70:	f043 0201 	orr.w	r2, r3, #1
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00a      	beq.n	8001b98 <HAL_UART_IRQHandler+0xb0>
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d005      	beq.n	8001b98 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b90:	f043 0202 	orr.w	r2, r3, #2
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00a      	beq.n	8001bb8 <HAL_UART_IRQHandler+0xd0>
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d005      	beq.n	8001bb8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb0:	f043 0204 	orr.w	r2, r3, #4
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00a      	beq.n	8001bd8 <HAL_UART_IRQHandler+0xf0>
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd0:	f043 0208 	orr.w	r2, r3, #8
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d078      	beq.n	8001cd2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0320 	and.w	r3, r3, #32
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <HAL_UART_IRQHandler+0x112>
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f003 0320 	and.w	r3, r3, #32
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d002      	beq.n	8001bfa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f98a 	bl	8001f0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	bf14      	ite	ne
 8001c08:	2301      	movne	r3, #1
 8001c0a:	2300      	moveq	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <HAL_UART_IRQHandler+0x13a>
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d031      	beq.n	8001c86 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 f8d5 	bl	8001dd2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d023      	beq.n	8001c7e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	695a      	ldr	r2, [r3, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c44:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d013      	beq.n	8001c76 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c52:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <HAL_UART_IRQHandler+0x1f4>)
 8001c54:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe ff7c 	bl	8000b58 <HAL_DMA_Abort_IT>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d016      	beq.n	8001c94 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c70:	4610      	mov	r0, r2
 8001c72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c74:	e00e      	b.n	8001c94 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f83b 	bl	8001cf2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c7c:	e00a      	b.n	8001c94 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f837 	bl	8001cf2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c84:	e006      	b.n	8001c94 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f833 	bl	8001cf2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001c92:	e01e      	b.n	8001cd2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c94:	bf00      	nop
    return;
 8001c96:	e01c      	b.n	8001cd2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d008      	beq.n	8001cb4 <HAL_UART_IRQHandler+0x1cc>
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f8c1 	bl	8001e34 <UART_Transmit_IT>
    return;
 8001cb2:	e00f      	b.n	8001cd4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00a      	beq.n	8001cd4 <HAL_UART_IRQHandler+0x1ec>
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f908 	bl	8001ede <UART_EndTransmit_IT>
    return;
 8001cce:	bf00      	nop
 8001cd0:	e000      	b.n	8001cd4 <HAL_UART_IRQHandler+0x1ec>
    return;
 8001cd2:	bf00      	nop
  }
}
 8001cd4:	3720      	adds	r7, #32
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	08001e0d 	.word	0x08001e0d

08001ce0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	2300      	movs	r3, #0
 8001d12:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	4313      	orrs	r3, r2
 8001d32:	b2db      	uxtb	r3, r3
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b084      	sub	sp, #16
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	60f8      	str	r0, [r7, #12]
 8001d46:	60b9      	str	r1, [r7, #8]
 8001d48:	603b      	str	r3, [r7, #0]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d4e:	e02c      	b.n	8001daa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d56:	d028      	beq.n	8001daa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d007      	beq.n	8001d6e <UART_WaitOnFlagUntilTimeout+0x30>
 8001d5e:	f7fe fde3 	bl	8000928 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d21d      	bcs.n	8001daa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d7c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	695a      	ldr	r2, [r3, #20]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 0201 	bic.w	r2, r2, #1
 8001d8c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2220      	movs	r2, #32
 8001d92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2220      	movs	r2, #32
 8001d9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e00f      	b.n	8001dca <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	4013      	ands	r3, r2
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	bf0c      	ite	eq
 8001dba:	2301      	moveq	r3, #1
 8001dbc:	2300      	movne	r3, #0
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d0c3      	beq.n	8001d50 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001de8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	695a      	ldr	r2, [r3, #20]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f022 0201 	bic.w	r2, r2, #1
 8001df8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f7ff ff63 	bl	8001cf2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b21      	cmp	r3, #33	; 0x21
 8001e46:	d144      	bne.n	8001ed2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e50:	d11a      	bne.n	8001e88 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	881b      	ldrh	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e66:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d105      	bne.n	8001e7c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	1c9a      	adds	r2, r3, #2
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	621a      	str	r2, [r3, #32]
 8001e7a:	e00e      	b.n	8001e9a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	621a      	str	r2, [r3, #32]
 8001e86:	e008      	b.n	8001e9a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	1c59      	adds	r1, r3, #1
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6211      	str	r1, [r2, #32]
 8001e92:	781a      	ldrb	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10f      	bne.n	8001ece <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ebc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ecc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e000      	b.n	8001ed4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
  }
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bc80      	pop	{r7}
 8001edc:	4770      	bx	lr

08001ede <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68da      	ldr	r2, [r3, #12]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ef4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2220      	movs	r2, #32
 8001efa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff feee 	bl	8001ce0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b084      	sub	sp, #16
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b22      	cmp	r3, #34	; 0x22
 8001f20:	d171      	bne.n	8002006 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f2a:	d123      	bne.n	8001f74 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f30:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10e      	bne.n	8001f58 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f50:	1c9a      	adds	r2, r3, #2
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	629a      	str	r2, [r3, #40]	; 0x28
 8001f56:	e029      	b.n	8001fac <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
 8001f72:	e01b      	b.n	8001fac <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d10a      	bne.n	8001f92 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6858      	ldr	r0, [r3, #4]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	1c59      	adds	r1, r3, #1
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6291      	str	r1, [r2, #40]	; 0x28
 8001f8c:	b2c2      	uxtb	r2, r0
 8001f8e:	701a      	strb	r2, [r3, #0]
 8001f90:	e00c      	b.n	8001fac <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	1c58      	adds	r0, r3, #1
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	6288      	str	r0, [r1, #40]	; 0x28
 8001fa4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d120      	bne.n	8002002 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 0220 	bic.w	r2, r2, #32
 8001fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695a      	ldr	r2, [r3, #20]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0201 	bic.w	r2, r2, #1
 8001fee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7fe fbb3 	bl	8000764 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e002      	b.n	8002008 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002002:	2300      	movs	r3, #0
 8002004:	e000      	b.n	8002008 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002006:	2302      	movs	r3, #2
  }
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	430a      	orrs	r2, r1
 800202c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	4313      	orrs	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800204a:	f023 030c 	bic.w	r3, r3, #12
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	6812      	ldr	r2, [r2, #0]
 8002052:	68f9      	ldr	r1, [r7, #12]
 8002054:	430b      	orrs	r3, r1
 8002056:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699a      	ldr	r2, [r3, #24]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	430a      	orrs	r2, r1
 800206c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a52      	ldr	r2, [pc, #328]	; (80021bc <UART_SetConfig+0x1ac>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d14e      	bne.n	8002116 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002078:	f7ff fbca 	bl	8001810 <HAL_RCC_GetPCLK2Freq>
 800207c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	4613      	mov	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	009a      	lsls	r2, r3, #2
 8002088:	441a      	add	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	fbb2 f3f3 	udiv	r3, r2, r3
 8002094:	4a4a      	ldr	r2, [pc, #296]	; (80021c0 <UART_SetConfig+0x1b0>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	0119      	lsls	r1, r3, #4
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	4613      	mov	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	009a      	lsls	r2, r3, #2
 80020a8:	441a      	add	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020b4:	4b42      	ldr	r3, [pc, #264]	; (80021c0 <UART_SetConfig+0x1b0>)
 80020b6:	fba3 0302 	umull	r0, r3, r3, r2
 80020ba:	095b      	lsrs	r3, r3, #5
 80020bc:	2064      	movs	r0, #100	; 0x64
 80020be:	fb00 f303 	mul.w	r3, r0, r3
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	011b      	lsls	r3, r3, #4
 80020c6:	3332      	adds	r3, #50	; 0x32
 80020c8:	4a3d      	ldr	r2, [pc, #244]	; (80021c0 <UART_SetConfig+0x1b0>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	095b      	lsrs	r3, r3, #5
 80020d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020d4:	4419      	add	r1, r3
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	009a      	lsls	r2, r3, #2
 80020e0:	441a      	add	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80020ec:	4b34      	ldr	r3, [pc, #208]	; (80021c0 <UART_SetConfig+0x1b0>)
 80020ee:	fba3 0302 	umull	r0, r3, r3, r2
 80020f2:	095b      	lsrs	r3, r3, #5
 80020f4:	2064      	movs	r0, #100	; 0x64
 80020f6:	fb00 f303 	mul.w	r3, r0, r3
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	011b      	lsls	r3, r3, #4
 80020fe:	3332      	adds	r3, #50	; 0x32
 8002100:	4a2f      	ldr	r2, [pc, #188]	; (80021c0 <UART_SetConfig+0x1b0>)
 8002102:	fba2 2303 	umull	r2, r3, r2, r3
 8002106:	095b      	lsrs	r3, r3, #5
 8002108:	f003 020f 	and.w	r2, r3, #15
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	440a      	add	r2, r1
 8002112:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002114:	e04d      	b.n	80021b2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002116:	f7ff fb67 	bl	80017e8 <HAL_RCC_GetPCLK1Freq>
 800211a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	009a      	lsls	r2, r3, #2
 8002126:	441a      	add	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002132:	4a23      	ldr	r2, [pc, #140]	; (80021c0 <UART_SetConfig+0x1b0>)
 8002134:	fba2 2303 	umull	r2, r3, r2, r3
 8002138:	095b      	lsrs	r3, r3, #5
 800213a:	0119      	lsls	r1, r3, #4
 800213c:	68ba      	ldr	r2, [r7, #8]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	009a      	lsls	r2, r3, #2
 8002146:	441a      	add	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002152:	4b1b      	ldr	r3, [pc, #108]	; (80021c0 <UART_SetConfig+0x1b0>)
 8002154:	fba3 0302 	umull	r0, r3, r3, r2
 8002158:	095b      	lsrs	r3, r3, #5
 800215a:	2064      	movs	r0, #100	; 0x64
 800215c:	fb00 f303 	mul.w	r3, r0, r3
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	3332      	adds	r3, #50	; 0x32
 8002166:	4a16      	ldr	r2, [pc, #88]	; (80021c0 <UART_SetConfig+0x1b0>)
 8002168:	fba2 2303 	umull	r2, r3, r2, r3
 800216c:	095b      	lsrs	r3, r3, #5
 800216e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002172:	4419      	add	r1, r3
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	009a      	lsls	r2, r3, #2
 800217e:	441a      	add	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	fbb2 f2f3 	udiv	r2, r2, r3
 800218a:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <UART_SetConfig+0x1b0>)
 800218c:	fba3 0302 	umull	r0, r3, r3, r2
 8002190:	095b      	lsrs	r3, r3, #5
 8002192:	2064      	movs	r0, #100	; 0x64
 8002194:	fb00 f303 	mul.w	r3, r0, r3
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	3332      	adds	r3, #50	; 0x32
 800219e:	4a08      	ldr	r2, [pc, #32]	; (80021c0 <UART_SetConfig+0x1b0>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	f003 020f 	and.w	r2, r3, #15
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	440a      	add	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
}
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40013800 	.word	0x40013800
 80021c0:	51eb851f 	.word	0x51eb851f

080021c4 <calloc>:
 80021c4:	4b02      	ldr	r3, [pc, #8]	; (80021d0 <calloc+0xc>)
 80021c6:	460a      	mov	r2, r1
 80021c8:	4601      	mov	r1, r0
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	f000 b834 	b.w	8002238 <_calloc_r>
 80021d0:	2000000c 	.word	0x2000000c

080021d4 <__errno>:
 80021d4:	4b01      	ldr	r3, [pc, #4]	; (80021dc <__errno+0x8>)
 80021d6:	6818      	ldr	r0, [r3, #0]
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	2000000c 	.word	0x2000000c

080021e0 <__libc_init_array>:
 80021e0:	b570      	push	{r4, r5, r6, lr}
 80021e2:	2500      	movs	r5, #0
 80021e4:	4e0c      	ldr	r6, [pc, #48]	; (8002218 <__libc_init_array+0x38>)
 80021e6:	4c0d      	ldr	r4, [pc, #52]	; (800221c <__libc_init_array+0x3c>)
 80021e8:	1ba4      	subs	r4, r4, r6
 80021ea:	10a4      	asrs	r4, r4, #2
 80021ec:	42a5      	cmp	r5, r4
 80021ee:	d109      	bne.n	8002204 <__libc_init_array+0x24>
 80021f0:	f000 fc4a 	bl	8002a88 <_init>
 80021f4:	2500      	movs	r5, #0
 80021f6:	4e0a      	ldr	r6, [pc, #40]	; (8002220 <__libc_init_array+0x40>)
 80021f8:	4c0a      	ldr	r4, [pc, #40]	; (8002224 <__libc_init_array+0x44>)
 80021fa:	1ba4      	subs	r4, r4, r6
 80021fc:	10a4      	asrs	r4, r4, #2
 80021fe:	42a5      	cmp	r5, r4
 8002200:	d105      	bne.n	800220e <__libc_init_array+0x2e>
 8002202:	bd70      	pop	{r4, r5, r6, pc}
 8002204:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002208:	4798      	blx	r3
 800220a:	3501      	adds	r5, #1
 800220c:	e7ee      	b.n	80021ec <__libc_init_array+0xc>
 800220e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002212:	4798      	blx	r3
 8002214:	3501      	adds	r5, #1
 8002216:	e7f2      	b.n	80021fe <__libc_init_array+0x1e>
 8002218:	08002b18 	.word	0x08002b18
 800221c:	08002b18 	.word	0x08002b18
 8002220:	08002b18 	.word	0x08002b18
 8002224:	08002b1c 	.word	0x08002b1c

08002228 <memset>:
 8002228:	4603      	mov	r3, r0
 800222a:	4402      	add	r2, r0
 800222c:	4293      	cmp	r3, r2
 800222e:	d100      	bne.n	8002232 <memset+0xa>
 8002230:	4770      	bx	lr
 8002232:	f803 1b01 	strb.w	r1, [r3], #1
 8002236:	e7f9      	b.n	800222c <memset+0x4>

08002238 <_calloc_r>:
 8002238:	b538      	push	{r3, r4, r5, lr}
 800223a:	fb02 f401 	mul.w	r4, r2, r1
 800223e:	4621      	mov	r1, r4
 8002240:	f000 f808 	bl	8002254 <_malloc_r>
 8002244:	4605      	mov	r5, r0
 8002246:	b118      	cbz	r0, 8002250 <_calloc_r+0x18>
 8002248:	4622      	mov	r2, r4
 800224a:	2100      	movs	r1, #0
 800224c:	f7ff ffec 	bl	8002228 <memset>
 8002250:	4628      	mov	r0, r5
 8002252:	bd38      	pop	{r3, r4, r5, pc}

08002254 <_malloc_r>:
 8002254:	b570      	push	{r4, r5, r6, lr}
 8002256:	1ccd      	adds	r5, r1, #3
 8002258:	f025 0503 	bic.w	r5, r5, #3
 800225c:	3508      	adds	r5, #8
 800225e:	2d0c      	cmp	r5, #12
 8002260:	bf38      	it	cc
 8002262:	250c      	movcc	r5, #12
 8002264:	2d00      	cmp	r5, #0
 8002266:	4606      	mov	r6, r0
 8002268:	db01      	blt.n	800226e <_malloc_r+0x1a>
 800226a:	42a9      	cmp	r1, r5
 800226c:	d903      	bls.n	8002276 <_malloc_r+0x22>
 800226e:	230c      	movs	r3, #12
 8002270:	6033      	str	r3, [r6, #0]
 8002272:	2000      	movs	r0, #0
 8002274:	bd70      	pop	{r4, r5, r6, pc}
 8002276:	f000 f87f 	bl	8002378 <__malloc_lock>
 800227a:	4a21      	ldr	r2, [pc, #132]	; (8002300 <_malloc_r+0xac>)
 800227c:	6814      	ldr	r4, [r2, #0]
 800227e:	4621      	mov	r1, r4
 8002280:	b991      	cbnz	r1, 80022a8 <_malloc_r+0x54>
 8002282:	4c20      	ldr	r4, [pc, #128]	; (8002304 <_malloc_r+0xb0>)
 8002284:	6823      	ldr	r3, [r4, #0]
 8002286:	b91b      	cbnz	r3, 8002290 <_malloc_r+0x3c>
 8002288:	4630      	mov	r0, r6
 800228a:	f000 f83d 	bl	8002308 <_sbrk_r>
 800228e:	6020      	str	r0, [r4, #0]
 8002290:	4629      	mov	r1, r5
 8002292:	4630      	mov	r0, r6
 8002294:	f000 f838 	bl	8002308 <_sbrk_r>
 8002298:	1c43      	adds	r3, r0, #1
 800229a:	d124      	bne.n	80022e6 <_malloc_r+0x92>
 800229c:	230c      	movs	r3, #12
 800229e:	4630      	mov	r0, r6
 80022a0:	6033      	str	r3, [r6, #0]
 80022a2:	f000 f86a 	bl	800237a <__malloc_unlock>
 80022a6:	e7e4      	b.n	8002272 <_malloc_r+0x1e>
 80022a8:	680b      	ldr	r3, [r1, #0]
 80022aa:	1b5b      	subs	r3, r3, r5
 80022ac:	d418      	bmi.n	80022e0 <_malloc_r+0x8c>
 80022ae:	2b0b      	cmp	r3, #11
 80022b0:	d90f      	bls.n	80022d2 <_malloc_r+0x7e>
 80022b2:	600b      	str	r3, [r1, #0]
 80022b4:	18cc      	adds	r4, r1, r3
 80022b6:	50cd      	str	r5, [r1, r3]
 80022b8:	4630      	mov	r0, r6
 80022ba:	f000 f85e 	bl	800237a <__malloc_unlock>
 80022be:	f104 000b 	add.w	r0, r4, #11
 80022c2:	1d23      	adds	r3, r4, #4
 80022c4:	f020 0007 	bic.w	r0, r0, #7
 80022c8:	1ac3      	subs	r3, r0, r3
 80022ca:	d0d3      	beq.n	8002274 <_malloc_r+0x20>
 80022cc:	425a      	negs	r2, r3
 80022ce:	50e2      	str	r2, [r4, r3]
 80022d0:	e7d0      	b.n	8002274 <_malloc_r+0x20>
 80022d2:	684b      	ldr	r3, [r1, #4]
 80022d4:	428c      	cmp	r4, r1
 80022d6:	bf16      	itet	ne
 80022d8:	6063      	strne	r3, [r4, #4]
 80022da:	6013      	streq	r3, [r2, #0]
 80022dc:	460c      	movne	r4, r1
 80022de:	e7eb      	b.n	80022b8 <_malloc_r+0x64>
 80022e0:	460c      	mov	r4, r1
 80022e2:	6849      	ldr	r1, [r1, #4]
 80022e4:	e7cc      	b.n	8002280 <_malloc_r+0x2c>
 80022e6:	1cc4      	adds	r4, r0, #3
 80022e8:	f024 0403 	bic.w	r4, r4, #3
 80022ec:	42a0      	cmp	r0, r4
 80022ee:	d005      	beq.n	80022fc <_malloc_r+0xa8>
 80022f0:	1a21      	subs	r1, r4, r0
 80022f2:	4630      	mov	r0, r6
 80022f4:	f000 f808 	bl	8002308 <_sbrk_r>
 80022f8:	3001      	adds	r0, #1
 80022fa:	d0cf      	beq.n	800229c <_malloc_r+0x48>
 80022fc:	6025      	str	r5, [r4, #0]
 80022fe:	e7db      	b.n	80022b8 <_malloc_r+0x64>
 8002300:	20000090 	.word	0x20000090
 8002304:	20000094 	.word	0x20000094

08002308 <_sbrk_r>:
 8002308:	b538      	push	{r3, r4, r5, lr}
 800230a:	2300      	movs	r3, #0
 800230c:	4c05      	ldr	r4, [pc, #20]	; (8002324 <_sbrk_r+0x1c>)
 800230e:	4605      	mov	r5, r0
 8002310:	4608      	mov	r0, r1
 8002312:	6023      	str	r3, [r4, #0]
 8002314:	f7fe f89c 	bl	8000450 <_sbrk>
 8002318:	1c43      	adds	r3, r0, #1
 800231a:	d102      	bne.n	8002322 <_sbrk_r+0x1a>
 800231c:	6823      	ldr	r3, [r4, #0]
 800231e:	b103      	cbz	r3, 8002322 <_sbrk_r+0x1a>
 8002320:	602b      	str	r3, [r5, #0]
 8002322:	bd38      	pop	{r3, r4, r5, pc}
 8002324:	200000e4 	.word	0x200000e4

08002328 <strcpy>:
 8002328:	4603      	mov	r3, r0
 800232a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800232e:	f803 2b01 	strb.w	r2, [r3], #1
 8002332:	2a00      	cmp	r2, #0
 8002334:	d1f9      	bne.n	800232a <strcpy+0x2>
 8002336:	4770      	bx	lr

08002338 <_vsiprintf_r>:
 8002338:	b500      	push	{lr}
 800233a:	b09b      	sub	sp, #108	; 0x6c
 800233c:	9100      	str	r1, [sp, #0]
 800233e:	9104      	str	r1, [sp, #16]
 8002340:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002344:	9105      	str	r1, [sp, #20]
 8002346:	9102      	str	r1, [sp, #8]
 8002348:	4905      	ldr	r1, [pc, #20]	; (8002360 <_vsiprintf_r+0x28>)
 800234a:	9103      	str	r1, [sp, #12]
 800234c:	4669      	mov	r1, sp
 800234e:	f000 f86f 	bl	8002430 <_svfiprintf_r>
 8002352:	2200      	movs	r2, #0
 8002354:	9b00      	ldr	r3, [sp, #0]
 8002356:	701a      	strb	r2, [r3, #0]
 8002358:	b01b      	add	sp, #108	; 0x6c
 800235a:	f85d fb04 	ldr.w	pc, [sp], #4
 800235e:	bf00      	nop
 8002360:	ffff0208 	.word	0xffff0208

08002364 <vsiprintf>:
 8002364:	4613      	mov	r3, r2
 8002366:	460a      	mov	r2, r1
 8002368:	4601      	mov	r1, r0
 800236a:	4802      	ldr	r0, [pc, #8]	; (8002374 <vsiprintf+0x10>)
 800236c:	6800      	ldr	r0, [r0, #0]
 800236e:	f7ff bfe3 	b.w	8002338 <_vsiprintf_r>
 8002372:	bf00      	nop
 8002374:	2000000c 	.word	0x2000000c

08002378 <__malloc_lock>:
 8002378:	4770      	bx	lr

0800237a <__malloc_unlock>:
 800237a:	4770      	bx	lr

0800237c <__ssputs_r>:
 800237c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002380:	688e      	ldr	r6, [r1, #8]
 8002382:	4682      	mov	sl, r0
 8002384:	429e      	cmp	r6, r3
 8002386:	460c      	mov	r4, r1
 8002388:	4690      	mov	r8, r2
 800238a:	4699      	mov	r9, r3
 800238c:	d837      	bhi.n	80023fe <__ssputs_r+0x82>
 800238e:	898a      	ldrh	r2, [r1, #12]
 8002390:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002394:	d031      	beq.n	80023fa <__ssputs_r+0x7e>
 8002396:	2302      	movs	r3, #2
 8002398:	6825      	ldr	r5, [r4, #0]
 800239a:	6909      	ldr	r1, [r1, #16]
 800239c:	1a6f      	subs	r7, r5, r1
 800239e:	6965      	ldr	r5, [r4, #20]
 80023a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80023a8:	f109 0301 	add.w	r3, r9, #1
 80023ac:	443b      	add	r3, r7
 80023ae:	429d      	cmp	r5, r3
 80023b0:	bf38      	it	cc
 80023b2:	461d      	movcc	r5, r3
 80023b4:	0553      	lsls	r3, r2, #21
 80023b6:	d530      	bpl.n	800241a <__ssputs_r+0x9e>
 80023b8:	4629      	mov	r1, r5
 80023ba:	f7ff ff4b 	bl	8002254 <_malloc_r>
 80023be:	4606      	mov	r6, r0
 80023c0:	b950      	cbnz	r0, 80023d8 <__ssputs_r+0x5c>
 80023c2:	230c      	movs	r3, #12
 80023c4:	f04f 30ff 	mov.w	r0, #4294967295
 80023c8:	f8ca 3000 	str.w	r3, [sl]
 80023cc:	89a3      	ldrh	r3, [r4, #12]
 80023ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023d2:	81a3      	strh	r3, [r4, #12]
 80023d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023d8:	463a      	mov	r2, r7
 80023da:	6921      	ldr	r1, [r4, #16]
 80023dc:	f000 fab6 	bl	800294c <memcpy>
 80023e0:	89a3      	ldrh	r3, [r4, #12]
 80023e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80023e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ea:	81a3      	strh	r3, [r4, #12]
 80023ec:	6126      	str	r6, [r4, #16]
 80023ee:	443e      	add	r6, r7
 80023f0:	6026      	str	r6, [r4, #0]
 80023f2:	464e      	mov	r6, r9
 80023f4:	6165      	str	r5, [r4, #20]
 80023f6:	1bed      	subs	r5, r5, r7
 80023f8:	60a5      	str	r5, [r4, #8]
 80023fa:	454e      	cmp	r6, r9
 80023fc:	d900      	bls.n	8002400 <__ssputs_r+0x84>
 80023fe:	464e      	mov	r6, r9
 8002400:	4632      	mov	r2, r6
 8002402:	4641      	mov	r1, r8
 8002404:	6820      	ldr	r0, [r4, #0]
 8002406:	f000 faac 	bl	8002962 <memmove>
 800240a:	68a3      	ldr	r3, [r4, #8]
 800240c:	2000      	movs	r0, #0
 800240e:	1b9b      	subs	r3, r3, r6
 8002410:	60a3      	str	r3, [r4, #8]
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	441e      	add	r6, r3
 8002416:	6026      	str	r6, [r4, #0]
 8002418:	e7dc      	b.n	80023d4 <__ssputs_r+0x58>
 800241a:	462a      	mov	r2, r5
 800241c:	f000 fb06 	bl	8002a2c <_realloc_r>
 8002420:	4606      	mov	r6, r0
 8002422:	2800      	cmp	r0, #0
 8002424:	d1e2      	bne.n	80023ec <__ssputs_r+0x70>
 8002426:	6921      	ldr	r1, [r4, #16]
 8002428:	4650      	mov	r0, sl
 800242a:	f000 fab3 	bl	8002994 <_free_r>
 800242e:	e7c8      	b.n	80023c2 <__ssputs_r+0x46>

08002430 <_svfiprintf_r>:
 8002430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002434:	461d      	mov	r5, r3
 8002436:	898b      	ldrh	r3, [r1, #12]
 8002438:	b09d      	sub	sp, #116	; 0x74
 800243a:	061f      	lsls	r7, r3, #24
 800243c:	4680      	mov	r8, r0
 800243e:	460c      	mov	r4, r1
 8002440:	4616      	mov	r6, r2
 8002442:	d50f      	bpl.n	8002464 <_svfiprintf_r+0x34>
 8002444:	690b      	ldr	r3, [r1, #16]
 8002446:	b96b      	cbnz	r3, 8002464 <_svfiprintf_r+0x34>
 8002448:	2140      	movs	r1, #64	; 0x40
 800244a:	f7ff ff03 	bl	8002254 <_malloc_r>
 800244e:	6020      	str	r0, [r4, #0]
 8002450:	6120      	str	r0, [r4, #16]
 8002452:	b928      	cbnz	r0, 8002460 <_svfiprintf_r+0x30>
 8002454:	230c      	movs	r3, #12
 8002456:	f8c8 3000 	str.w	r3, [r8]
 800245a:	f04f 30ff 	mov.w	r0, #4294967295
 800245e:	e0c8      	b.n	80025f2 <_svfiprintf_r+0x1c2>
 8002460:	2340      	movs	r3, #64	; 0x40
 8002462:	6163      	str	r3, [r4, #20]
 8002464:	2300      	movs	r3, #0
 8002466:	9309      	str	r3, [sp, #36]	; 0x24
 8002468:	2320      	movs	r3, #32
 800246a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800246e:	2330      	movs	r3, #48	; 0x30
 8002470:	f04f 0b01 	mov.w	fp, #1
 8002474:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002478:	9503      	str	r5, [sp, #12]
 800247a:	4637      	mov	r7, r6
 800247c:	463d      	mov	r5, r7
 800247e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002482:	b10b      	cbz	r3, 8002488 <_svfiprintf_r+0x58>
 8002484:	2b25      	cmp	r3, #37	; 0x25
 8002486:	d13e      	bne.n	8002506 <_svfiprintf_r+0xd6>
 8002488:	ebb7 0a06 	subs.w	sl, r7, r6
 800248c:	d00b      	beq.n	80024a6 <_svfiprintf_r+0x76>
 800248e:	4653      	mov	r3, sl
 8002490:	4632      	mov	r2, r6
 8002492:	4621      	mov	r1, r4
 8002494:	4640      	mov	r0, r8
 8002496:	f7ff ff71 	bl	800237c <__ssputs_r>
 800249a:	3001      	adds	r0, #1
 800249c:	f000 80a4 	beq.w	80025e8 <_svfiprintf_r+0x1b8>
 80024a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024a2:	4453      	add	r3, sl
 80024a4:	9309      	str	r3, [sp, #36]	; 0x24
 80024a6:	783b      	ldrb	r3, [r7, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 809d 	beq.w	80025e8 <_svfiprintf_r+0x1b8>
 80024ae:	2300      	movs	r3, #0
 80024b0:	f04f 32ff 	mov.w	r2, #4294967295
 80024b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024b8:	9304      	str	r3, [sp, #16]
 80024ba:	9307      	str	r3, [sp, #28]
 80024bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80024c0:	931a      	str	r3, [sp, #104]	; 0x68
 80024c2:	462f      	mov	r7, r5
 80024c4:	2205      	movs	r2, #5
 80024c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80024ca:	4850      	ldr	r0, [pc, #320]	; (800260c <_svfiprintf_r+0x1dc>)
 80024cc:	f000 fa30 	bl	8002930 <memchr>
 80024d0:	9b04      	ldr	r3, [sp, #16]
 80024d2:	b9d0      	cbnz	r0, 800250a <_svfiprintf_r+0xda>
 80024d4:	06d9      	lsls	r1, r3, #27
 80024d6:	bf44      	itt	mi
 80024d8:	2220      	movmi	r2, #32
 80024da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80024de:	071a      	lsls	r2, r3, #28
 80024e0:	bf44      	itt	mi
 80024e2:	222b      	movmi	r2, #43	; 0x2b
 80024e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80024e8:	782a      	ldrb	r2, [r5, #0]
 80024ea:	2a2a      	cmp	r2, #42	; 0x2a
 80024ec:	d015      	beq.n	800251a <_svfiprintf_r+0xea>
 80024ee:	462f      	mov	r7, r5
 80024f0:	2000      	movs	r0, #0
 80024f2:	250a      	movs	r5, #10
 80024f4:	9a07      	ldr	r2, [sp, #28]
 80024f6:	4639      	mov	r1, r7
 80024f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80024fc:	3b30      	subs	r3, #48	; 0x30
 80024fe:	2b09      	cmp	r3, #9
 8002500:	d94d      	bls.n	800259e <_svfiprintf_r+0x16e>
 8002502:	b1b8      	cbz	r0, 8002534 <_svfiprintf_r+0x104>
 8002504:	e00f      	b.n	8002526 <_svfiprintf_r+0xf6>
 8002506:	462f      	mov	r7, r5
 8002508:	e7b8      	b.n	800247c <_svfiprintf_r+0x4c>
 800250a:	4a40      	ldr	r2, [pc, #256]	; (800260c <_svfiprintf_r+0x1dc>)
 800250c:	463d      	mov	r5, r7
 800250e:	1a80      	subs	r0, r0, r2
 8002510:	fa0b f000 	lsl.w	r0, fp, r0
 8002514:	4318      	orrs	r0, r3
 8002516:	9004      	str	r0, [sp, #16]
 8002518:	e7d3      	b.n	80024c2 <_svfiprintf_r+0x92>
 800251a:	9a03      	ldr	r2, [sp, #12]
 800251c:	1d11      	adds	r1, r2, #4
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	9103      	str	r1, [sp, #12]
 8002522:	2a00      	cmp	r2, #0
 8002524:	db01      	blt.n	800252a <_svfiprintf_r+0xfa>
 8002526:	9207      	str	r2, [sp, #28]
 8002528:	e004      	b.n	8002534 <_svfiprintf_r+0x104>
 800252a:	4252      	negs	r2, r2
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	9207      	str	r2, [sp, #28]
 8002532:	9304      	str	r3, [sp, #16]
 8002534:	783b      	ldrb	r3, [r7, #0]
 8002536:	2b2e      	cmp	r3, #46	; 0x2e
 8002538:	d10c      	bne.n	8002554 <_svfiprintf_r+0x124>
 800253a:	787b      	ldrb	r3, [r7, #1]
 800253c:	2b2a      	cmp	r3, #42	; 0x2a
 800253e:	d133      	bne.n	80025a8 <_svfiprintf_r+0x178>
 8002540:	9b03      	ldr	r3, [sp, #12]
 8002542:	3702      	adds	r7, #2
 8002544:	1d1a      	adds	r2, r3, #4
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	9203      	str	r2, [sp, #12]
 800254a:	2b00      	cmp	r3, #0
 800254c:	bfb8      	it	lt
 800254e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002552:	9305      	str	r3, [sp, #20]
 8002554:	4d2e      	ldr	r5, [pc, #184]	; (8002610 <_svfiprintf_r+0x1e0>)
 8002556:	2203      	movs	r2, #3
 8002558:	7839      	ldrb	r1, [r7, #0]
 800255a:	4628      	mov	r0, r5
 800255c:	f000 f9e8 	bl	8002930 <memchr>
 8002560:	b138      	cbz	r0, 8002572 <_svfiprintf_r+0x142>
 8002562:	2340      	movs	r3, #64	; 0x40
 8002564:	1b40      	subs	r0, r0, r5
 8002566:	fa03 f000 	lsl.w	r0, r3, r0
 800256a:	9b04      	ldr	r3, [sp, #16]
 800256c:	3701      	adds	r7, #1
 800256e:	4303      	orrs	r3, r0
 8002570:	9304      	str	r3, [sp, #16]
 8002572:	7839      	ldrb	r1, [r7, #0]
 8002574:	2206      	movs	r2, #6
 8002576:	4827      	ldr	r0, [pc, #156]	; (8002614 <_svfiprintf_r+0x1e4>)
 8002578:	1c7e      	adds	r6, r7, #1
 800257a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800257e:	f000 f9d7 	bl	8002930 <memchr>
 8002582:	2800      	cmp	r0, #0
 8002584:	d038      	beq.n	80025f8 <_svfiprintf_r+0x1c8>
 8002586:	4b24      	ldr	r3, [pc, #144]	; (8002618 <_svfiprintf_r+0x1e8>)
 8002588:	bb13      	cbnz	r3, 80025d0 <_svfiprintf_r+0x1a0>
 800258a:	9b03      	ldr	r3, [sp, #12]
 800258c:	3307      	adds	r3, #7
 800258e:	f023 0307 	bic.w	r3, r3, #7
 8002592:	3308      	adds	r3, #8
 8002594:	9303      	str	r3, [sp, #12]
 8002596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002598:	444b      	add	r3, r9
 800259a:	9309      	str	r3, [sp, #36]	; 0x24
 800259c:	e76d      	b.n	800247a <_svfiprintf_r+0x4a>
 800259e:	fb05 3202 	mla	r2, r5, r2, r3
 80025a2:	2001      	movs	r0, #1
 80025a4:	460f      	mov	r7, r1
 80025a6:	e7a6      	b.n	80024f6 <_svfiprintf_r+0xc6>
 80025a8:	2300      	movs	r3, #0
 80025aa:	250a      	movs	r5, #10
 80025ac:	4619      	mov	r1, r3
 80025ae:	3701      	adds	r7, #1
 80025b0:	9305      	str	r3, [sp, #20]
 80025b2:	4638      	mov	r0, r7
 80025b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025b8:	3a30      	subs	r2, #48	; 0x30
 80025ba:	2a09      	cmp	r2, #9
 80025bc:	d903      	bls.n	80025c6 <_svfiprintf_r+0x196>
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0c8      	beq.n	8002554 <_svfiprintf_r+0x124>
 80025c2:	9105      	str	r1, [sp, #20]
 80025c4:	e7c6      	b.n	8002554 <_svfiprintf_r+0x124>
 80025c6:	fb05 2101 	mla	r1, r5, r1, r2
 80025ca:	2301      	movs	r3, #1
 80025cc:	4607      	mov	r7, r0
 80025ce:	e7f0      	b.n	80025b2 <_svfiprintf_r+0x182>
 80025d0:	ab03      	add	r3, sp, #12
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	4622      	mov	r2, r4
 80025d6:	4b11      	ldr	r3, [pc, #68]	; (800261c <_svfiprintf_r+0x1ec>)
 80025d8:	a904      	add	r1, sp, #16
 80025da:	4640      	mov	r0, r8
 80025dc:	f3af 8000 	nop.w
 80025e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80025e4:	4681      	mov	r9, r0
 80025e6:	d1d6      	bne.n	8002596 <_svfiprintf_r+0x166>
 80025e8:	89a3      	ldrh	r3, [r4, #12]
 80025ea:	065b      	lsls	r3, r3, #25
 80025ec:	f53f af35 	bmi.w	800245a <_svfiprintf_r+0x2a>
 80025f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80025f2:	b01d      	add	sp, #116	; 0x74
 80025f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025f8:	ab03      	add	r3, sp, #12
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	4622      	mov	r2, r4
 80025fe:	4b07      	ldr	r3, [pc, #28]	; (800261c <_svfiprintf_r+0x1ec>)
 8002600:	a904      	add	r1, sp, #16
 8002602:	4640      	mov	r0, r8
 8002604:	f000 f882 	bl	800270c <_printf_i>
 8002608:	e7ea      	b.n	80025e0 <_svfiprintf_r+0x1b0>
 800260a:	bf00      	nop
 800260c:	08002ae4 	.word	0x08002ae4
 8002610:	08002aea 	.word	0x08002aea
 8002614:	08002aee 	.word	0x08002aee
 8002618:	00000000 	.word	0x00000000
 800261c:	0800237d 	.word	0x0800237d

08002620 <_printf_common>:
 8002620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002624:	4691      	mov	r9, r2
 8002626:	461f      	mov	r7, r3
 8002628:	688a      	ldr	r2, [r1, #8]
 800262a:	690b      	ldr	r3, [r1, #16]
 800262c:	4606      	mov	r6, r0
 800262e:	4293      	cmp	r3, r2
 8002630:	bfb8      	it	lt
 8002632:	4613      	movlt	r3, r2
 8002634:	f8c9 3000 	str.w	r3, [r9]
 8002638:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800263c:	460c      	mov	r4, r1
 800263e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002642:	b112      	cbz	r2, 800264a <_printf_common+0x2a>
 8002644:	3301      	adds	r3, #1
 8002646:	f8c9 3000 	str.w	r3, [r9]
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	0699      	lsls	r1, r3, #26
 800264e:	bf42      	ittt	mi
 8002650:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002654:	3302      	addmi	r3, #2
 8002656:	f8c9 3000 	strmi.w	r3, [r9]
 800265a:	6825      	ldr	r5, [r4, #0]
 800265c:	f015 0506 	ands.w	r5, r5, #6
 8002660:	d107      	bne.n	8002672 <_printf_common+0x52>
 8002662:	f104 0a19 	add.w	sl, r4, #25
 8002666:	68e3      	ldr	r3, [r4, #12]
 8002668:	f8d9 2000 	ldr.w	r2, [r9]
 800266c:	1a9b      	subs	r3, r3, r2
 800266e:	42ab      	cmp	r3, r5
 8002670:	dc29      	bgt.n	80026c6 <_printf_common+0xa6>
 8002672:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002676:	6822      	ldr	r2, [r4, #0]
 8002678:	3300      	adds	r3, #0
 800267a:	bf18      	it	ne
 800267c:	2301      	movne	r3, #1
 800267e:	0692      	lsls	r2, r2, #26
 8002680:	d42e      	bmi.n	80026e0 <_printf_common+0xc0>
 8002682:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002686:	4639      	mov	r1, r7
 8002688:	4630      	mov	r0, r6
 800268a:	47c0      	blx	r8
 800268c:	3001      	adds	r0, #1
 800268e:	d021      	beq.n	80026d4 <_printf_common+0xb4>
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	68e5      	ldr	r5, [r4, #12]
 8002694:	f003 0306 	and.w	r3, r3, #6
 8002698:	2b04      	cmp	r3, #4
 800269a:	bf18      	it	ne
 800269c:	2500      	movne	r5, #0
 800269e:	f8d9 2000 	ldr.w	r2, [r9]
 80026a2:	f04f 0900 	mov.w	r9, #0
 80026a6:	bf08      	it	eq
 80026a8:	1aad      	subeq	r5, r5, r2
 80026aa:	68a3      	ldr	r3, [r4, #8]
 80026ac:	6922      	ldr	r2, [r4, #16]
 80026ae:	bf08      	it	eq
 80026b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026b4:	4293      	cmp	r3, r2
 80026b6:	bfc4      	itt	gt
 80026b8:	1a9b      	subgt	r3, r3, r2
 80026ba:	18ed      	addgt	r5, r5, r3
 80026bc:	341a      	adds	r4, #26
 80026be:	454d      	cmp	r5, r9
 80026c0:	d11a      	bne.n	80026f8 <_printf_common+0xd8>
 80026c2:	2000      	movs	r0, #0
 80026c4:	e008      	b.n	80026d8 <_printf_common+0xb8>
 80026c6:	2301      	movs	r3, #1
 80026c8:	4652      	mov	r2, sl
 80026ca:	4639      	mov	r1, r7
 80026cc:	4630      	mov	r0, r6
 80026ce:	47c0      	blx	r8
 80026d0:	3001      	adds	r0, #1
 80026d2:	d103      	bne.n	80026dc <_printf_common+0xbc>
 80026d4:	f04f 30ff 	mov.w	r0, #4294967295
 80026d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026dc:	3501      	adds	r5, #1
 80026de:	e7c2      	b.n	8002666 <_printf_common+0x46>
 80026e0:	2030      	movs	r0, #48	; 0x30
 80026e2:	18e1      	adds	r1, r4, r3
 80026e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80026ee:	4422      	add	r2, r4
 80026f0:	3302      	adds	r3, #2
 80026f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80026f6:	e7c4      	b.n	8002682 <_printf_common+0x62>
 80026f8:	2301      	movs	r3, #1
 80026fa:	4622      	mov	r2, r4
 80026fc:	4639      	mov	r1, r7
 80026fe:	4630      	mov	r0, r6
 8002700:	47c0      	blx	r8
 8002702:	3001      	adds	r0, #1
 8002704:	d0e6      	beq.n	80026d4 <_printf_common+0xb4>
 8002706:	f109 0901 	add.w	r9, r9, #1
 800270a:	e7d8      	b.n	80026be <_printf_common+0x9e>

0800270c <_printf_i>:
 800270c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002710:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002714:	460c      	mov	r4, r1
 8002716:	7e09      	ldrb	r1, [r1, #24]
 8002718:	b085      	sub	sp, #20
 800271a:	296e      	cmp	r1, #110	; 0x6e
 800271c:	4617      	mov	r7, r2
 800271e:	4606      	mov	r6, r0
 8002720:	4698      	mov	r8, r3
 8002722:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002724:	f000 80b3 	beq.w	800288e <_printf_i+0x182>
 8002728:	d822      	bhi.n	8002770 <_printf_i+0x64>
 800272a:	2963      	cmp	r1, #99	; 0x63
 800272c:	d036      	beq.n	800279c <_printf_i+0x90>
 800272e:	d80a      	bhi.n	8002746 <_printf_i+0x3a>
 8002730:	2900      	cmp	r1, #0
 8002732:	f000 80b9 	beq.w	80028a8 <_printf_i+0x19c>
 8002736:	2958      	cmp	r1, #88	; 0x58
 8002738:	f000 8083 	beq.w	8002842 <_printf_i+0x136>
 800273c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002740:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002744:	e032      	b.n	80027ac <_printf_i+0xa0>
 8002746:	2964      	cmp	r1, #100	; 0x64
 8002748:	d001      	beq.n	800274e <_printf_i+0x42>
 800274a:	2969      	cmp	r1, #105	; 0x69
 800274c:	d1f6      	bne.n	800273c <_printf_i+0x30>
 800274e:	6820      	ldr	r0, [r4, #0]
 8002750:	6813      	ldr	r3, [r2, #0]
 8002752:	0605      	lsls	r5, r0, #24
 8002754:	f103 0104 	add.w	r1, r3, #4
 8002758:	d52a      	bpl.n	80027b0 <_printf_i+0xa4>
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6011      	str	r1, [r2, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	da03      	bge.n	800276a <_printf_i+0x5e>
 8002762:	222d      	movs	r2, #45	; 0x2d
 8002764:	425b      	negs	r3, r3
 8002766:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800276a:	486f      	ldr	r0, [pc, #444]	; (8002928 <_printf_i+0x21c>)
 800276c:	220a      	movs	r2, #10
 800276e:	e039      	b.n	80027e4 <_printf_i+0xd8>
 8002770:	2973      	cmp	r1, #115	; 0x73
 8002772:	f000 809d 	beq.w	80028b0 <_printf_i+0x1a4>
 8002776:	d808      	bhi.n	800278a <_printf_i+0x7e>
 8002778:	296f      	cmp	r1, #111	; 0x6f
 800277a:	d020      	beq.n	80027be <_printf_i+0xb2>
 800277c:	2970      	cmp	r1, #112	; 0x70
 800277e:	d1dd      	bne.n	800273c <_printf_i+0x30>
 8002780:	6823      	ldr	r3, [r4, #0]
 8002782:	f043 0320 	orr.w	r3, r3, #32
 8002786:	6023      	str	r3, [r4, #0]
 8002788:	e003      	b.n	8002792 <_printf_i+0x86>
 800278a:	2975      	cmp	r1, #117	; 0x75
 800278c:	d017      	beq.n	80027be <_printf_i+0xb2>
 800278e:	2978      	cmp	r1, #120	; 0x78
 8002790:	d1d4      	bne.n	800273c <_printf_i+0x30>
 8002792:	2378      	movs	r3, #120	; 0x78
 8002794:	4865      	ldr	r0, [pc, #404]	; (800292c <_printf_i+0x220>)
 8002796:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800279a:	e055      	b.n	8002848 <_printf_i+0x13c>
 800279c:	6813      	ldr	r3, [r2, #0]
 800279e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027a2:	1d19      	adds	r1, r3, #4
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6011      	str	r1, [r2, #0]
 80027a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027ac:	2301      	movs	r3, #1
 80027ae:	e08c      	b.n	80028ca <_printf_i+0x1be>
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80027b6:	6011      	str	r1, [r2, #0]
 80027b8:	bf18      	it	ne
 80027ba:	b21b      	sxthne	r3, r3
 80027bc:	e7cf      	b.n	800275e <_printf_i+0x52>
 80027be:	6813      	ldr	r3, [r2, #0]
 80027c0:	6825      	ldr	r5, [r4, #0]
 80027c2:	1d18      	adds	r0, r3, #4
 80027c4:	6010      	str	r0, [r2, #0]
 80027c6:	0628      	lsls	r0, r5, #24
 80027c8:	d501      	bpl.n	80027ce <_printf_i+0xc2>
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	e002      	b.n	80027d4 <_printf_i+0xc8>
 80027ce:	0668      	lsls	r0, r5, #25
 80027d0:	d5fb      	bpl.n	80027ca <_printf_i+0xbe>
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	296f      	cmp	r1, #111	; 0x6f
 80027d6:	bf14      	ite	ne
 80027d8:	220a      	movne	r2, #10
 80027da:	2208      	moveq	r2, #8
 80027dc:	4852      	ldr	r0, [pc, #328]	; (8002928 <_printf_i+0x21c>)
 80027de:	2100      	movs	r1, #0
 80027e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80027e4:	6865      	ldr	r5, [r4, #4]
 80027e6:	2d00      	cmp	r5, #0
 80027e8:	60a5      	str	r5, [r4, #8]
 80027ea:	f2c0 8095 	blt.w	8002918 <_printf_i+0x20c>
 80027ee:	6821      	ldr	r1, [r4, #0]
 80027f0:	f021 0104 	bic.w	r1, r1, #4
 80027f4:	6021      	str	r1, [r4, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d13d      	bne.n	8002876 <_printf_i+0x16a>
 80027fa:	2d00      	cmp	r5, #0
 80027fc:	f040 808e 	bne.w	800291c <_printf_i+0x210>
 8002800:	4665      	mov	r5, ip
 8002802:	2a08      	cmp	r2, #8
 8002804:	d10b      	bne.n	800281e <_printf_i+0x112>
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	07db      	lsls	r3, r3, #31
 800280a:	d508      	bpl.n	800281e <_printf_i+0x112>
 800280c:	6923      	ldr	r3, [r4, #16]
 800280e:	6862      	ldr	r2, [r4, #4]
 8002810:	429a      	cmp	r2, r3
 8002812:	bfde      	ittt	le
 8002814:	2330      	movle	r3, #48	; 0x30
 8002816:	f805 3c01 	strble.w	r3, [r5, #-1]
 800281a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800281e:	ebac 0305 	sub.w	r3, ip, r5
 8002822:	6123      	str	r3, [r4, #16]
 8002824:	f8cd 8000 	str.w	r8, [sp]
 8002828:	463b      	mov	r3, r7
 800282a:	aa03      	add	r2, sp, #12
 800282c:	4621      	mov	r1, r4
 800282e:	4630      	mov	r0, r6
 8002830:	f7ff fef6 	bl	8002620 <_printf_common>
 8002834:	3001      	adds	r0, #1
 8002836:	d14d      	bne.n	80028d4 <_printf_i+0x1c8>
 8002838:	f04f 30ff 	mov.w	r0, #4294967295
 800283c:	b005      	add	sp, #20
 800283e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002842:	4839      	ldr	r0, [pc, #228]	; (8002928 <_printf_i+0x21c>)
 8002844:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002848:	6813      	ldr	r3, [r2, #0]
 800284a:	6821      	ldr	r1, [r4, #0]
 800284c:	1d1d      	adds	r5, r3, #4
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6015      	str	r5, [r2, #0]
 8002852:	060a      	lsls	r2, r1, #24
 8002854:	d50b      	bpl.n	800286e <_printf_i+0x162>
 8002856:	07ca      	lsls	r2, r1, #31
 8002858:	bf44      	itt	mi
 800285a:	f041 0120 	orrmi.w	r1, r1, #32
 800285e:	6021      	strmi	r1, [r4, #0]
 8002860:	b91b      	cbnz	r3, 800286a <_printf_i+0x15e>
 8002862:	6822      	ldr	r2, [r4, #0]
 8002864:	f022 0220 	bic.w	r2, r2, #32
 8002868:	6022      	str	r2, [r4, #0]
 800286a:	2210      	movs	r2, #16
 800286c:	e7b7      	b.n	80027de <_printf_i+0xd2>
 800286e:	064d      	lsls	r5, r1, #25
 8002870:	bf48      	it	mi
 8002872:	b29b      	uxthmi	r3, r3
 8002874:	e7ef      	b.n	8002856 <_printf_i+0x14a>
 8002876:	4665      	mov	r5, ip
 8002878:	fbb3 f1f2 	udiv	r1, r3, r2
 800287c:	fb02 3311 	mls	r3, r2, r1, r3
 8002880:	5cc3      	ldrb	r3, [r0, r3]
 8002882:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002886:	460b      	mov	r3, r1
 8002888:	2900      	cmp	r1, #0
 800288a:	d1f5      	bne.n	8002878 <_printf_i+0x16c>
 800288c:	e7b9      	b.n	8002802 <_printf_i+0xf6>
 800288e:	6813      	ldr	r3, [r2, #0]
 8002890:	6825      	ldr	r5, [r4, #0]
 8002892:	1d18      	adds	r0, r3, #4
 8002894:	6961      	ldr	r1, [r4, #20]
 8002896:	6010      	str	r0, [r2, #0]
 8002898:	0628      	lsls	r0, r5, #24
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	d501      	bpl.n	80028a2 <_printf_i+0x196>
 800289e:	6019      	str	r1, [r3, #0]
 80028a0:	e002      	b.n	80028a8 <_printf_i+0x19c>
 80028a2:	066a      	lsls	r2, r5, #25
 80028a4:	d5fb      	bpl.n	800289e <_printf_i+0x192>
 80028a6:	8019      	strh	r1, [r3, #0]
 80028a8:	2300      	movs	r3, #0
 80028aa:	4665      	mov	r5, ip
 80028ac:	6123      	str	r3, [r4, #16]
 80028ae:	e7b9      	b.n	8002824 <_printf_i+0x118>
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	1d19      	adds	r1, r3, #4
 80028b4:	6011      	str	r1, [r2, #0]
 80028b6:	681d      	ldr	r5, [r3, #0]
 80028b8:	6862      	ldr	r2, [r4, #4]
 80028ba:	2100      	movs	r1, #0
 80028bc:	4628      	mov	r0, r5
 80028be:	f000 f837 	bl	8002930 <memchr>
 80028c2:	b108      	cbz	r0, 80028c8 <_printf_i+0x1bc>
 80028c4:	1b40      	subs	r0, r0, r5
 80028c6:	6060      	str	r0, [r4, #4]
 80028c8:	6863      	ldr	r3, [r4, #4]
 80028ca:	6123      	str	r3, [r4, #16]
 80028cc:	2300      	movs	r3, #0
 80028ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028d2:	e7a7      	b.n	8002824 <_printf_i+0x118>
 80028d4:	6923      	ldr	r3, [r4, #16]
 80028d6:	462a      	mov	r2, r5
 80028d8:	4639      	mov	r1, r7
 80028da:	4630      	mov	r0, r6
 80028dc:	47c0      	blx	r8
 80028de:	3001      	adds	r0, #1
 80028e0:	d0aa      	beq.n	8002838 <_printf_i+0x12c>
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	079b      	lsls	r3, r3, #30
 80028e6:	d413      	bmi.n	8002910 <_printf_i+0x204>
 80028e8:	68e0      	ldr	r0, [r4, #12]
 80028ea:	9b03      	ldr	r3, [sp, #12]
 80028ec:	4298      	cmp	r0, r3
 80028ee:	bfb8      	it	lt
 80028f0:	4618      	movlt	r0, r3
 80028f2:	e7a3      	b.n	800283c <_printf_i+0x130>
 80028f4:	2301      	movs	r3, #1
 80028f6:	464a      	mov	r2, r9
 80028f8:	4639      	mov	r1, r7
 80028fa:	4630      	mov	r0, r6
 80028fc:	47c0      	blx	r8
 80028fe:	3001      	adds	r0, #1
 8002900:	d09a      	beq.n	8002838 <_printf_i+0x12c>
 8002902:	3501      	adds	r5, #1
 8002904:	68e3      	ldr	r3, [r4, #12]
 8002906:	9a03      	ldr	r2, [sp, #12]
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	42ab      	cmp	r3, r5
 800290c:	dcf2      	bgt.n	80028f4 <_printf_i+0x1e8>
 800290e:	e7eb      	b.n	80028e8 <_printf_i+0x1dc>
 8002910:	2500      	movs	r5, #0
 8002912:	f104 0919 	add.w	r9, r4, #25
 8002916:	e7f5      	b.n	8002904 <_printf_i+0x1f8>
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1ac      	bne.n	8002876 <_printf_i+0x16a>
 800291c:	7803      	ldrb	r3, [r0, #0]
 800291e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002922:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002926:	e76c      	b.n	8002802 <_printf_i+0xf6>
 8002928:	08002af5 	.word	0x08002af5
 800292c:	08002b06 	.word	0x08002b06

08002930 <memchr>:
 8002930:	b510      	push	{r4, lr}
 8002932:	b2c9      	uxtb	r1, r1
 8002934:	4402      	add	r2, r0
 8002936:	4290      	cmp	r0, r2
 8002938:	4603      	mov	r3, r0
 800293a:	d101      	bne.n	8002940 <memchr+0x10>
 800293c:	2300      	movs	r3, #0
 800293e:	e003      	b.n	8002948 <memchr+0x18>
 8002940:	781c      	ldrb	r4, [r3, #0]
 8002942:	3001      	adds	r0, #1
 8002944:	428c      	cmp	r4, r1
 8002946:	d1f6      	bne.n	8002936 <memchr+0x6>
 8002948:	4618      	mov	r0, r3
 800294a:	bd10      	pop	{r4, pc}

0800294c <memcpy>:
 800294c:	b510      	push	{r4, lr}
 800294e:	1e43      	subs	r3, r0, #1
 8002950:	440a      	add	r2, r1
 8002952:	4291      	cmp	r1, r2
 8002954:	d100      	bne.n	8002958 <memcpy+0xc>
 8002956:	bd10      	pop	{r4, pc}
 8002958:	f811 4b01 	ldrb.w	r4, [r1], #1
 800295c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002960:	e7f7      	b.n	8002952 <memcpy+0x6>

08002962 <memmove>:
 8002962:	4288      	cmp	r0, r1
 8002964:	b510      	push	{r4, lr}
 8002966:	eb01 0302 	add.w	r3, r1, r2
 800296a:	d807      	bhi.n	800297c <memmove+0x1a>
 800296c:	1e42      	subs	r2, r0, #1
 800296e:	4299      	cmp	r1, r3
 8002970:	d00a      	beq.n	8002988 <memmove+0x26>
 8002972:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002976:	f802 4f01 	strb.w	r4, [r2, #1]!
 800297a:	e7f8      	b.n	800296e <memmove+0xc>
 800297c:	4283      	cmp	r3, r0
 800297e:	d9f5      	bls.n	800296c <memmove+0xa>
 8002980:	1881      	adds	r1, r0, r2
 8002982:	1ad2      	subs	r2, r2, r3
 8002984:	42d3      	cmn	r3, r2
 8002986:	d100      	bne.n	800298a <memmove+0x28>
 8002988:	bd10      	pop	{r4, pc}
 800298a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800298e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002992:	e7f7      	b.n	8002984 <memmove+0x22>

08002994 <_free_r>:
 8002994:	b538      	push	{r3, r4, r5, lr}
 8002996:	4605      	mov	r5, r0
 8002998:	2900      	cmp	r1, #0
 800299a:	d043      	beq.n	8002a24 <_free_r+0x90>
 800299c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029a0:	1f0c      	subs	r4, r1, #4
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	bfb8      	it	lt
 80029a6:	18e4      	addlt	r4, r4, r3
 80029a8:	f7ff fce6 	bl	8002378 <__malloc_lock>
 80029ac:	4a1e      	ldr	r2, [pc, #120]	; (8002a28 <_free_r+0x94>)
 80029ae:	6813      	ldr	r3, [r2, #0]
 80029b0:	4610      	mov	r0, r2
 80029b2:	b933      	cbnz	r3, 80029c2 <_free_r+0x2e>
 80029b4:	6063      	str	r3, [r4, #4]
 80029b6:	6014      	str	r4, [r2, #0]
 80029b8:	4628      	mov	r0, r5
 80029ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029be:	f7ff bcdc 	b.w	800237a <__malloc_unlock>
 80029c2:	42a3      	cmp	r3, r4
 80029c4:	d90b      	bls.n	80029de <_free_r+0x4a>
 80029c6:	6821      	ldr	r1, [r4, #0]
 80029c8:	1862      	adds	r2, r4, r1
 80029ca:	4293      	cmp	r3, r2
 80029cc:	bf01      	itttt	eq
 80029ce:	681a      	ldreq	r2, [r3, #0]
 80029d0:	685b      	ldreq	r3, [r3, #4]
 80029d2:	1852      	addeq	r2, r2, r1
 80029d4:	6022      	streq	r2, [r4, #0]
 80029d6:	6063      	str	r3, [r4, #4]
 80029d8:	6004      	str	r4, [r0, #0]
 80029da:	e7ed      	b.n	80029b8 <_free_r+0x24>
 80029dc:	4613      	mov	r3, r2
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	b10a      	cbz	r2, 80029e6 <_free_r+0x52>
 80029e2:	42a2      	cmp	r2, r4
 80029e4:	d9fa      	bls.n	80029dc <_free_r+0x48>
 80029e6:	6819      	ldr	r1, [r3, #0]
 80029e8:	1858      	adds	r0, r3, r1
 80029ea:	42a0      	cmp	r0, r4
 80029ec:	d10b      	bne.n	8002a06 <_free_r+0x72>
 80029ee:	6820      	ldr	r0, [r4, #0]
 80029f0:	4401      	add	r1, r0
 80029f2:	1858      	adds	r0, r3, r1
 80029f4:	4282      	cmp	r2, r0
 80029f6:	6019      	str	r1, [r3, #0]
 80029f8:	d1de      	bne.n	80029b8 <_free_r+0x24>
 80029fa:	6810      	ldr	r0, [r2, #0]
 80029fc:	6852      	ldr	r2, [r2, #4]
 80029fe:	4401      	add	r1, r0
 8002a00:	6019      	str	r1, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]
 8002a04:	e7d8      	b.n	80029b8 <_free_r+0x24>
 8002a06:	d902      	bls.n	8002a0e <_free_r+0x7a>
 8002a08:	230c      	movs	r3, #12
 8002a0a:	602b      	str	r3, [r5, #0]
 8002a0c:	e7d4      	b.n	80029b8 <_free_r+0x24>
 8002a0e:	6820      	ldr	r0, [r4, #0]
 8002a10:	1821      	adds	r1, r4, r0
 8002a12:	428a      	cmp	r2, r1
 8002a14:	bf01      	itttt	eq
 8002a16:	6811      	ldreq	r1, [r2, #0]
 8002a18:	6852      	ldreq	r2, [r2, #4]
 8002a1a:	1809      	addeq	r1, r1, r0
 8002a1c:	6021      	streq	r1, [r4, #0]
 8002a1e:	6062      	str	r2, [r4, #4]
 8002a20:	605c      	str	r4, [r3, #4]
 8002a22:	e7c9      	b.n	80029b8 <_free_r+0x24>
 8002a24:	bd38      	pop	{r3, r4, r5, pc}
 8002a26:	bf00      	nop
 8002a28:	20000090 	.word	0x20000090

08002a2c <_realloc_r>:
 8002a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a2e:	4607      	mov	r7, r0
 8002a30:	4614      	mov	r4, r2
 8002a32:	460e      	mov	r6, r1
 8002a34:	b921      	cbnz	r1, 8002a40 <_realloc_r+0x14>
 8002a36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	f7ff bc0a 	b.w	8002254 <_malloc_r>
 8002a40:	b922      	cbnz	r2, 8002a4c <_realloc_r+0x20>
 8002a42:	f7ff ffa7 	bl	8002994 <_free_r>
 8002a46:	4625      	mov	r5, r4
 8002a48:	4628      	mov	r0, r5
 8002a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a4c:	f000 f814 	bl	8002a78 <_malloc_usable_size_r>
 8002a50:	42a0      	cmp	r0, r4
 8002a52:	d20f      	bcs.n	8002a74 <_realloc_r+0x48>
 8002a54:	4621      	mov	r1, r4
 8002a56:	4638      	mov	r0, r7
 8002a58:	f7ff fbfc 	bl	8002254 <_malloc_r>
 8002a5c:	4605      	mov	r5, r0
 8002a5e:	2800      	cmp	r0, #0
 8002a60:	d0f2      	beq.n	8002a48 <_realloc_r+0x1c>
 8002a62:	4631      	mov	r1, r6
 8002a64:	4622      	mov	r2, r4
 8002a66:	f7ff ff71 	bl	800294c <memcpy>
 8002a6a:	4631      	mov	r1, r6
 8002a6c:	4638      	mov	r0, r7
 8002a6e:	f7ff ff91 	bl	8002994 <_free_r>
 8002a72:	e7e9      	b.n	8002a48 <_realloc_r+0x1c>
 8002a74:	4635      	mov	r5, r6
 8002a76:	e7e7      	b.n	8002a48 <_realloc_r+0x1c>

08002a78 <_malloc_usable_size_r>:
 8002a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a7c:	1f18      	subs	r0, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	bfbc      	itt	lt
 8002a82:	580b      	ldrlt	r3, [r1, r0]
 8002a84:	18c0      	addlt	r0, r0, r3
 8002a86:	4770      	bx	lr

08002a88 <_init>:
 8002a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8a:	bf00      	nop
 8002a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a8e:	bc08      	pop	{r3}
 8002a90:	469e      	mov	lr, r3
 8002a92:	4770      	bx	lr

08002a94 <_fini>:
 8002a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a96:	bf00      	nop
 8002a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a9a:	bc08      	pop	{r3}
 8002a9c:	469e      	mov	lr, r3
 8002a9e:	4770      	bx	lr
