--- a/arch/arm/dts/k3-j721e-ddr-evm-lp4-4266.dtsi	2024-03-22 06:31:01.853370200 +0900
+++ b/arch/arm/dts/k3-j721e-ddr-evm-lp4-4266.dtsi	2024-03-14 20:24:16.638233500 +0900
@@ -1,8 +1,8 @@
 // SPDX-License-Identifier: GPL-2.0+
 /*
  * Copyright (C) 2019 Texas Instruments Incorporated - http://www.ti.com/
- * This file was generated by the Jacinto7_DDRSS_RegConfigTool, Revision: 0.9.1
- * This file was generated on 07/17/2022
+ * This file was generated by the Jacinto7_DDRSS_RegConfigTool, Revision: 0.10.0
+ * This file was generated on 02/06/2024
 */
 
 #define DDRSS_PLL_FHS_CNT 10
@@ -48,50 +48,50 @@
 #define DDRSS_CTL_35_DATA 0x12481248
 #define DDRSS_CTL_36_DATA 0x00050804
 #define DDRSS_CTL_37_DATA 0x09040008
-#define DDRSS_CTL_38_DATA 0x15000204
-#define DDRSS_CTL_39_DATA 0x1B60008B
-#define DDRSS_CTL_40_DATA 0x1500422B
-#define DDRSS_CTL_41_DATA 0x1B60008B
-#define DDRSS_CTL_42_DATA 0x2000422B
+#define DDRSS_CTL_38_DATA 0x11000204
+#define DDRSS_CTL_39_DATA 0x175C0083
+#define DDRSS_CTL_40_DATA 0x11004227
+#define DDRSS_CTL_41_DATA 0x175C0083
+#define DDRSS_CTL_42_DATA 0x20004227
 #define DDRSS_CTL_43_DATA 0x000A0A09
-#define DDRSS_CTL_44_DATA 0x0400078A
+#define DDRSS_CTL_44_DATA 0x040003C5
 #define DDRSS_CTL_45_DATA 0x1E161104
-#define DDRSS_CTL_46_DATA 0x10012458
+#define DDRSS_CTL_46_DATA 0x1000922C
 #define DDRSS_CTL_47_DATA 0x1E161110
-#define DDRSS_CTL_48_DATA 0x10012458
+#define DDRSS_CTL_48_DATA 0x1000922C
 #define DDRSS_CTL_49_DATA 0x02030410
-#define DDRSS_CTL_50_DATA 0x2C040500
-#define DDRSS_CTL_51_DATA 0x082D2C2D
+#define DDRSS_CTL_50_DATA 0x28060500
+#define DDRSS_CTL_51_DATA 0x08292829
 #define DDRSS_CTL_52_DATA 0x14000E0A
 #define DDRSS_CTL_53_DATA 0x04010A0A
 #define DDRSS_CTL_54_DATA 0x01010004
-#define DDRSS_CTL_55_DATA 0x04585808
-#define DDRSS_CTL_56_DATA 0x04313104
-#define DDRSS_CTL_57_DATA 0x00003131
+#define DDRSS_CTL_55_DATA 0x0450500A
+#define DDRSS_CTL_56_DATA 0x042D2D04
+#define DDRSS_CTL_57_DATA 0x00002D2D
 #define DDRSS_CTL_58_DATA 0x00010100
 #define DDRSS_CTL_59_DATA 0x03010000
-#define DDRSS_CTL_60_DATA 0x00001008
+#define DDRSS_CTL_60_DATA 0x00001508
 #define DDRSS_CTL_61_DATA 0x000000CE
-#define DDRSS_CTL_62_DATA 0x00000256
+#define DDRSS_CTL_62_DATA 0x0000032B
 #define DDRSS_CTL_63_DATA 0x00002073
-#define DDRSS_CTL_64_DATA 0x00000256
+#define DDRSS_CTL_64_DATA 0x0000032B
 #define DDRSS_CTL_65_DATA 0x00002073
 #define DDRSS_CTL_66_DATA 0x00000005
-#define DDRSS_CTL_67_DATA 0x00040000
-#define DDRSS_CTL_68_DATA 0x00950012
-#define DDRSS_CTL_69_DATA 0x00950408
+#define DDRSS_CTL_67_DATA 0x00050000
+#define DDRSS_CTL_68_DATA 0x00CB0012
+#define DDRSS_CTL_69_DATA 0x00CB0408
 #define DDRSS_CTL_70_DATA 0x00400408
 #define DDRSS_CTL_71_DATA 0x00120103
 #define DDRSS_CTL_72_DATA 0x00100005
-#define DDRSS_CTL_73_DATA 0x2F080010
-#define DDRSS_CTL_74_DATA 0x0505012F
+#define DDRSS_CTL_73_DATA 0x2B080010
+#define DDRSS_CTL_74_DATA 0x0505012B
 #define DDRSS_CTL_75_DATA 0x0401030A
 #define DDRSS_CTL_76_DATA 0x041E100B
 #define DDRSS_CTL_77_DATA 0x100B0401
 #define DDRSS_CTL_78_DATA 0x0001041E
-#define DDRSS_CTL_79_DATA 0x00100010
-#define DDRSS_CTL_80_DATA 0x02660266
-#define DDRSS_CTL_81_DATA 0x02660266
+#define DDRSS_CTL_79_DATA 0x00160016
+#define DDRSS_CTL_80_DATA 0x033B033B
+#define DDRSS_CTL_81_DATA 0x033B033B
 #define DDRSS_CTL_82_DATA 0x03050505
 #define DDRSS_CTL_83_DATA 0x03010303
 #define DDRSS_CTL_84_DATA 0x200B100B
@@ -174,13 +174,13 @@
 #define DDRSS_CTL_161_DATA 0x00000000
 #define DDRSS_CTL_162_DATA 0x00000000
 #define DDRSS_CTL_163_DATA 0x00000000
-#define DDRSS_CTL_164_DATA 0x000B0000
-#define DDRSS_CTL_165_DATA 0x000E0006
+#define DDRSS_CTL_164_DATA 0x00060000
+#define DDRSS_CTL_165_DATA 0x000E0001
 #define DDRSS_CTL_166_DATA 0x000E0404
-#define DDRSS_CTL_167_DATA 0x00D601AB
+#define DDRSS_CTL_167_DATA 0x002000D6
 #define DDRSS_CTL_168_DATA 0x10100216
-#define DDRSS_CTL_169_DATA 0x01AB0216
-#define DDRSS_CTL_170_DATA 0x021600D6
+#define DDRSS_CTL_169_DATA 0x00D60216
+#define DDRSS_CTL_170_DATA 0x02160020
 #define DDRSS_CTL_171_DATA 0x02161010
 #define DDRSS_CTL_172_DATA 0x00000000
 #define DDRSS_CTL_173_DATA 0x00000000
@@ -188,7 +188,7 @@
 #define DDRSS_CTL_175_DATA 0x3FF40084
 #define DDRSS_CTL_176_DATA 0x33003FF4
 #define DDRSS_CTL_177_DATA 0x00003333
-#define DDRSS_CTL_178_DATA 0x56000000
+#define DDRSS_CTL_178_DATA 0x56500000
 #define DDRSS_CTL_179_DATA 0x27270056
 #define DDRSS_CTL_180_DATA 0x0F0F0000
 #define DDRSS_CTL_181_DATA 0x16000000
@@ -196,7 +196,7 @@
 #define DDRSS_CTL_183_DATA 0x3FF43FF4
 #define DDRSS_CTL_184_DATA 0x33333300
 #define DDRSS_CTL_185_DATA 0x00000000
-#define DDRSS_CTL_186_DATA 0x00565600
+#define DDRSS_CTL_186_DATA 0x00565650
 #define DDRSS_CTL_187_DATA 0x00002727
 #define DDRSS_CTL_188_DATA 0x00000F0F
 #define DDRSS_CTL_189_DATA 0x16161600
@@ -639,11 +639,11 @@
 #define DDRSS_PI_166_DATA 0x00020064
 #define DDRSS_PI_167_DATA 0x02000200
 #define DDRSS_PI_168_DATA 0x48120C04
-#define DDRSS_PI_169_DATA 0x00104812
+#define DDRSS_PI_169_DATA 0x00154812
 #define DDRSS_PI_170_DATA 0x000000CE
-#define DDRSS_PI_171_DATA 0x00000256
+#define DDRSS_PI_171_DATA 0x0000032B
 #define DDRSS_PI_172_DATA 0x00002073
-#define DDRSS_PI_173_DATA 0x00000256
+#define DDRSS_PI_173_DATA 0x0000032B
 #define DDRSS_PI_174_DATA 0x04002073
 #define DDRSS_PI_175_DATA 0x01010404
 #define DDRSS_PI_176_DATA 0x00001501
@@ -683,21 +683,21 @@
 #define DDRSS_PI_210_DATA 0x00110216
 #define DDRSS_PI_211_DATA 0x32000056
 #define DDRSS_PI_212_DATA 0x00000301
-#define DDRSS_PI_213_DATA 0x005B003A
+#define DDRSS_PI_213_DATA 0x005B0036
 #define DDRSS_PI_214_DATA 0x03013212
-#define DDRSS_PI_215_DATA 0x00003A00
+#define DDRSS_PI_215_DATA 0x00003600
 #define DDRSS_PI_216_DATA 0x3212005B
 #define DDRSS_PI_217_DATA 0x09000301
-#define DDRSS_PI_218_DATA 0x04010504
-#define DDRSS_PI_219_DATA 0x040006C9
+#define DDRSS_PI_218_DATA 0x06010504
+#define DDRSS_PI_219_DATA 0x04000364
 #define DDRSS_PI_220_DATA 0x0A032001
-#define DDRSS_PI_221_DATA 0x2C31110A
-#define DDRSS_PI_222_DATA 0x00002D1C
-#define DDRSS_PI_223_DATA 0x6001071C
+#define DDRSS_PI_221_DATA 0x282D110A
+#define DDRSS_PI_222_DATA 0x00002918
+#define DDRSS_PI_223_DATA 0x5C00838E
 #define DDRSS_PI_224_DATA 0x1E202008
-#define DDRSS_PI_225_DATA 0x2C311116
-#define DDRSS_PI_226_DATA 0x00002D1C
-#define DDRSS_PI_227_DATA 0x6001071C
+#define DDRSS_PI_225_DATA 0x282D1116
+#define DDRSS_PI_226_DATA 0x00002918
+#define DDRSS_PI_227_DATA 0x5C00838E
 #define DDRSS_PI_228_DATA 0x1E202008
 #define DDRSS_PI_229_DATA 0x00019C16
 #define DDRSS_PI_230_DATA 0x00001018
@@ -705,23 +705,23 @@
 #define DDRSS_PI_232_DATA 0x000288FC
 #define DDRSS_PI_233_DATA 0x000040E6
 #define DDRSS_PI_234_DATA 0x000288FC
-#define DDRSS_PI_235_DATA 0x02660010
-#define DDRSS_PI_236_DATA 0x03030266
+#define DDRSS_PI_235_DATA 0x033B0016
+#define DDRSS_PI_236_DATA 0x0303033B
 #define DDRSS_PI_237_DATA 0x002AF803
 #define DDRSS_PI_238_DATA 0x0001ADAF
 #define DDRSS_PI_239_DATA 0x00000005
 #define DDRSS_PI_240_DATA 0x0000006E
-#define DDRSS_PI_241_DATA 0x00000010
+#define DDRSS_PI_241_DATA 0x00000016
 #define DDRSS_PI_242_DATA 0x000681C8
 #define DDRSS_PI_243_DATA 0x0001ADAF
 #define DDRSS_PI_244_DATA 0x00000005
 #define DDRSS_PI_245_DATA 0x000010A9
-#define DDRSS_PI_246_DATA 0x00000266
+#define DDRSS_PI_246_DATA 0x0000033B
 #define DDRSS_PI_247_DATA 0x000681C8
 #define DDRSS_PI_248_DATA 0x0001ADAF
 #define DDRSS_PI_249_DATA 0x00000005
 #define DDRSS_PI_250_DATA 0x000010A9
-#define DDRSS_PI_251_DATA 0x01000266
+#define DDRSS_PI_251_DATA 0x0100033B
 #define DDRSS_PI_252_DATA 0x00370040
 #define DDRSS_PI_253_DATA 0x00010008
 #define DDRSS_PI_254_DATA 0x08550040
@@ -745,25 +745,25 @@
 #define DDRSS_PI_272_DATA 0x00080804
 #define DDRSS_PI_273_DATA 0x00000000
 #define DDRSS_PI_274_DATA 0x00000000
-#define DDRSS_PI_275_DATA 0x00330084
+#define DDRSS_PI_275_DATA 0x50330084
 #define DDRSS_PI_276_DATA 0x00160000
 #define DDRSS_PI_277_DATA 0x56333FF4
 #define DDRSS_PI_278_DATA 0x00160F27
 #define DDRSS_PI_279_DATA 0x56333FF4
 #define DDRSS_PI_280_DATA 0x00160F27
-#define DDRSS_PI_281_DATA 0x00330084
+#define DDRSS_PI_281_DATA 0x50330084
 #define DDRSS_PI_282_DATA 0x00160000
 #define DDRSS_PI_283_DATA 0x56333FF4
 #define DDRSS_PI_284_DATA 0x00160F27
 #define DDRSS_PI_285_DATA 0x56333FF4
 #define DDRSS_PI_286_DATA 0x00160F27
-#define DDRSS_PI_287_DATA 0x00330084
+#define DDRSS_PI_287_DATA 0x50330084
 #define DDRSS_PI_288_DATA 0x00160000
 #define DDRSS_PI_289_DATA 0x56333FF4
 #define DDRSS_PI_290_DATA 0x00160F27
 #define DDRSS_PI_291_DATA 0x56333FF4
 #define DDRSS_PI_292_DATA 0x00160F27
-#define DDRSS_PI_293_DATA 0x00330084
+#define DDRSS_PI_293_DATA 0x50330084
 #define DDRSS_PI_294_DATA 0x00160000
 #define DDRSS_PI_295_DATA 0x56333FF4
 #define DDRSS_PI_296_DATA 0x00160F27
@@ -856,7 +856,7 @@
 #define DDRSS_PHY_82_DATA 0x00000000
 #define DDRSS_PHY_83_DATA 0x00000100
 #define DDRSS_PHY_84_DATA 0x01CC0C01
-#define DDRSS_PHY_85_DATA 0x1003CC0C
+#define DDRSS_PHY_85_DATA 0x1003770C
 #define DDRSS_PHY_86_DATA 0x20000140
 #define DDRSS_PHY_87_DATA 0x07FF0200
 #define DDRSS_PHY_88_DATA 0x0000DD01
@@ -1112,7 +1112,7 @@
 #define DDRSS_PHY_338_DATA 0x00000000
 #define DDRSS_PHY_339_DATA 0x00000100
 #define DDRSS_PHY_340_DATA 0x01CC0C01
-#define DDRSS_PHY_341_DATA 0x1003CC0C
+#define DDRSS_PHY_341_DATA 0x1003770C
 #define DDRSS_PHY_342_DATA 0x20000140
 #define DDRSS_PHY_343_DATA 0x07FF0200
 #define DDRSS_PHY_344_DATA 0x0000DD01
@@ -1368,7 +1368,7 @@
 #define DDRSS_PHY_594_DATA 0x00000000
 #define DDRSS_PHY_595_DATA 0x00000100
 #define DDRSS_PHY_596_DATA 0x01CC0C01
-#define DDRSS_PHY_597_DATA 0x1003CC0C
+#define DDRSS_PHY_597_DATA 0x1003770C
 #define DDRSS_PHY_598_DATA 0x20000140
 #define DDRSS_PHY_599_DATA 0x07FF0200
 #define DDRSS_PHY_600_DATA 0x0000DD01
@@ -1624,7 +1624,7 @@
 #define DDRSS_PHY_850_DATA 0x00000000
 #define DDRSS_PHY_851_DATA 0x00000100
 #define DDRSS_PHY_852_DATA 0x01CC0C01
-#define DDRSS_PHY_853_DATA 0x1003CC0C
+#define DDRSS_PHY_853_DATA 0x1003770C
 #define DDRSS_PHY_854_DATA 0x20000140
 #define DDRSS_PHY_855_DATA 0x07FF0200
 #define DDRSS_PHY_856_DATA 0x0000DD01
@@ -2194,3 +2194,12 @@
 #define DDRSS_PHY_1420_DATA 0x3F0DFF11
 #define DDRSS_PHY_1421_DATA 0x01FF00F0
 #define DDRSS_PHY_1422_DATA 0x20040006
+
+
+
+
+
+
+
+
+
