// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hls_deepset_pointwisePhi_iostream_HH_
#define _hls_deepset_pointwisePhi_iostream_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_s.h"
#include "relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_s.h"
#include "pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_s.h"
#include "relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s.h"
#include "pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_s.h"
#include "relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_s.h"
#include "linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_s.h"
#include "global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.h"
#include "dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_s.h"
#include "relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_s.h"
#include "dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_s.h"
#include "softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s.h"
#include "fifo_w23_d16_A.h"
#include "fifo_w8_d16_A.h"
#include "fifo_w22_d16_A.h"
#include "fifo_w20_d16_A.h"
#include "fifo_w16_d1_A.h"
#include "fifo_w30_d1_A.h"
#include "fifo_w8_d1_A.h"
#include "fifo_w22_d1_A.h"
#include "start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0.h"
#include "start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0.h"
#include "start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0.h"
#include "start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0.h"
#include "start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10cud.h"
#include "start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0.h"
#include "start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0.h"
#include "start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0.h"
#include "start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15dEe.h"
#include "start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0.h"
#include "start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0.h"

namespace ap_rtl {

struct hls_deepset_pointwisePhi_iostream : public sc_module {
    // Port declarations 30
    sc_in< sc_lv<16> > phi_input_V_data_0_V_TDATA;
    sc_in< sc_lv<16> > phi_input_V_data_1_V_TDATA;
    sc_in< sc_lv<16> > phi_input_V_data_2_V_TDATA;
    sc_out< sc_lv<16> > layer18_out_V_data_0_V_TDATA;
    sc_out< sc_lv<16> > layer18_out_V_data_1_V_TDATA;
    sc_out< sc_lv<16> > layer18_out_V_data_2_V_TDATA;
    sc_out< sc_lv<16> > layer18_out_V_data_3_V_TDATA;
    sc_out< sc_lv<16> > layer18_out_V_data_4_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > phi_input_V_data_0_V_TVALID;
    sc_out< sc_logic > phi_input_V_data_0_V_TREADY;
    sc_in< sc_logic > phi_input_V_data_1_V_TVALID;
    sc_out< sc_logic > phi_input_V_data_1_V_TREADY;
    sc_in< sc_logic > phi_input_V_data_2_V_TVALID;
    sc_out< sc_logic > phi_input_V_data_2_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer18_out_V_data_0_V_TVALID;
    sc_in< sc_logic > layer18_out_V_data_0_V_TREADY;
    sc_out< sc_logic > layer18_out_V_data_1_V_TVALID;
    sc_in< sc_logic > layer18_out_V_data_1_V_TREADY;
    sc_out< sc_logic > layer18_out_V_data_2_V_TVALID;
    sc_in< sc_logic > layer18_out_V_data_2_V_TREADY;
    sc_out< sc_logic > layer18_out_V_data_3_V_TVALID;
    sc_in< sc_logic > layer18_out_V_data_3_V_TREADY;
    sc_out< sc_logic > layer18_out_V_data_4_V_TVALID;
    sc_in< sc_logic > layer18_out_V_data_4_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    hls_deepset_pointwisePhi_iostream(sc_module_name name);
    SC_HAS_PROCESS(hls_deepset_pointwisePhi_iostream);

    ~hls_deepset_pointwisePhi_iostream();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_s* pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0;
    relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_s* relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0;
    pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_s* pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0;
    relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_s* relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0;
    pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_s* pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0;
    relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_s* relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0;
    linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_s* linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0;
    global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s* global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0;
    dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_s* dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0;
    relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_s* relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0;
    dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_s* dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0;
    softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s* softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0;
    fifo_w23_d16_A* layer19_out_V_data_0_V_U;
    fifo_w23_d16_A* layer19_out_V_data_1_V_U;
    fifo_w23_d16_A* layer19_out_V_data_2_V_U;
    fifo_w23_d16_A* layer19_out_V_data_3_V_U;
    fifo_w23_d16_A* layer19_out_V_data_4_V_U;
    fifo_w23_d16_A* layer19_out_V_data_5_V_U;
    fifo_w23_d16_A* layer19_out_V_data_6_V_U;
    fifo_w23_d16_A* layer19_out_V_data_7_V_U;
    fifo_w23_d16_A* layer19_out_V_data_8_V_U;
    fifo_w23_d16_A* layer19_out_V_data_9_V_U;
    fifo_w23_d16_A* layer19_out_V_data_10_V_U;
    fifo_w23_d16_A* layer19_out_V_data_11_V_U;
    fifo_w23_d16_A* layer19_out_V_data_12_V_U;
    fifo_w23_d16_A* layer19_out_V_data_13_V_U;
    fifo_w23_d16_A* layer19_out_V_data_14_V_U;
    fifo_w23_d16_A* layer19_out_V_data_15_V_U;
    fifo_w23_d16_A* layer19_out_V_data_16_V_U;
    fifo_w23_d16_A* layer19_out_V_data_17_V_U;
    fifo_w23_d16_A* layer19_out_V_data_18_V_U;
    fifo_w23_d16_A* layer19_out_V_data_19_V_U;
    fifo_w23_d16_A* layer19_out_V_data_20_V_U;
    fifo_w23_d16_A* layer19_out_V_data_21_V_U;
    fifo_w23_d16_A* layer19_out_V_data_22_V_U;
    fifo_w23_d16_A* layer19_out_V_data_23_V_U;
    fifo_w23_d16_A* layer19_out_V_data_24_V_U;
    fifo_w23_d16_A* layer19_out_V_data_25_V_U;
    fifo_w23_d16_A* layer19_out_V_data_26_V_U;
    fifo_w23_d16_A* layer19_out_V_data_27_V_U;
    fifo_w23_d16_A* layer19_out_V_data_28_V_U;
    fifo_w23_d16_A* layer19_out_V_data_29_V_U;
    fifo_w23_d16_A* layer19_out_V_data_30_V_U;
    fifo_w23_d16_A* layer19_out_V_data_31_V_U;
    fifo_w8_d16_A* layer4_out_V_data_0_V_U;
    fifo_w8_d16_A* layer4_out_V_data_1_V_U;
    fifo_w8_d16_A* layer4_out_V_data_2_V_U;
    fifo_w8_d16_A* layer4_out_V_data_3_V_U;
    fifo_w8_d16_A* layer4_out_V_data_4_V_U;
    fifo_w8_d16_A* layer4_out_V_data_5_V_U;
    fifo_w8_d16_A* layer4_out_V_data_6_V_U;
    fifo_w8_d16_A* layer4_out_V_data_7_V_U;
    fifo_w8_d16_A* layer4_out_V_data_8_V_U;
    fifo_w8_d16_A* layer4_out_V_data_9_V_U;
    fifo_w8_d16_A* layer4_out_V_data_10_V_U;
    fifo_w8_d16_A* layer4_out_V_data_11_V_U;
    fifo_w8_d16_A* layer4_out_V_data_12_V_U;
    fifo_w8_d16_A* layer4_out_V_data_13_V_U;
    fifo_w8_d16_A* layer4_out_V_data_14_V_U;
    fifo_w8_d16_A* layer4_out_V_data_15_V_U;
    fifo_w8_d16_A* layer4_out_V_data_16_V_U;
    fifo_w8_d16_A* layer4_out_V_data_17_V_U;
    fifo_w8_d16_A* layer4_out_V_data_18_V_U;
    fifo_w8_d16_A* layer4_out_V_data_19_V_U;
    fifo_w8_d16_A* layer4_out_V_data_20_V_U;
    fifo_w8_d16_A* layer4_out_V_data_21_V_U;
    fifo_w8_d16_A* layer4_out_V_data_22_V_U;
    fifo_w8_d16_A* layer4_out_V_data_23_V_U;
    fifo_w8_d16_A* layer4_out_V_data_24_V_U;
    fifo_w8_d16_A* layer4_out_V_data_25_V_U;
    fifo_w8_d16_A* layer4_out_V_data_26_V_U;
    fifo_w8_d16_A* layer4_out_V_data_27_V_U;
    fifo_w8_d16_A* layer4_out_V_data_28_V_U;
    fifo_w8_d16_A* layer4_out_V_data_29_V_U;
    fifo_w8_d16_A* layer4_out_V_data_30_V_U;
    fifo_w8_d16_A* layer4_out_V_data_31_V_U;
    fifo_w22_d16_A* layer20_out_V_data_0_V_U;
    fifo_w22_d16_A* layer20_out_V_data_1_V_U;
    fifo_w22_d16_A* layer20_out_V_data_2_V_U;
    fifo_w22_d16_A* layer20_out_V_data_3_V_U;
    fifo_w22_d16_A* layer20_out_V_data_4_V_U;
    fifo_w22_d16_A* layer20_out_V_data_5_V_U;
    fifo_w22_d16_A* layer20_out_V_data_6_V_U;
    fifo_w22_d16_A* layer20_out_V_data_7_V_U;
    fifo_w22_d16_A* layer20_out_V_data_8_V_U;
    fifo_w22_d16_A* layer20_out_V_data_9_V_U;
    fifo_w22_d16_A* layer20_out_V_data_10_V_U;
    fifo_w22_d16_A* layer20_out_V_data_11_V_U;
    fifo_w22_d16_A* layer20_out_V_data_12_V_U;
    fifo_w22_d16_A* layer20_out_V_data_13_V_U;
    fifo_w22_d16_A* layer20_out_V_data_14_V_U;
    fifo_w22_d16_A* layer20_out_V_data_15_V_U;
    fifo_w22_d16_A* layer20_out_V_data_16_V_U;
    fifo_w22_d16_A* layer20_out_V_data_17_V_U;
    fifo_w22_d16_A* layer20_out_V_data_18_V_U;
    fifo_w22_d16_A* layer20_out_V_data_19_V_U;
    fifo_w22_d16_A* layer20_out_V_data_20_V_U;
    fifo_w22_d16_A* layer20_out_V_data_21_V_U;
    fifo_w22_d16_A* layer20_out_V_data_22_V_U;
    fifo_w22_d16_A* layer20_out_V_data_23_V_U;
    fifo_w22_d16_A* layer20_out_V_data_24_V_U;
    fifo_w22_d16_A* layer20_out_V_data_25_V_U;
    fifo_w22_d16_A* layer20_out_V_data_26_V_U;
    fifo_w22_d16_A* layer20_out_V_data_27_V_U;
    fifo_w22_d16_A* layer20_out_V_data_28_V_U;
    fifo_w22_d16_A* layer20_out_V_data_29_V_U;
    fifo_w22_d16_A* layer20_out_V_data_30_V_U;
    fifo_w22_d16_A* layer20_out_V_data_31_V_U;
    fifo_w8_d16_A* layer7_out_V_data_0_V_U;
    fifo_w8_d16_A* layer7_out_V_data_1_V_U;
    fifo_w8_d16_A* layer7_out_V_data_2_V_U;
    fifo_w8_d16_A* layer7_out_V_data_3_V_U;
    fifo_w8_d16_A* layer7_out_V_data_4_V_U;
    fifo_w8_d16_A* layer7_out_V_data_5_V_U;
    fifo_w8_d16_A* layer7_out_V_data_6_V_U;
    fifo_w8_d16_A* layer7_out_V_data_7_V_U;
    fifo_w8_d16_A* layer7_out_V_data_8_V_U;
    fifo_w8_d16_A* layer7_out_V_data_9_V_U;
    fifo_w8_d16_A* layer7_out_V_data_10_V_U;
    fifo_w8_d16_A* layer7_out_V_data_11_V_U;
    fifo_w8_d16_A* layer7_out_V_data_12_V_U;
    fifo_w8_d16_A* layer7_out_V_data_13_V_U;
    fifo_w8_d16_A* layer7_out_V_data_14_V_U;
    fifo_w8_d16_A* layer7_out_V_data_15_V_U;
    fifo_w8_d16_A* layer7_out_V_data_16_V_U;
    fifo_w8_d16_A* layer7_out_V_data_17_V_U;
    fifo_w8_d16_A* layer7_out_V_data_18_V_U;
    fifo_w8_d16_A* layer7_out_V_data_19_V_U;
    fifo_w8_d16_A* layer7_out_V_data_20_V_U;
    fifo_w8_d16_A* layer7_out_V_data_21_V_U;
    fifo_w8_d16_A* layer7_out_V_data_22_V_U;
    fifo_w8_d16_A* layer7_out_V_data_23_V_U;
    fifo_w8_d16_A* layer7_out_V_data_24_V_U;
    fifo_w8_d16_A* layer7_out_V_data_25_V_U;
    fifo_w8_d16_A* layer7_out_V_data_26_V_U;
    fifo_w8_d16_A* layer7_out_V_data_27_V_U;
    fifo_w8_d16_A* layer7_out_V_data_28_V_U;
    fifo_w8_d16_A* layer7_out_V_data_29_V_U;
    fifo_w8_d16_A* layer7_out_V_data_30_V_U;
    fifo_w8_d16_A* layer7_out_V_data_31_V_U;
    fifo_w22_d16_A* layer21_out_V_data_0_V_U;
    fifo_w22_d16_A* layer21_out_V_data_1_V_U;
    fifo_w22_d16_A* layer21_out_V_data_2_V_U;
    fifo_w22_d16_A* layer21_out_V_data_3_V_U;
    fifo_w22_d16_A* layer21_out_V_data_4_V_U;
    fifo_w22_d16_A* layer21_out_V_data_5_V_U;
    fifo_w22_d16_A* layer21_out_V_data_6_V_U;
    fifo_w22_d16_A* layer21_out_V_data_7_V_U;
    fifo_w22_d16_A* layer21_out_V_data_8_V_U;
    fifo_w22_d16_A* layer21_out_V_data_9_V_U;
    fifo_w22_d16_A* layer21_out_V_data_10_V_U;
    fifo_w22_d16_A* layer21_out_V_data_11_V_U;
    fifo_w22_d16_A* layer21_out_V_data_12_V_U;
    fifo_w22_d16_A* layer21_out_V_data_13_V_U;
    fifo_w22_d16_A* layer21_out_V_data_14_V_U;
    fifo_w22_d16_A* layer21_out_V_data_15_V_U;
    fifo_w22_d16_A* layer21_out_V_data_16_V_U;
    fifo_w22_d16_A* layer21_out_V_data_17_V_U;
    fifo_w22_d16_A* layer21_out_V_data_18_V_U;
    fifo_w22_d16_A* layer21_out_V_data_19_V_U;
    fifo_w22_d16_A* layer21_out_V_data_20_V_U;
    fifo_w22_d16_A* layer21_out_V_data_21_V_U;
    fifo_w22_d16_A* layer21_out_V_data_22_V_U;
    fifo_w22_d16_A* layer21_out_V_data_23_V_U;
    fifo_w22_d16_A* layer21_out_V_data_24_V_U;
    fifo_w22_d16_A* layer21_out_V_data_25_V_U;
    fifo_w22_d16_A* layer21_out_V_data_26_V_U;
    fifo_w22_d16_A* layer21_out_V_data_27_V_U;
    fifo_w22_d16_A* layer21_out_V_data_28_V_U;
    fifo_w22_d16_A* layer21_out_V_data_29_V_U;
    fifo_w22_d16_A* layer21_out_V_data_30_V_U;
    fifo_w22_d16_A* layer21_out_V_data_31_V_U;
    fifo_w8_d16_A* layer10_out_V_data_0_V_U;
    fifo_w8_d16_A* layer10_out_V_data_1_V_U;
    fifo_w8_d16_A* layer10_out_V_data_2_V_U;
    fifo_w8_d16_A* layer10_out_V_data_3_V_U;
    fifo_w8_d16_A* layer10_out_V_data_4_V_U;
    fifo_w8_d16_A* layer10_out_V_data_5_V_U;
    fifo_w8_d16_A* layer10_out_V_data_6_V_U;
    fifo_w8_d16_A* layer10_out_V_data_7_V_U;
    fifo_w8_d16_A* layer10_out_V_data_8_V_U;
    fifo_w8_d16_A* layer10_out_V_data_9_V_U;
    fifo_w8_d16_A* layer10_out_V_data_10_V_U;
    fifo_w8_d16_A* layer10_out_V_data_11_V_U;
    fifo_w8_d16_A* layer10_out_V_data_12_V_U;
    fifo_w8_d16_A* layer10_out_V_data_13_V_U;
    fifo_w8_d16_A* layer10_out_V_data_14_V_U;
    fifo_w8_d16_A* layer10_out_V_data_15_V_U;
    fifo_w8_d16_A* layer10_out_V_data_16_V_U;
    fifo_w8_d16_A* layer10_out_V_data_17_V_U;
    fifo_w8_d16_A* layer10_out_V_data_18_V_U;
    fifo_w8_d16_A* layer10_out_V_data_19_V_U;
    fifo_w8_d16_A* layer10_out_V_data_20_V_U;
    fifo_w8_d16_A* layer10_out_V_data_21_V_U;
    fifo_w8_d16_A* layer10_out_V_data_22_V_U;
    fifo_w8_d16_A* layer10_out_V_data_23_V_U;
    fifo_w8_d16_A* layer10_out_V_data_24_V_U;
    fifo_w8_d16_A* layer10_out_V_data_25_V_U;
    fifo_w8_d16_A* layer10_out_V_data_26_V_U;
    fifo_w8_d16_A* layer10_out_V_data_27_V_U;
    fifo_w8_d16_A* layer10_out_V_data_28_V_U;
    fifo_w8_d16_A* layer10_out_V_data_29_V_U;
    fifo_w8_d16_A* layer10_out_V_data_30_V_U;
    fifo_w8_d16_A* layer10_out_V_data_31_V_U;
    fifo_w20_d16_A* layer11_out_V_data_0_V_U;
    fifo_w20_d16_A* layer11_out_V_data_1_V_U;
    fifo_w20_d16_A* layer11_out_V_data_2_V_U;
    fifo_w20_d16_A* layer11_out_V_data_3_V_U;
    fifo_w20_d16_A* layer11_out_V_data_4_V_U;
    fifo_w20_d16_A* layer11_out_V_data_5_V_U;
    fifo_w20_d16_A* layer11_out_V_data_6_V_U;
    fifo_w20_d16_A* layer11_out_V_data_7_V_U;
    fifo_w20_d16_A* layer11_out_V_data_8_V_U;
    fifo_w20_d16_A* layer11_out_V_data_9_V_U;
    fifo_w20_d16_A* layer11_out_V_data_10_V_U;
    fifo_w20_d16_A* layer11_out_V_data_11_V_U;
    fifo_w20_d16_A* layer11_out_V_data_12_V_U;
    fifo_w20_d16_A* layer11_out_V_data_13_V_U;
    fifo_w20_d16_A* layer11_out_V_data_14_V_U;
    fifo_w20_d16_A* layer11_out_V_data_15_V_U;
    fifo_w20_d16_A* layer11_out_V_data_16_V_U;
    fifo_w20_d16_A* layer11_out_V_data_17_V_U;
    fifo_w20_d16_A* layer11_out_V_data_18_V_U;
    fifo_w20_d16_A* layer11_out_V_data_19_V_U;
    fifo_w20_d16_A* layer11_out_V_data_20_V_U;
    fifo_w20_d16_A* layer11_out_V_data_21_V_U;
    fifo_w20_d16_A* layer11_out_V_data_22_V_U;
    fifo_w20_d16_A* layer11_out_V_data_23_V_U;
    fifo_w20_d16_A* layer11_out_V_data_24_V_U;
    fifo_w20_d16_A* layer11_out_V_data_25_V_U;
    fifo_w20_d16_A* layer11_out_V_data_26_V_U;
    fifo_w20_d16_A* layer11_out_V_data_27_V_U;
    fifo_w20_d16_A* layer11_out_V_data_28_V_U;
    fifo_w20_d16_A* layer11_out_V_data_29_V_U;
    fifo_w20_d16_A* layer11_out_V_data_30_V_U;
    fifo_w20_d16_A* layer11_out_V_data_31_V_U;
    fifo_w16_d1_A* layer12_out_V_data_0_V_U;
    fifo_w16_d1_A* layer12_out_V_data_1_V_U;
    fifo_w16_d1_A* layer12_out_V_data_2_V_U;
    fifo_w16_d1_A* layer12_out_V_data_3_V_U;
    fifo_w16_d1_A* layer12_out_V_data_4_V_U;
    fifo_w16_d1_A* layer12_out_V_data_5_V_U;
    fifo_w16_d1_A* layer12_out_V_data_6_V_U;
    fifo_w16_d1_A* layer12_out_V_data_7_V_U;
    fifo_w16_d1_A* layer12_out_V_data_8_V_U;
    fifo_w16_d1_A* layer12_out_V_data_9_V_U;
    fifo_w16_d1_A* layer12_out_V_data_10_V_U;
    fifo_w16_d1_A* layer12_out_V_data_11_V_U;
    fifo_w16_d1_A* layer12_out_V_data_12_V_U;
    fifo_w16_d1_A* layer12_out_V_data_13_V_U;
    fifo_w16_d1_A* layer12_out_V_data_14_V_U;
    fifo_w16_d1_A* layer12_out_V_data_15_V_U;
    fifo_w16_d1_A* layer12_out_V_data_16_V_U;
    fifo_w16_d1_A* layer12_out_V_data_17_V_U;
    fifo_w16_d1_A* layer12_out_V_data_18_V_U;
    fifo_w16_d1_A* layer12_out_V_data_19_V_U;
    fifo_w16_d1_A* layer12_out_V_data_20_V_U;
    fifo_w16_d1_A* layer12_out_V_data_21_V_U;
    fifo_w16_d1_A* layer12_out_V_data_22_V_U;
    fifo_w16_d1_A* layer12_out_V_data_23_V_U;
    fifo_w16_d1_A* layer12_out_V_data_24_V_U;
    fifo_w16_d1_A* layer12_out_V_data_25_V_U;
    fifo_w16_d1_A* layer12_out_V_data_26_V_U;
    fifo_w16_d1_A* layer12_out_V_data_27_V_U;
    fifo_w16_d1_A* layer12_out_V_data_28_V_U;
    fifo_w16_d1_A* layer12_out_V_data_29_V_U;
    fifo_w16_d1_A* layer12_out_V_data_30_V_U;
    fifo_w16_d1_A* layer12_out_V_data_31_V_U;
    fifo_w30_d1_A* layer13_out_V_data_0_V_U;
    fifo_w30_d1_A* layer13_out_V_data_1_V_U;
    fifo_w30_d1_A* layer13_out_V_data_2_V_U;
    fifo_w30_d1_A* layer13_out_V_data_3_V_U;
    fifo_w30_d1_A* layer13_out_V_data_4_V_U;
    fifo_w30_d1_A* layer13_out_V_data_5_V_U;
    fifo_w30_d1_A* layer13_out_V_data_6_V_U;
    fifo_w30_d1_A* layer13_out_V_data_7_V_U;
    fifo_w30_d1_A* layer13_out_V_data_8_V_U;
    fifo_w30_d1_A* layer13_out_V_data_9_V_U;
    fifo_w30_d1_A* layer13_out_V_data_10_V_U;
    fifo_w30_d1_A* layer13_out_V_data_11_V_U;
    fifo_w30_d1_A* layer13_out_V_data_12_V_U;
    fifo_w30_d1_A* layer13_out_V_data_13_V_U;
    fifo_w30_d1_A* layer13_out_V_data_14_V_U;
    fifo_w30_d1_A* layer13_out_V_data_15_V_U;
    fifo_w30_d1_A* layer13_out_V_data_16_V_U;
    fifo_w30_d1_A* layer13_out_V_data_17_V_U;
    fifo_w30_d1_A* layer13_out_V_data_18_V_U;
    fifo_w30_d1_A* layer13_out_V_data_19_V_U;
    fifo_w30_d1_A* layer13_out_V_data_20_V_U;
    fifo_w30_d1_A* layer13_out_V_data_21_V_U;
    fifo_w30_d1_A* layer13_out_V_data_22_V_U;
    fifo_w30_d1_A* layer13_out_V_data_23_V_U;
    fifo_w30_d1_A* layer13_out_V_data_24_V_U;
    fifo_w30_d1_A* layer13_out_V_data_25_V_U;
    fifo_w30_d1_A* layer13_out_V_data_26_V_U;
    fifo_w30_d1_A* layer13_out_V_data_27_V_U;
    fifo_w30_d1_A* layer13_out_V_data_28_V_U;
    fifo_w30_d1_A* layer13_out_V_data_29_V_U;
    fifo_w30_d1_A* layer13_out_V_data_30_V_U;
    fifo_w30_d1_A* layer13_out_V_data_31_V_U;
    fifo_w8_d1_A* layer15_out_V_data_0_V_U;
    fifo_w8_d1_A* layer15_out_V_data_1_V_U;
    fifo_w8_d1_A* layer15_out_V_data_2_V_U;
    fifo_w8_d1_A* layer15_out_V_data_3_V_U;
    fifo_w8_d1_A* layer15_out_V_data_4_V_U;
    fifo_w8_d1_A* layer15_out_V_data_5_V_U;
    fifo_w8_d1_A* layer15_out_V_data_6_V_U;
    fifo_w8_d1_A* layer15_out_V_data_7_V_U;
    fifo_w8_d1_A* layer15_out_V_data_8_V_U;
    fifo_w8_d1_A* layer15_out_V_data_9_V_U;
    fifo_w8_d1_A* layer15_out_V_data_10_V_U;
    fifo_w8_d1_A* layer15_out_V_data_11_V_U;
    fifo_w8_d1_A* layer15_out_V_data_12_V_U;
    fifo_w8_d1_A* layer15_out_V_data_13_V_U;
    fifo_w8_d1_A* layer15_out_V_data_14_V_U;
    fifo_w8_d1_A* layer15_out_V_data_15_V_U;
    fifo_w8_d1_A* layer15_out_V_data_16_V_U;
    fifo_w8_d1_A* layer15_out_V_data_17_V_U;
    fifo_w8_d1_A* layer15_out_V_data_18_V_U;
    fifo_w8_d1_A* layer15_out_V_data_19_V_U;
    fifo_w8_d1_A* layer15_out_V_data_20_V_U;
    fifo_w8_d1_A* layer15_out_V_data_21_V_U;
    fifo_w8_d1_A* layer15_out_V_data_22_V_U;
    fifo_w8_d1_A* layer15_out_V_data_23_V_U;
    fifo_w8_d1_A* layer15_out_V_data_24_V_U;
    fifo_w8_d1_A* layer15_out_V_data_25_V_U;
    fifo_w8_d1_A* layer15_out_V_data_26_V_U;
    fifo_w8_d1_A* layer15_out_V_data_27_V_U;
    fifo_w8_d1_A* layer15_out_V_data_28_V_U;
    fifo_w8_d1_A* layer15_out_V_data_29_V_U;
    fifo_w8_d1_A* layer15_out_V_data_30_V_U;
    fifo_w8_d1_A* layer15_out_V_data_31_V_U;
    fifo_w22_d1_A* layer16_out_V_data_0_V_U;
    fifo_w22_d1_A* layer16_out_V_data_1_V_U;
    fifo_w22_d1_A* layer16_out_V_data_2_V_U;
    fifo_w22_d1_A* layer16_out_V_data_3_V_U;
    fifo_w22_d1_A* layer16_out_V_data_4_V_U;
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0* start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_U;
    start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0* start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_U;
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0* start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_U;
    start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0* start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_U;
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10cud* start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10cud_U;
    start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0* start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_U;
    start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0* start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_U;
    start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0* start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_U;
    start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15dEe* start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15dEe_U;
    start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0* start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_U;
    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0* start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_data_V_data_0_V_TREADY;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_data_V_data_1_V_TREADY;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_data_V_data_2_V_TREADY;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<23> > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<22> > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_start;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_done;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_continue;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_idle;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_ready;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_start_out;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_start_write;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<20> > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_start;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_done;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_continue;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_idle;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_ready;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_out;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_start_write;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<16> > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_start;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_done;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_continue;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_idle;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_ready;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_start_out;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_4_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_5_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_6_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_7_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_8_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_9_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_10_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_11_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_12_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_13_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_14_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_15_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_16_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_17_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_18_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_19_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_20_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_21_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_22_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_23_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_24_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_25_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_26_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_27_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_28_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_29_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_30_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_data_stream_V_data_31_V_read;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_3_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_4_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_4_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_5_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_5_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_6_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_6_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_7_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_7_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_8_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_8_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_9_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_9_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_10_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_10_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_11_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_11_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_12_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_12_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_13_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_13_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_14_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_14_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_15_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_15_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_16_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_16_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_17_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_17_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_18_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_18_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_19_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_19_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_20_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_20_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_21_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_21_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_22_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_22_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_23_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_23_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_24_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_24_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_25_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_25_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_26_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_26_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_27_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_27_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_28_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_28_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_29_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_29_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_30_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_30_V_write;
    sc_signal< sc_lv<30> > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_31_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_res_stream_V_data_31_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_15_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_16_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_17_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_18_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_19_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_20_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_21_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_22_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_23_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_24_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_25_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_26_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_27_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_28_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_29_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_30_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_data_V_data_31_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_start;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_done;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_continue;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_idle;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_ready;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_start_out;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_4_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_5_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_6_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_7_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_8_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_9_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_10_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_11_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_12_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_13_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_14_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_15_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_16_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_17_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_18_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_19_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_20_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_21_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_22_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_23_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_24_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_25_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_26_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_27_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_28_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_29_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_30_V_read;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_data_stream_V_data_31_V_read;
    sc_signal< sc_lv<22> > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<22> > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<22> > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<22> > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_3_V_write;
    sc_signal< sc_lv<22> > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_4_V_din;
    sc_signal< sc_logic > dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_res_stream_V_data_4_V_write;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_start;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_done;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_continue;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_idle;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_ready;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_data_V_data_4_V_read;
    sc_signal< sc_lv<16> > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_0_V_TDATA;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_0_V_TVALID;
    sc_signal< sc_lv<16> > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_1_V_TDATA;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_1_V_TVALID;
    sc_signal< sc_lv<16> > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_2_V_TDATA;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_2_V_TVALID;
    sc_signal< sc_lv<16> > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_3_V_TDATA;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_3_V_TVALID;
    sc_signal< sc_lv<16> > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_4_V_TDATA;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_res_V_data_4_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > layer19_out_V_data_0_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_1_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_2_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_3_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_4_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_5_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_6_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_7_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_8_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_9_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_10_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_11_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_12_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_13_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_14_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_15_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_16_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_17_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_18_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_19_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_20_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_21_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_22_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_23_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_24_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_25_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_26_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_27_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_28_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_29_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_30_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer19_out_V_data_31_V_full_n;
    sc_signal< sc_lv<23> > layer19_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer19_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_8_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_9_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_10_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_11_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_12_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_13_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_14_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_15_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_16_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_17_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_18_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_19_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_20_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_21_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_22_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_23_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_24_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_25_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_26_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_27_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_28_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_29_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_30_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_31_V_full_n;
    sc_signal< sc_lv<8> > layer4_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer4_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_0_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_1_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_2_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_3_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_4_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_5_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_6_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_7_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_8_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_9_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_10_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_11_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_12_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_13_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_14_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_15_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_16_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_17_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_18_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_19_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_20_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_21_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_22_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_23_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_24_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_25_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_26_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_27_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_28_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_29_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_30_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer20_out_V_data_31_V_full_n;
    sc_signal< sc_lv<22> > layer20_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer20_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_8_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_9_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_10_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_11_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_12_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_13_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_14_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_15_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_16_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_17_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_18_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_19_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_20_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_21_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_22_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_23_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_24_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_25_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_26_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_27_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_28_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_29_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_30_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_31_V_full_n;
    sc_signal< sc_lv<8> > layer7_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_0_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_1_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_2_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_3_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_4_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_5_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_6_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_7_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_8_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_9_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_10_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_11_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_12_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_13_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_14_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_15_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_16_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_17_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_18_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_19_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_20_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_21_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_22_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_23_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_24_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_25_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_26_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_27_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_28_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_29_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_30_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_31_V_full_n;
    sc_signal< sc_lv<22> > layer21_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_8_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_9_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_10_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_11_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_12_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_13_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_14_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_15_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_16_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_17_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_18_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_19_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_20_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_21_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_22_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_23_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_24_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_25_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_26_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_27_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_28_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_29_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_30_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_31_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_8_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_9_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_10_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_11_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_12_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_13_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_14_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_15_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_16_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_17_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_18_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_19_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_20_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_21_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_22_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_23_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_24_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_25_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_26_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_27_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_28_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_29_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_30_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_31_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_0_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_1_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_2_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_3_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_4_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_5_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_6_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_7_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_8_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_9_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_10_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_11_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_12_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_13_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_14_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_15_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_16_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_17_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_18_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_19_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_20_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_21_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_22_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_23_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_24_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_25_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_26_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_27_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_28_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_29_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_30_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_31_V_full_n;
    sc_signal< sc_lv<16> > layer12_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_0_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_1_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_2_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_3_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_4_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_5_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_6_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_7_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_8_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_9_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_10_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_11_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_12_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_13_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_14_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_15_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_16_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_17_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_18_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_19_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_20_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_21_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_22_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_23_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_24_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_25_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_26_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_27_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_28_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_29_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_30_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_31_V_full_n;
    sc_signal< sc_lv<30> > layer13_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_8_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_9_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_10_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_11_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_12_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_13_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_14_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_15_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_16_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_16_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_16_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_17_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_17_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_17_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_18_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_18_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_18_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_19_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_19_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_19_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_20_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_20_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_20_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_21_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_21_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_21_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_22_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_22_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_22_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_23_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_23_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_23_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_24_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_24_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_24_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_25_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_25_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_25_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_26_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_26_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_26_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_27_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_27_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_27_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_28_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_28_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_28_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_29_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_29_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_29_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_30_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_30_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_30_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_31_V_full_n;
    sc_signal< sc_lv<8> > layer15_out_V_data_31_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_31_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_0_V_full_n;
    sc_signal< sc_lv<22> > layer16_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_1_V_full_n;
    sc_signal< sc_lv<22> > layer16_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_2_V_full_n;
    sc_signal< sc_lv<22> > layer16_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_3_V_full_n;
    sc_signal< sc_lv<22> > layer16_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_4_V_full_n;
    sc_signal< sc_lv<22> > layer16_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_din;
    sc_signal< sc_logic > start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_full_n;
    sc_signal< sc_lv<1> > start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_dout;
    sc_signal< sc_logic > start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_din;
    sc_signal< sc_logic > start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_full_n;
    sc_signal< sc_lv<1> > start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_dout;
    sc_signal< sc_logic > start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_din;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_dout;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_din;
    sc_signal< sc_logic > start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_dout;
    sc_signal< sc_logic > start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_din;
    sc_signal< sc_logic > start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_full_n;
    sc_signal< sc_lv<1> > start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_dout;
    sc_signal< sc_logic > start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_empty_n;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_start_full_n;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_continue();
    void thread_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_ap_start();
    void thread_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_continue();
    void thread_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_ap_start();
    void thread_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_continue();
    void thread_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_ap_start();
    void thread_layer18_out_V_data_0_V_TDATA();
    void thread_layer18_out_V_data_0_V_TVALID();
    void thread_layer18_out_V_data_1_V_TDATA();
    void thread_layer18_out_V_data_1_V_TVALID();
    void thread_layer18_out_V_data_2_V_TDATA();
    void thread_layer18_out_V_data_2_V_TVALID();
    void thread_layer18_out_V_data_3_V_TDATA();
    void thread_layer18_out_V_data_3_V_TVALID();
    void thread_layer18_out_V_data_4_V_TDATA();
    void thread_layer18_out_V_data_4_V_TVALID();
    void thread_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_continue();
    void thread_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_ap_start();
    void thread_phi_input_V_data_0_V_TREADY();
    void thread_phi_input_V_data_1_V_TREADY();
    void thread_phi_input_V_data_2_V_TREADY();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_ap_start();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_ap_start();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_continue();
    void thread_pointwise_conv_1d_cl_array_array_ap_fixed_23_8_5_3_0_32u_config19_U0_ap_start();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_continue();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_ap_start();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_continue();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_ap_start();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_continue();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_ap_start();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_continue();
    void thread_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_ap_start();
    void thread_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_continue();
    void thread_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_ap_start();
    void thread_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_start_full_n();
    void thread_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_start_write();
    void thread_start_for_dense_array_ap_fixed_32u_array_ap_fixed_30_13_5_3_0_32u_config13_U0_din();
    void thread_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_U0_din();
    void thread_start_for_global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_U0_din();
    void thread_start_for_linear_array_array_ap_fixed_20_11_4_0_0_32u_linear_config11_U0_din();
    void thread_start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config20_U0_din();
    void thread_start_for_pointwise_conv_1d_cl_array_array_ap_fixed_22_7_5_3_0_32u_config21_U0_din();
    void thread_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config10_U0_din();
    void thread_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config15_U0_din();
    void thread_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config4_U0_din();
    void thread_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_0_4_0_0_32u_relu_config7_U0_din();
    void thread_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
