    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_ADC_SAR
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_Bypass
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x02

; PWM_PWMHW
PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_PWMHW__PM_ACT_MSK EQU 0x01
PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_PWMHW__PM_STBY_MSK EQU 0x01
PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; LED_B
LED_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
LED_B__0__MASK EQU 0x08
LED_B__0__PC EQU CYREG_PRT0_PC3
LED_B__0__PORT EQU 0
LED_B__0__SHIFT EQU 3
LED_B__AG EQU CYREG_PRT0_AG
LED_B__AMUX EQU CYREG_PRT0_AMUX
LED_B__BIE EQU CYREG_PRT0_BIE
LED_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_B__BYP EQU CYREG_PRT0_BYP
LED_B__CTL EQU CYREG_PRT0_CTL
LED_B__DM0 EQU CYREG_PRT0_DM0
LED_B__DM1 EQU CYREG_PRT0_DM1
LED_B__DM2 EQU CYREG_PRT0_DM2
LED_B__DR EQU CYREG_PRT0_DR
LED_B__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_B__MASK EQU 0x08
LED_B__PORT EQU 0
LED_B__PRT EQU CYREG_PRT0_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_B__PS EQU CYREG_PRT0_PS
LED_B__SHIFT EQU 3
LED_B__SLW EQU CYREG_PRT0_SLW

; LED_G
LED_G__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LED_G__0__MASK EQU 0x01
LED_G__0__PC EQU CYREG_PRT0_PC0
LED_G__0__PORT EQU 0
LED_G__0__SHIFT EQU 0
LED_G__AG EQU CYREG_PRT0_AG
LED_G__AMUX EQU CYREG_PRT0_AMUX
LED_G__BIE EQU CYREG_PRT0_BIE
LED_G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_G__BYP EQU CYREG_PRT0_BYP
LED_G__CTL EQU CYREG_PRT0_CTL
LED_G__DM0 EQU CYREG_PRT0_DM0
LED_G__DM1 EQU CYREG_PRT0_DM1
LED_G__DM2 EQU CYREG_PRT0_DM2
LED_G__DR EQU CYREG_PRT0_DR
LED_G__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_G__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_G__MASK EQU 0x01
LED_G__PORT EQU 0
LED_G__PRT EQU CYREG_PRT0_PRT
LED_G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_G__PS EQU CYREG_PRT0_PS
LED_G__SHIFT EQU 0
LED_G__SLW EQU CYREG_PRT0_SLW

; LED_R
LED_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED_R__0__MASK EQU 0x02
LED_R__0__PC EQU CYREG_PRT0_PC1
LED_R__0__PORT EQU 0
LED_R__0__SHIFT EQU 1
LED_R__AG EQU CYREG_PRT0_AG
LED_R__AMUX EQU CYREG_PRT0_AMUX
LED_R__BIE EQU CYREG_PRT0_BIE
LED_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_R__BYP EQU CYREG_PRT0_BYP
LED_R__CTL EQU CYREG_PRT0_CTL
LED_R__DM0 EQU CYREG_PRT0_DM0
LED_R__DM1 EQU CYREG_PRT0_DM1
LED_R__DM2 EQU CYREG_PRT0_DM2
LED_R__DR EQU CYREG_PRT0_DR
LED_R__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_R__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_R__MASK EQU 0x02
LED_R__PORT EQU 0
LED_R__PRT EQU CYREG_PRT0_PRT
LED_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_R__PS EQU CYREG_PRT0_PS
LED_R__SHIFT EQU 1
LED_R__SLW EQU CYREG_PRT0_SLW

; Pin_EN
Pin_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_EN__0__MASK EQU 0x40
Pin_EN__0__PC EQU CYREG_PRT2_PC6
Pin_EN__0__PORT EQU 2
Pin_EN__0__SHIFT EQU 6
Pin_EN__AG EQU CYREG_PRT2_AG
Pin_EN__AMUX EQU CYREG_PRT2_AMUX
Pin_EN__BIE EQU CYREG_PRT2_BIE
Pin_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_EN__BYP EQU CYREG_PRT2_BYP
Pin_EN__CTL EQU CYREG_PRT2_CTL
Pin_EN__DM0 EQU CYREG_PRT2_DM0
Pin_EN__DM1 EQU CYREG_PRT2_DM1
Pin_EN__DM2 EQU CYREG_PRT2_DM2
Pin_EN__DR EQU CYREG_PRT2_DR
Pin_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_EN__MASK EQU 0x40
Pin_EN__PORT EQU 2
Pin_EN__PRT EQU CYREG_PRT2_PRT
Pin_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_EN__PS EQU CYREG_PRT2_PS
Pin_EN__SHIFT EQU 6
Pin_EN__SLW EQU CYREG_PRT2_SLW

; Pin_OC
Pin_OC__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_OC__0__MASK EQU 0x20
Pin_OC__0__PC EQU CYREG_PRT2_PC5
Pin_OC__0__PORT EQU 2
Pin_OC__0__SHIFT EQU 5
Pin_OC__AG EQU CYREG_PRT2_AG
Pin_OC__AMUX EQU CYREG_PRT2_AMUX
Pin_OC__BIE EQU CYREG_PRT2_BIE
Pin_OC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_OC__BYP EQU CYREG_PRT2_BYP
Pin_OC__CTL EQU CYREG_PRT2_CTL
Pin_OC__DM0 EQU CYREG_PRT2_DM0
Pin_OC__DM1 EQU CYREG_PRT2_DM1
Pin_OC__DM2 EQU CYREG_PRT2_DM2
Pin_OC__DR EQU CYREG_PRT2_DR
Pin_OC__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_OC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_OC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_OC__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_OC__MASK EQU 0x20
Pin_OC__PORT EQU 2
Pin_OC__PRT EQU CYREG_PRT2_PRT
Pin_OC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_OC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_OC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_OC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_OC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_OC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_OC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_OC__PS EQU CYREG_PRT2_PS
Pin_OC__SHIFT EQU 5
Pin_OC__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; LCD_Char_LCDPort
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_IO_PC_PRT15_PC0
LCD_Char_LCDPort__0__PORT EQU 15
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_IO_PC_PRT15_PC1
LCD_Char_LCDPort__1__PORT EQU 15
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_IO_PC_PRT15_PC2
LCD_Char_LCDPort__2__PORT EQU 15
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU15_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_IO_PC_PRT15_PC3
LCD_Char_LCDPort__3__PORT EQU 15
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU15_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_IO_PC_PRT15_PC4
LCD_Char_LCDPort__4__PORT EQU 15
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU15_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_IO_PC_PRT15_PC5
LCD_Char_LCDPort__5__PORT EQU 15
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU15_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
LCD_Char_LCDPort__6__PORT EQU 15
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT15_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT15_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT15_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT15_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT15_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT15_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT15_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT15_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT15_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT15_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT15_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 15
LCD_Char_LCDPort__PRT EQU CYREG_PRT15_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT15_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT15_SLW

; Pin_XRES
Pin_XRES__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_XRES__0__MASK EQU 0x80
Pin_XRES__0__PC EQU CYREG_PRT1_PC7
Pin_XRES__0__PORT EQU 1
Pin_XRES__0__SHIFT EQU 7
Pin_XRES__AG EQU CYREG_PRT1_AG
Pin_XRES__AMUX EQU CYREG_PRT1_AMUX
Pin_XRES__BIE EQU CYREG_PRT1_BIE
Pin_XRES__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_XRES__BYP EQU CYREG_PRT1_BYP
Pin_XRES__CTL EQU CYREG_PRT1_CTL
Pin_XRES__DM0 EQU CYREG_PRT1_DM0
Pin_XRES__DM1 EQU CYREG_PRT1_DM1
Pin_XRES__DM2 EQU CYREG_PRT1_DM2
Pin_XRES__DR EQU CYREG_PRT1_DR
Pin_XRES__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_XRES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_XRES__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_XRES__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_XRES__MASK EQU 0x80
Pin_XRES__PORT EQU 1
Pin_XRES__PRT EQU CYREG_PRT1_PRT
Pin_XRES__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_XRES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_XRES__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_XRES__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_XRES__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_XRES__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_XRES__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_XRES__PS EQU CYREG_PRT1_PS
Pin_XRES__SHIFT EQU 7
Pin_XRES__SLW EQU CYREG_PRT1_SLW

; Pin_SWDCK
Pin_SWDCK__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_SWDCK__0__MASK EQU 0x40
Pin_SWDCK__0__PC EQU CYREG_PRT1_PC6
Pin_SWDCK__0__PORT EQU 1
Pin_SWDCK__0__SHIFT EQU 6
Pin_SWDCK__AG EQU CYREG_PRT1_AG
Pin_SWDCK__AMUX EQU CYREG_PRT1_AMUX
Pin_SWDCK__BIE EQU CYREG_PRT1_BIE
Pin_SWDCK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_SWDCK__BYP EQU CYREG_PRT1_BYP
Pin_SWDCK__CTL EQU CYREG_PRT1_CTL
Pin_SWDCK__DM0 EQU CYREG_PRT1_DM0
Pin_SWDCK__DM1 EQU CYREG_PRT1_DM1
Pin_SWDCK__DM2 EQU CYREG_PRT1_DM2
Pin_SWDCK__DR EQU CYREG_PRT1_DR
Pin_SWDCK__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_SWDCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_SWDCK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_SWDCK__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_SWDCK__MASK EQU 0x40
Pin_SWDCK__PORT EQU 1
Pin_SWDCK__PRT EQU CYREG_PRT1_PRT
Pin_SWDCK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_SWDCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_SWDCK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_SWDCK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_SWDCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_SWDCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_SWDCK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_SWDCK__PS EQU CYREG_PRT1_PS
Pin_SWDCK__SHIFT EQU 6
Pin_SWDCK__SLW EQU CYREG_PRT1_SLW

; Pin_SWDIO
Pin_SWDIO__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_SWDIO__0__MASK EQU 0x20
Pin_SWDIO__0__PC EQU CYREG_PRT1_PC5
Pin_SWDIO__0__PORT EQU 1
Pin_SWDIO__0__SHIFT EQU 5
Pin_SWDIO__AG EQU CYREG_PRT1_AG
Pin_SWDIO__AMUX EQU CYREG_PRT1_AMUX
Pin_SWDIO__BIE EQU CYREG_PRT1_BIE
Pin_SWDIO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_SWDIO__BYP EQU CYREG_PRT1_BYP
Pin_SWDIO__CTL EQU CYREG_PRT1_CTL
Pin_SWDIO__DM0 EQU CYREG_PRT1_DM0
Pin_SWDIO__DM1 EQU CYREG_PRT1_DM1
Pin_SWDIO__DM2 EQU CYREG_PRT1_DM2
Pin_SWDIO__DR EQU CYREG_PRT1_DR
Pin_SWDIO__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_SWDIO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_SWDIO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_SWDIO__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_SWDIO__MASK EQU 0x20
Pin_SWDIO__PORT EQU 1
Pin_SWDIO__PRT EQU CYREG_PRT1_PRT
Pin_SWDIO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_SWDIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_SWDIO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_SWDIO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_SWDIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_SWDIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_SWDIO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_SWDIO__PS EQU CYREG_PRT1_PS
Pin_SWDIO__SHIFT EQU 5
Pin_SWDIO__SLW EQU CYREG_PRT1_SLW

; Pin_Start
Pin_Start__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Start__0__MASK EQU 0x20
Pin_Start__0__PC EQU CYREG_PRT3_PC5
Pin_Start__0__PORT EQU 3
Pin_Start__0__SHIFT EQU 5
Pin_Start__AG EQU CYREG_PRT3_AG
Pin_Start__AMUX EQU CYREG_PRT3_AMUX
Pin_Start__BIE EQU CYREG_PRT3_BIE
Pin_Start__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Start__BYP EQU CYREG_PRT3_BYP
Pin_Start__CTL EQU CYREG_PRT3_CTL
Pin_Start__DM0 EQU CYREG_PRT3_DM0
Pin_Start__DM1 EQU CYREG_PRT3_DM1
Pin_Start__DM2 EQU CYREG_PRT3_DM2
Pin_Start__DR EQU CYREG_PRT3_DR
Pin_Start__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Start__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Start__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Start__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Start__MASK EQU 0x20
Pin_Start__PORT EQU 3
Pin_Start__PRT EQU CYREG_PRT3_PRT
Pin_Start__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Start__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Start__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Start__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Start__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Start__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Start__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Start__PS EQU CYREG_PRT3_PS
Pin_Start__SHIFT EQU 5
Pin_Start__SLW EQU CYREG_PRT3_SLW

; Control_Reg
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Pin_BatLevel
Pin_BatLevel__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_BatLevel__0__MASK EQU 0x10
Pin_BatLevel__0__PC EQU CYREG_PRT0_PC4
Pin_BatLevel__0__PORT EQU 0
Pin_BatLevel__0__SHIFT EQU 4
Pin_BatLevel__AG EQU CYREG_PRT0_AG
Pin_BatLevel__AMUX EQU CYREG_PRT0_AMUX
Pin_BatLevel__BIE EQU CYREG_PRT0_BIE
Pin_BatLevel__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_BatLevel__BYP EQU CYREG_PRT0_BYP
Pin_BatLevel__CTL EQU CYREG_PRT0_CTL
Pin_BatLevel__DM0 EQU CYREG_PRT0_DM0
Pin_BatLevel__DM1 EQU CYREG_PRT0_DM1
Pin_BatLevel__DM2 EQU CYREG_PRT0_DM2
Pin_BatLevel__DR EQU CYREG_PRT0_DR
Pin_BatLevel__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_BatLevel__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_BatLevel__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_BatLevel__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_BatLevel__MASK EQU 0x10
Pin_BatLevel__PORT EQU 0
Pin_BatLevel__PRT EQU CYREG_PRT0_PRT
Pin_BatLevel__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_BatLevel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_BatLevel__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_BatLevel__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_BatLevel__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_BatLevel__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_BatLevel__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_BatLevel__PS EQU CYREG_PRT0_PS
Pin_BatLevel__SHIFT EQU 4
Pin_BatLevel__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 62999999
BCLK__BUS_CLK__KHZ EQU 62999
BCLK__BUS_CLK__MHZ EQU 62
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
