
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d010  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d64  0800d120  0800d120  0001d120  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ee84  0800ee84  0001ee84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ee8c  0800ee8c  0001ee8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ee94  0800ee94  0001ee94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a38  20000000  0800ee98  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dec  20000a38  0800f8d0  00020a38  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20001824  0800f8d0  00021824  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a38  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001aa44  00000000  00000000  00020a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004723  00000000  00000000  0003b4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001408  00000000  00000000  0003fbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001250  00000000  00000000  00040fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001abf8  00000000  00000000  00042220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017b8c  00000000  00000000  0005ce18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082d1a  00000000  00000000  000749a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f76be  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006960  00000000  00000000  000f7714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a38 	.word	0x20000a38
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d108 	.word	0x0800d108

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a3c 	.word	0x20000a3c
 800014c:	0800d108 	.word	0x0800d108

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:

static volatile bool_e flag_10ms;
static volatile uint32_t t = 0;

static void process_ms(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incr�mentation de la variable t10ms (modulo 10 !)
 8000e24:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <process_ms+0x48>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	1c59      	adds	r1, r3, #1
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <process_ms+0x4c>)
 8000e2c:	fba3 2301 	umull	r2, r3, r3, r1
 8000e30:	08da      	lsrs	r2, r3, #3
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	1aca      	subs	r2, r1, r3
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <process_ms+0x48>)
 8000e3e:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <process_ms+0x48>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on l�ve ce flag.
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <process_ms+0x50>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	601a      	str	r2, [r3, #0]
	if(t)
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <process_ms+0x54>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <process_ms+0x40>
		t--;
 8000e56:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <process_ms+0x54>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <process_ms+0x54>)
 8000e5e:	6013      	str	r3, [r2, #0]
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr
 8000e68:	20000a74 	.word	0x20000a74
 8000e6c:	cccccccd 	.word	0xcccccccd
 8000e70:	20000a6c 	.word	0x20000a6c
 8000e74:	20000a70 	.word	0x20000a70

08000e78 <BUTTON_add>:

void BUTTON_add(uint8_t id, GPIO_TypeDef * GPIO, uint16_t PIN)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af02      	add	r7, sp, #8
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
 8000e84:	4613      	mov	r3, r2
 8000e86:	80bb      	strh	r3, [r7, #4]
	//for(uint8_t i = 0; i<NB_BUTTONS; i++)
	//{
		if(buttons[id].state == BUTTON_STATE_INEXISTANT)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a16      	ldr	r2, [pc, #88]	; (8000ee4 <BUTTON_add+0x6c>)
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	4413      	add	r3, r2
 8000e90:	799b      	ldrb	r3, [r3, #6]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d121      	bne.n	8000eda <BUTTON_add+0x62>
		{
			//*id = i;
			buttons[id].state = INIT;
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <BUTTON_add+0x6c>)
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	719a      	strb	r2, [r3, #6]
			buttons[id].GPIO = GPIO;
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	490f      	ldr	r1, [pc, #60]	; (8000ee4 <BUTTON_add+0x6c>)
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			buttons[id].PIN  = PIN;
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <BUTTON_add+0x6c>)
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	4413      	add	r3, r2
 8000eb4:	88ba      	ldrh	r2, [r7, #4]
 8000eb6:	809a      	strh	r2, [r3, #4]
			buttons[id].button_event = BUTTON_EVENT_NONE;
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <BUTTON_add+0x6c>)
 8000ebc:	00db      	lsls	r3, r3, #3
 8000ebe:	4413      	add	r3, r2
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	71da      	strb	r2, [r3, #7]

			BSP_GPIO_PinCfg(GPIO, PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ec4:	88b9      	ldrh	r1, [r7, #4]
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2301      	movs	r3, #1
 8000ecc:	2200      	movs	r2, #0
 8000ece:	6838      	ldr	r0, [r7, #0]
 8000ed0:	f001 fbcc 	bl	800266c <BSP_GPIO_PinCfg>

			Systick_add_callback_function(&process_ms);
 8000ed4:	4804      	ldr	r0, [pc, #16]	; (8000ee8 <BUTTON_add+0x70>)
 8000ed6:	f003 f8dd 	bl	8004094 <Systick_add_callback_function>
		}
	//}
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000a54 	.word	0x20000a54
 8000ee8:	08000e21 	.word	0x08000e21

08000eec <BUTTON_state_machine>:
	Elle doit �tre appel�e en boucle tr�s r�guli�rement.
	Pr�condition : avoir appel� auparavant BUTTON_init();
	Si un appui vient d'�tre fait, elle renverra BUTTON_EVENT_SHORT_PRESS ou BUTTON_EVENT_LONG_PRESS
*/
void BUTTON_state_machine(uint8_t id)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
	if (flag_10ms)
 8000ef6:	4b4c      	ldr	r3, [pc, #304]	; (8001028 <BUTTON_state_machine+0x13c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 8087 	beq.w	800100e <BUTTON_state_machine+0x122>
	{
		bool_e current_button;
		flag_10ms = FALSE;
 8000f00:	4b49      	ldr	r3, [pc, #292]	; (8001028 <BUTTON_state_machine+0x13c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]

			current_button = !HAL_GPIO_ReadPin(buttons[id].GPIO, buttons[id].PIN);
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	4a48      	ldr	r2, [pc, #288]	; (800102c <BUTTON_state_machine+0x140>)
 8000f0a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	4946      	ldr	r1, [pc, #280]	; (800102c <BUTTON_state_machine+0x140>)
 8000f12:	00db      	lsls	r3, r3, #3
 8000f14:	440b      	add	r3, r1
 8000f16:	889b      	ldrh	r3, [r3, #4]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	f004 fbe6 	bl	80056ec <HAL_GPIO_ReadPin>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	bf0c      	ite	eq
 8000f26:	2301      	moveq	r3, #1
 8000f28:	2300      	movne	r3, #0
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	60fb      	str	r3, [r7, #12]

			switch(buttons[id].state)
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	4a3e      	ldr	r2, [pc, #248]	; (800102c <BUTTON_state_machine+0x140>)
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	4413      	add	r3, r2
 8000f36:	799b      	ldrb	r3, [r3, #6]
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d861      	bhi.n	8001000 <BUTTON_state_machine+0x114>
 8000f3c:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <BUTTON_state_machine+0x58>)
 8000f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f42:	bf00      	nop
 8000f44:	08001013 	.word	0x08001013
 8000f48:	08000f59 	.word	0x08000f59
 8000f4c:	08000f67 	.word	0x08000f67
 8000f50:	08000f8d 	.word	0x08000f8d
 8000f54:	08000fe3 	.word	0x08000fe3
			{
				case BUTTON_STATE_INEXISTANT:
					break;
				case INIT:
					buttons[id].state = WAIT_BUTTON;
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	4a34      	ldr	r2, [pc, #208]	; (800102c <BUTTON_state_machine+0x140>)
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	4413      	add	r3, r2
 8000f60:	2202      	movs	r2, #2
 8000f62:	719a      	strb	r2, [r3, #6]
					break;
 8000f64:	e05c      	b.n	8001020 <BUTTON_state_machine+0x134>
				case WAIT_BUTTON:
					if(current_button)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d054      	beq.n	8001016 <BUTTON_state_machine+0x12a>
					{
						printf("[%d] button pressed\n", id);
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	482f      	ldr	r0, [pc, #188]	; (8001030 <BUTTON_state_machine+0x144>)
 8000f72:	f006 f9f3 	bl	800735c <printf>
						t=LONG_PRESS_DURATION;
 8000f76:	4b2f      	ldr	r3, [pc, #188]	; (8001034 <BUTTON_state_machine+0x148>)
 8000f78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f7c:	601a      	str	r2, [r3, #0]
						buttons[id].state = BUTTON_PRESSED;
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4a2a      	ldr	r2, [pc, #168]	; (800102c <BUTTON_state_machine+0x140>)
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	4413      	add	r3, r2
 8000f86:	2203      	movs	r2, #3
 8000f88:	719a      	strb	r2, [r3, #6]
					}
					break;
 8000f8a:	e044      	b.n	8001016 <BUTTON_state_machine+0x12a>
				case BUTTON_PRESSED:
					if(t==0)
 8000f8c:	4b29      	ldr	r3, [pc, #164]	; (8001034 <BUTTON_state_machine+0x148>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d111      	bne.n	8000fb8 <BUTTON_state_machine+0xcc>
					{
						buttons[id].button_event = BUTTON_EVENT_LONG_PRESS;
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	4a25      	ldr	r2, [pc, #148]	; (800102c <BUTTON_state_machine+0x140>)
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	4413      	add	r3, r2
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	71da      	strb	r2, [r3, #7]
						printf("[%d] long press event\n", id);
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4824      	ldr	r0, [pc, #144]	; (8001038 <BUTTON_state_machine+0x14c>)
 8000fa6:	f006 f9d9 	bl	800735c <printf>
						buttons[id].state = WAIT_RELEASE;						}
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4a1f      	ldr	r2, [pc, #124]	; (800102c <BUTTON_state_machine+0x140>)
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	4413      	add	r3, r2
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	719a      	strb	r2, [r3, #6]
					{
						buttons[id].button_event = BUTTON_EVENT_SHORT_PRESS;
						printf("[%d] short press event\n", id);
						buttons[id].state = WAIT_BUTTON;
					}
					break;
 8000fb6:	e030      	b.n	800101a <BUTTON_state_machine+0x12e>
					else if(!current_button)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d12d      	bne.n	800101a <BUTTON_state_machine+0x12e>
						buttons[id].button_event = BUTTON_EVENT_SHORT_PRESS;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	4a1a      	ldr	r2, [pc, #104]	; (800102c <BUTTON_state_machine+0x140>)
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	4413      	add	r3, r2
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	71da      	strb	r2, [r3, #7]
						printf("[%d] short press event\n", id);
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	481b      	ldr	r0, [pc, #108]	; (800103c <BUTTON_state_machine+0x150>)
 8000fd0:	f006 f9c4 	bl	800735c <printf>
						buttons[id].state = WAIT_BUTTON;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	4a15      	ldr	r2, [pc, #84]	; (800102c <BUTTON_state_machine+0x140>)
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	4413      	add	r3, r2
 8000fdc:	2202      	movs	r2, #2
 8000fde:	719a      	strb	r2, [r3, #6]
					break;
 8000fe0:	e01b      	b.n	800101a <BUTTON_state_machine+0x12e>

				case WAIT_RELEASE:
					if(!current_button)
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d11a      	bne.n	800101e <BUTTON_state_machine+0x132>
					{
						printf("[%d] release button after long press\n", id);
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	4619      	mov	r1, r3
 8000fec:	4814      	ldr	r0, [pc, #80]	; (8001040 <BUTTON_state_machine+0x154>)
 8000fee:	f006 f9b5 	bl	800735c <printf>
						buttons[id].state = WAIT_BUTTON;
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4a0d      	ldr	r2, [pc, #52]	; (800102c <BUTTON_state_machine+0x140>)
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	719a      	strb	r2, [r3, #6]
					}
					break;
 8000ffe:	e00e      	b.n	800101e <BUTTON_state_machine+0x132>
				default:
					buttons[id].state = INIT;
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	4a0a      	ldr	r2, [pc, #40]	; (800102c <BUTTON_state_machine+0x140>)
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	4413      	add	r3, r2
 8001008:	2201      	movs	r2, #1
 800100a:	719a      	strb	r2, [r3, #6]
					break;
 800100c:	e008      	b.n	8001020 <BUTTON_state_machine+0x134>
			}
	}
 800100e:	bf00      	nop
 8001010:	e006      	b.n	8001020 <BUTTON_state_machine+0x134>
					break;
 8001012:	bf00      	nop
 8001014:	e004      	b.n	8001020 <BUTTON_state_machine+0x134>
					break;
 8001016:	bf00      	nop
 8001018:	e002      	b.n	8001020 <BUTTON_state_machine+0x134>
					break;
 800101a:	bf00      	nop
 800101c:	e000      	b.n	8001020 <BUTTON_state_machine+0x134>
					break;
 800101e:	bf00      	nop
}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000a6c 	.word	0x20000a6c
 800102c:	20000a54 	.word	0x20000a54
 8001030:	0800d120 	.word	0x0800d120
 8001034:	20000a70 	.word	0x20000a70
 8001038:	0800d138 	.word	0x0800d138
 800103c:	0800d150 	.word	0x0800d150
 8001040:	0800d168 	.word	0x0800d168

08001044 <BUTTON_getEvent>:

button_event_e BUTTON_getEvent(uint8_t id)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	button_event_e ret = buttons[id].button_event;
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4a08      	ldr	r2, [pc, #32]	; (8001074 <BUTTON_getEvent+0x30>)
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4413      	add	r3, r2
 8001056:	79db      	ldrb	r3, [r3, #7]
 8001058:	73fb      	strb	r3, [r7, #15]
	buttons[id].button_event = BUTTON_EVENT_NONE;
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4a05      	ldr	r2, [pc, #20]	; (8001074 <BUTTON_getEvent+0x30>)
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4413      	add	r3, r2
 8001062:	2200      	movs	r2, #0
 8001064:	71da      	strb	r2, [r3, #7]
	return ret;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000a54 	.word	0x20000a54

08001078 <ELECTROVANNE_Init>:

#include "stm32f1_gpio.h"


void ELECTROVANNE_Init(electrovanne_t * electrovanne)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af02      	add	r7, sp, #8
 800107e:	6078      	str	r0, [r7, #4]
	BSP_GPIO_PinCfg(electrovanne->GPIO, electrovanne->PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6958      	ldr	r0, [r3, #20]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	8b1b      	ldrh	r3, [r3, #24]
 8001088:	4619      	mov	r1, r3
 800108a:	2303      	movs	r3, #3
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	2201      	movs	r2, #1
 8001092:	f001 faeb 	bl	800266c <BSP_GPIO_PinCfg>
	ELECTROVANNE_Set(electrovanne);
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f000 f804 	bl	80010a4 <ELECTROVANNE_Set>

}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <ELECTROVANNE_Set>:

void ELECTROVANNE_Set(electrovanne_t * electrovanne)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(electrovanne->GPIO, electrovanne->PIN, electrovanne->state);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6958      	ldr	r0, [r3, #20]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	8b19      	ldrh	r1, [r3, #24]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	7e9b      	ldrb	r3, [r3, #26]
 80010b8:	461a      	mov	r2, r3
 80010ba:	f004 fb2e 	bl	800571a <HAL_GPIO_WritePin>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HCSR04_Init>:
#include "hcsr04.h"

#define PERIOD_MEASURE			100

void HCSR04_Init(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b086      	sub	sp, #24
 80010ca:	af02      	add	r7, sp, #8
 80010cc:	60f8      	str	r0, [r7, #12]
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	4613      	mov	r3, r2
 80010d4:	80fb      	strh	r3, [r7, #6]
	HCSR04_add(id, TRIG_GPIO, TRIG_PIN, ECHO_GPIO, ECHO_PIN);
 80010d6:	88fa      	ldrh	r2, [r7, #6]
 80010d8:	8b3b      	ldrh	r3, [r7, #24]
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	68b9      	ldr	r1, [r7, #8]
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f000 fdd3 	bl	8001c8c <HCSR04_add>
}
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HCSR04_GetDistance>:

bool_e HCSR04_GetDistance(uint8_t id_sensor, uint16_t * distance)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	6039      	str	r1, [r7, #0]
 80010fa:	71fb      	strb	r3, [r7, #7]
		LAUNCH_MEASURE,
		WAIT_DURING_MEASURE,
		WAIT_BEFORE_NEXT_MEASURE
	}state_e;

	bool_e ret = FALSE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60fb      	str	r3, [r7, #12]

	static state_e state = LAUNCH_MEASURE;
	static uint32_t tlocal;

	switch(state)
 8001100:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b02      	cmp	r3, #2
 8001106:	d041      	beq.n	800118c <HCSR04_GetDistance+0x9c>
 8001108:	2b02      	cmp	r3, #2
 800110a:	dc4b      	bgt.n	80011a4 <HCSR04_GetDistance+0xb4>
 800110c:	2b00      	cmp	r3, #0
 800110e:	d002      	beq.n	8001116 <HCSR04_GetDistance+0x26>
 8001110:	2b01      	cmp	r3, #1
 8001112:	d00d      	beq.n	8001130 <HCSR04_GetDistance+0x40>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
				state = LAUNCH_MEASURE;
			break;
		default:
			break;
 8001114:	e046      	b.n	80011a4 <HCSR04_GetDistance+0xb4>
			HCSR04_run_measure(id_sensor);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fe1f 	bl	8001d5c <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 800111e:	f003 fe9d 	bl	8004e5c <HAL_GetTick>
 8001122:	4603      	mov	r3, r0
 8001124:	4a25      	ldr	r2, [pc, #148]	; (80011bc <HCSR04_GetDistance+0xcc>)
 8001126:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
			break;
 800112e:	e03e      	b.n	80011ae <HCSR04_GetDistance+0xbe>
			switch(HCSR04_get_value(id_sensor, distance))
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	6839      	ldr	r1, [r7, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f001 f81d 	bl	8002174 <HCSR04_get_value>
 800113a:	4603      	mov	r3, r0
 800113c:	2b03      	cmp	r3, #3
 800113e:	d833      	bhi.n	80011a8 <HCSR04_GetDistance+0xb8>
 8001140:	a201      	add	r2, pc, #4	; (adr r2, 8001148 <HCSR04_GetDistance+0x58>)
 8001142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001146:	bf00      	nop
 8001148:	08001159 	.word	0x08001159
 800114c:	08001165 	.word	0x08001165
 8001150:	08001189 	.word	0x08001189
 8001154:	08001177 	.word	0x08001177
					state = WAIT_BEFORE_NEXT_MEASURE;
 8001158:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 800115a:	2202      	movs	r2, #2
 800115c:	701a      	strb	r2, [r3, #0]
					ret = TRUE;
 800115e:	2301      	movs	r3, #1
 8001160:	60fb      	str	r3, [r7, #12]
					break;
 8001162:	e012      	b.n	800118a <HCSR04_GetDistance+0x9a>
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4619      	mov	r1, r3
 8001168:	4815      	ldr	r0, [pc, #84]	; (80011c0 <HCSR04_GetDistance+0xd0>)
 800116a:	f006 f8f7 	bl	800735c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 8001170:	2202      	movs	r2, #2
 8001172:	701a      	strb	r2, [r3, #0]
					break;
 8001174:	e009      	b.n	800118a <HCSR04_GetDistance+0x9a>
					printf("sensor %d - timeout\n", id_sensor);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	4619      	mov	r1, r3
 800117a:	4812      	ldr	r0, [pc, #72]	; (80011c4 <HCSR04_GetDistance+0xd4>)
 800117c:	f006 f8ee 	bl	800735c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 8001182:	2202      	movs	r2, #2
 8001184:	701a      	strb	r2, [r3, #0]
					break;
 8001186:	e000      	b.n	800118a <HCSR04_GetDistance+0x9a>
					break;
 8001188:	bf00      	nop
			break;
 800118a:	e00d      	b.n	80011a8 <HCSR04_GetDistance+0xb8>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 800118c:	f003 fe66 	bl	8004e5c <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <HCSR04_GetDistance+0xcc>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3364      	adds	r3, #100	; 0x64
 8001198:	429a      	cmp	r2, r3
 800119a:	d907      	bls.n	80011ac <HCSR04_GetDistance+0xbc>
				state = LAUNCH_MEASURE;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HCSR04_GetDistance+0xc8>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]
			break;
 80011a2:	e003      	b.n	80011ac <HCSR04_GetDistance+0xbc>
			break;
 80011a4:	bf00      	nop
 80011a6:	e002      	b.n	80011ae <HCSR04_GetDistance+0xbe>
			break;
 80011a8:	bf00      	nop
 80011aa:	e000      	b.n	80011ae <HCSR04_GetDistance+0xbe>
			break;
 80011ac:	bf00      	nop
	}

	return ret;
 80011ae:	68fb      	ldr	r3, [r7, #12]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000a78 	.word	0x20000a78
 80011bc:	20000a7c 	.word	0x20000a7c
 80011c0:	0800d190 	.word	0x0800d190
 80011c4:	0800d1bc 	.word	0x0800d1bc

080011c8 <process_ms>:
static void state_machine(void);

static volatile uint32_t t = 0;

void process_ms(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
	if(t)
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <process_ms+0x20>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d004      	beq.n	80011de <process_ms+0x16>
		t--;
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <process_ms+0x20>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3b01      	subs	r3, #1
 80011da:	4a03      	ldr	r2, [pc, #12]	; (80011e8 <process_ms+0x20>)
 80011dc:	6013      	str	r3, [r2, #0]
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20000a80 	.word	0x20000a80

080011ec <main>:

int main(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 80011f0:	f003 fddc 	bl	8004dac <HAL_Init>

	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	//UART_init(UART2_ID,115200);
	UART_init(UART1_ID,115200);
 80011f4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80011f8:	2000      	movs	r0, #0
 80011fa:	f002 f9cf 	bl	800359c <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	//SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
	SYS_set_std_usart(UART1_ID, UART1_ID, UART1_ID);
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f001 fd68 	bl	8002cd8 <SYS_set_std_usart>


	//On ajoute la fonction process_ms � la liste des fonctions appel�es automatiquement chaque ms par la routine d'interruption du p�riph�rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001208:	4808      	ldr	r0, [pc, #32]	; (800122c <main+0x40>)
 800120a:	f002 ff43 	bl	8004094 <Systick_add_callback_function>
	uint16_t distance;

	HCSR04_Init(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);*/
	while(1)	//boucle de t�che de fond
	{
		BUTTON_state_machine(0);
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff fe6c 	bl	8000eec <BUTTON_state_machine>
		BUTTON_state_machine(1);
 8001214:	2001      	movs	r0, #1
 8001216:	f7ff fe69 	bl	8000eec <BUTTON_state_machine>
		BUTTON_state_machine(2);
 800121a:	2002      	movs	r0, #2
 800121c:	f7ff fe66 	bl	8000eec <BUTTON_state_machine>
		HCSR04_process_main();
 8001220:	f000 fea8 	bl	8001f74 <HCSR04_process_main>
		state_machine();
 8001224:	f000 f804 	bl	8001230 <state_machine>
		BUTTON_state_machine(0);
 8001228:	e7f1      	b.n	800120e <main+0x22>
 800122a:	bf00      	nop
 800122c:	080011c9 	.word	0x080011c9

08001230 <state_machine>:
	}
}

static void state_machine(void)
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b085      	sub	sp, #20
 8001234:	af02      	add	r7, sp, #8
		PARAMETRES,
	}state_e;

	static state_e state = INIT;
	static state_e previous_state = INIT;
	bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 8001236:	4ba2      	ldr	r3, [pc, #648]	; (80014c0 <state_machine+0x290>)
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	4ba2      	ldr	r3, [pc, #648]	; (80014c4 <state_machine+0x294>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	429a      	cmp	r2, r3
 8001240:	bf14      	ite	ne
 8001242:	2301      	movne	r3, #1
 8001244:	2300      	moveq	r3, #0
 8001246:	b2db      	uxtb	r3, r3
 8001248:	607b      	str	r3, [r7, #4]
	static uint8_t id_sensor;
	static uint16_t profondeur_pourcentage;
	static uint16_t previous_profondeur_pourcentage = 0;
	uint16_t distance;

	if (HCSR04_GetDistance(id_sensor, &distance))
 800124a:	4b9f      	ldr	r3, [pc, #636]	; (80014c8 <state_machine+0x298>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	1cba      	adds	r2, r7, #2
 8001250:	4611      	mov	r1, r2
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ff4c 	bl	80010f0 <HCSR04_GetDistance>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00e      	beq.n	800127c <state_machine+0x4c>
	{
		profondeur_pourcentage = (uint16_t) ((PROFONDEUR_CUVE - distance) * 100 / PROFONDEUR_CUVE);
 800125e:	4b9b      	ldr	r3, [pc, #620]	; (80014cc <state_machine+0x29c>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	887b      	ldrh	r3, [r7, #2]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2264      	movs	r2, #100	; 0x64
 800126a:	fb02 f303 	mul.w	r3, r2, r3
 800126e:	4a97      	ldr	r2, [pc, #604]	; (80014cc <state_machine+0x29c>)
 8001270:	8812      	ldrh	r2, [r2, #0]
 8001272:	fb93 f3f2 	sdiv	r3, r3, r2
 8001276:	b29a      	uxth	r2, r3
 8001278:	4b95      	ldr	r3, [pc, #596]	; (80014d0 <state_machine+0x2a0>)
 800127a:	801a      	strh	r2, [r3, #0]
	}

	switch(state)
 800127c:	4b90      	ldr	r3, [pc, #576]	; (80014c0 <state_machine+0x290>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b04      	cmp	r3, #4
 8001282:	f200 8119 	bhi.w	80014b8 <state_machine+0x288>
 8001286:	a201      	add	r2, pc, #4	; (adr r2, 800128c <state_machine+0x5c>)
 8001288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128c:	080012a1 	.word	0x080012a1
 8001290:	080012ef 	.word	0x080012ef
 8001294:	0800148d 	.word	0x0800148d
 8001298:	0800149b 	.word	0x0800149b
 800129c:	080014a9 	.word	0x080014a9
	{
		case INIT :
			// Ecran TFT
			TFT_Init();
 80012a0:	f000 fa42 	bl	8001728 <TFT_Init>
			static uint8_t mode_chosing = 0;
			static uint8_t current_mode = 1;
			//static float temperature = 0.0;

			// HCSRO4
			HCSR04_Init(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	4b8a      	ldr	r3, [pc, #552]	; (80014d4 <state_machine+0x2a4>)
 80012aa:	2240      	movs	r2, #64	; 0x40
 80012ac:	4989      	ldr	r1, [pc, #548]	; (80014d4 <state_machine+0x2a4>)
 80012ae:	4886      	ldr	r0, [pc, #536]	; (80014c8 <state_machine+0x298>)
 80012b0:	f7ff ff09 	bl	80010c6 <HCSR04_Init>

			// Electrovannes
			ELECTROVANNE_Init(&electrovanne_EC);
 80012b4:	4888      	ldr	r0, [pc, #544]	; (80014d8 <state_machine+0x2a8>)
 80012b6:	f7ff fedf 	bl	8001078 <ELECTROVANNE_Init>
			ELECTROVANNE_Init(&electrovanne_EP);
 80012ba:	4888      	ldr	r0, [pc, #544]	; (80014dc <state_machine+0x2ac>)
 80012bc:	f7ff fedc 	bl	8001078 <ELECTROVANNE_Init>

			// Boutons
			BUTTON_add(0, BUTTON_U_GPIO, BUTTON_U_PIN);
 80012c0:	2202      	movs	r2, #2
 80012c2:	4987      	ldr	r1, [pc, #540]	; (80014e0 <state_machine+0x2b0>)
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff fdd7 	bl	8000e78 <BUTTON_add>
			BUTTON_add(1, BUTTON_D_GPIO, BUTTON_D_PIN);
 80012ca:	2201      	movs	r2, #1
 80012cc:	4984      	ldr	r1, [pc, #528]	; (80014e0 <state_machine+0x2b0>)
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7ff fdd2 	bl	8000e78 <BUTTON_add>
			BUTTON_add(2, BUTTON_R_GPIO, BUTTON_R_PIN);
 80012d4:	2204      	movs	r2, #4
 80012d6:	4982      	ldr	r1, [pc, #520]	; (80014e0 <state_machine+0x2b0>)
 80012d8:	2002      	movs	r0, #2
 80012da:	f7ff fdcd 	bl	8000e78 <BUTTON_add>

			previous_state = state;
 80012de:	4b78      	ldr	r3, [pc, #480]	; (80014c0 <state_machine+0x290>)
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	4b78      	ldr	r3, [pc, #480]	; (80014c4 <state_machine+0x294>)
 80012e4:	701a      	strb	r2, [r3, #0]
			state = ACCUEIL;
 80012e6:	4b76      	ldr	r3, [pc, #472]	; (80014c0 <state_machine+0x290>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	701a      	strb	r2, [r3, #0]

			break;
 80012ec:	e0e4      	b.n	80014b8 <state_machine+0x288>

		case ACCUEIL:

			if (entrance)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d037      	beq.n	8001364 <state_machine+0x134>
			{
				TFT_Acceuil();
 80012f4:	f000 fa26 	bl	8001744 <TFT_Acceuil>
				TFT_Acceuil_Update(1, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 80012f8:	4b7a      	ldr	r3, [pc, #488]	; (80014e4 <state_machine+0x2b4>)
 80012fa:	7819      	ldrb	r1, [r3, #0]
 80012fc:	4b7a      	ldr	r3, [pc, #488]	; (80014e8 <state_machine+0x2b8>)
 80012fe:	7818      	ldrb	r0, [r3, #0]
 8001300:	4b73      	ldr	r3, [pc, #460]	; (80014d0 <state_machine+0x2a0>)
 8001302:	881c      	ldrh	r4, [r3, #0]
 8001304:	4b74      	ldr	r3, [pc, #464]	; (80014d8 <state_machine+0x2a8>)
 8001306:	7e9b      	ldrb	r3, [r3, #26]
 8001308:	4a74      	ldr	r2, [pc, #464]	; (80014dc <state_machine+0x2ac>)
 800130a:	7e92      	ldrb	r2, [r2, #26]
 800130c:	9201      	str	r2, [sp, #4]
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	4623      	mov	r3, r4
 8001312:	4602      	mov	r2, r0
 8001314:	2001      	movs	r0, #1
 8001316:	f000 fb4d 	bl	80019b4 <TFT_Acceuil_Update>
				TFT_Acceuil_Update(2, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 800131a:	4b72      	ldr	r3, [pc, #456]	; (80014e4 <state_machine+0x2b4>)
 800131c:	7819      	ldrb	r1, [r3, #0]
 800131e:	4b72      	ldr	r3, [pc, #456]	; (80014e8 <state_machine+0x2b8>)
 8001320:	7818      	ldrb	r0, [r3, #0]
 8001322:	4b6b      	ldr	r3, [pc, #428]	; (80014d0 <state_machine+0x2a0>)
 8001324:	881c      	ldrh	r4, [r3, #0]
 8001326:	4b6c      	ldr	r3, [pc, #432]	; (80014d8 <state_machine+0x2a8>)
 8001328:	7e9b      	ldrb	r3, [r3, #26]
 800132a:	4a6c      	ldr	r2, [pc, #432]	; (80014dc <state_machine+0x2ac>)
 800132c:	7e92      	ldrb	r2, [r2, #26]
 800132e:	9201      	str	r2, [sp, #4]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	4623      	mov	r3, r4
 8001334:	4602      	mov	r2, r0
 8001336:	2002      	movs	r0, #2
 8001338:	f000 fb3c 	bl	80019b4 <TFT_Acceuil_Update>
				TFT_Acceuil_Update(3, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 800133c:	4b69      	ldr	r3, [pc, #420]	; (80014e4 <state_machine+0x2b4>)
 800133e:	7819      	ldrb	r1, [r3, #0]
 8001340:	4b69      	ldr	r3, [pc, #420]	; (80014e8 <state_machine+0x2b8>)
 8001342:	7818      	ldrb	r0, [r3, #0]
 8001344:	4b62      	ldr	r3, [pc, #392]	; (80014d0 <state_machine+0x2a0>)
 8001346:	881c      	ldrh	r4, [r3, #0]
 8001348:	4b63      	ldr	r3, [pc, #396]	; (80014d8 <state_machine+0x2a8>)
 800134a:	7e9b      	ldrb	r3, [r3, #26]
 800134c:	4a63      	ldr	r2, [pc, #396]	; (80014dc <state_machine+0x2ac>)
 800134e:	7e92      	ldrb	r2, [r2, #26]
 8001350:	9201      	str	r2, [sp, #4]
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	4623      	mov	r3, r4
 8001356:	4602      	mov	r2, r0
 8001358:	2003      	movs	r0, #3
 800135a:	f000 fb2b 	bl	80019b4 <TFT_Acceuil_Update>
				previous_state = ACCUEIL;
 800135e:	4b59      	ldr	r3, [pc, #356]	; (80014c4 <state_machine+0x294>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
			}

			if (BUTTON_getEvent(0) == BUTTON_EVENT_SHORT_PRESS)
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff fe6d 	bl	8001044 <BUTTON_getEvent>
 800136a:	4603      	mov	r3, r0
 800136c:	2b01      	cmp	r3, #1
 800136e:	d120      	bne.n	80013b2 <state_machine+0x182>
			{
				mode_chosing = (uint8_t) ((mode_chosing+2) % 3);
 8001370:	4b5d      	ldr	r3, [pc, #372]	; (80014e8 <state_machine+0x2b8>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	1c9a      	adds	r2, r3, #2
 8001376:	4b5d      	ldr	r3, [pc, #372]	; (80014ec <state_machine+0x2bc>)
 8001378:	fb83 3102 	smull	r3, r1, r3, r2
 800137c:	17d3      	asrs	r3, r2, #31
 800137e:	1ac9      	subs	r1, r1, r3
 8001380:	460b      	mov	r3, r1
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	440b      	add	r3, r1
 8001386:	1ad1      	subs	r1, r2, r3
 8001388:	b2ca      	uxtb	r2, r1
 800138a:	4b57      	ldr	r3, [pc, #348]	; (80014e8 <state_machine+0x2b8>)
 800138c:	701a      	strb	r2, [r3, #0]
				TFT_Acceuil_Update(2, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 800138e:	4b55      	ldr	r3, [pc, #340]	; (80014e4 <state_machine+0x2b4>)
 8001390:	7819      	ldrb	r1, [r3, #0]
 8001392:	4b55      	ldr	r3, [pc, #340]	; (80014e8 <state_machine+0x2b8>)
 8001394:	7818      	ldrb	r0, [r3, #0]
 8001396:	4b4e      	ldr	r3, [pc, #312]	; (80014d0 <state_machine+0x2a0>)
 8001398:	881c      	ldrh	r4, [r3, #0]
 800139a:	4b4f      	ldr	r3, [pc, #316]	; (80014d8 <state_machine+0x2a8>)
 800139c:	7e9b      	ldrb	r3, [r3, #26]
 800139e:	4a4f      	ldr	r2, [pc, #316]	; (80014dc <state_machine+0x2ac>)
 80013a0:	7e92      	ldrb	r2, [r2, #26]
 80013a2:	9201      	str	r2, [sp, #4]
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	4623      	mov	r3, r4
 80013a8:	4602      	mov	r2, r0
 80013aa:	2002      	movs	r0, #2
 80013ac:	f000 fb02 	bl	80019b4 <TFT_Acceuil_Update>
 80013b0:	e050      	b.n	8001454 <state_machine+0x224>
			}

			else if (BUTTON_getEvent(1) == BUTTON_EVENT_SHORT_PRESS)
 80013b2:	2001      	movs	r0, #1
 80013b4:	f7ff fe46 	bl	8001044 <BUTTON_getEvent>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d120      	bne.n	8001400 <state_machine+0x1d0>
			{
				mode_chosing = (uint8_t) ((mode_chosing+1) % 3);
 80013be:	4b4a      	ldr	r3, [pc, #296]	; (80014e8 <state_machine+0x2b8>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	4b49      	ldr	r3, [pc, #292]	; (80014ec <state_machine+0x2bc>)
 80013c6:	fb83 3102 	smull	r3, r1, r3, r2
 80013ca:	17d3      	asrs	r3, r2, #31
 80013cc:	1ac9      	subs	r1, r1, r3
 80013ce:	460b      	mov	r3, r1
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	440b      	add	r3, r1
 80013d4:	1ad1      	subs	r1, r2, r3
 80013d6:	b2ca      	uxtb	r2, r1
 80013d8:	4b43      	ldr	r3, [pc, #268]	; (80014e8 <state_machine+0x2b8>)
 80013da:	701a      	strb	r2, [r3, #0]
				TFT_Acceuil_Update(2, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 80013dc:	4b41      	ldr	r3, [pc, #260]	; (80014e4 <state_machine+0x2b4>)
 80013de:	7819      	ldrb	r1, [r3, #0]
 80013e0:	4b41      	ldr	r3, [pc, #260]	; (80014e8 <state_machine+0x2b8>)
 80013e2:	7818      	ldrb	r0, [r3, #0]
 80013e4:	4b3a      	ldr	r3, [pc, #232]	; (80014d0 <state_machine+0x2a0>)
 80013e6:	881c      	ldrh	r4, [r3, #0]
 80013e8:	4b3b      	ldr	r3, [pc, #236]	; (80014d8 <state_machine+0x2a8>)
 80013ea:	7e9b      	ldrb	r3, [r3, #26]
 80013ec:	4a3b      	ldr	r2, [pc, #236]	; (80014dc <state_machine+0x2ac>)
 80013ee:	7e92      	ldrb	r2, [r2, #26]
 80013f0:	9201      	str	r2, [sp, #4]
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	4623      	mov	r3, r4
 80013f6:	4602      	mov	r2, r0
 80013f8:	2002      	movs	r0, #2
 80013fa:	f000 fadb 	bl	80019b4 <TFT_Acceuil_Update>
 80013fe:	e029      	b.n	8001454 <state_machine+0x224>
			}

			else if (BUTTON_getEvent(2) == BUTTON_EVENT_SHORT_PRESS)
 8001400:	2002      	movs	r0, #2
 8001402:	f7ff fe1f 	bl	8001044 <BUTTON_getEvent>
 8001406:	4603      	mov	r3, r0
 8001408:	2b01      	cmp	r3, #1
 800140a:	d123      	bne.n	8001454 <state_machine+0x224>
			{
				if (mode_chosing == 0 || mode_chosing == 1)
 800140c:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <state_machine+0x2b8>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <state_machine+0x1ec>
 8001414:	4b34      	ldr	r3, [pc, #208]	; (80014e8 <state_machine+0x2b8>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d114      	bne.n	8001446 <state_machine+0x216>
				{
					current_mode = mode_chosing;
 800141c:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <state_machine+0x2b8>)
 800141e:	781a      	ldrb	r2, [r3, #0]
 8001420:	4b30      	ldr	r3, [pc, #192]	; (80014e4 <state_machine+0x2b4>)
 8001422:	701a      	strb	r2, [r3, #0]
					TFT_Acceuil_Update(1, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 8001424:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <state_machine+0x2b4>)
 8001426:	7819      	ldrb	r1, [r3, #0]
 8001428:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <state_machine+0x2b8>)
 800142a:	7818      	ldrb	r0, [r3, #0]
 800142c:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <state_machine+0x2a0>)
 800142e:	881c      	ldrh	r4, [r3, #0]
 8001430:	4b29      	ldr	r3, [pc, #164]	; (80014d8 <state_machine+0x2a8>)
 8001432:	7e9b      	ldrb	r3, [r3, #26]
 8001434:	4a29      	ldr	r2, [pc, #164]	; (80014dc <state_machine+0x2ac>)
 8001436:	7e92      	ldrb	r2, [r2, #26]
 8001438:	9201      	str	r2, [sp, #4]
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	4623      	mov	r3, r4
 800143e:	4602      	mov	r2, r0
 8001440:	2001      	movs	r0, #1
 8001442:	f000 fab7 	bl	80019b4 <TFT_Acceuil_Update>
				}
				state = mode[mode_chosing];
 8001446:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <state_machine+0x2b8>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	461a      	mov	r2, r3
 800144c:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <state_machine+0x2c0>)
 800144e:	5c9a      	ldrb	r2, [r3, r2]
 8001450:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <state_machine+0x290>)
 8001452:	701a      	strb	r2, [r3, #0]
			}

			if (profondeur_pourcentage != previous_profondeur_pourcentage)
 8001454:	4b1e      	ldr	r3, [pc, #120]	; (80014d0 <state_machine+0x2a0>)
 8001456:	881a      	ldrh	r2, [r3, #0]
 8001458:	4b26      	ldr	r3, [pc, #152]	; (80014f4 <state_machine+0x2c4>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	429a      	cmp	r2, r3
 800145e:	d02a      	beq.n	80014b6 <state_machine+0x286>
			{
				TFT_Acceuil_Update(3, current_mode, mode_chosing, profondeur_pourcentage, electrovanne_EC.state, electrovanne_EP.state);
 8001460:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <state_machine+0x2b4>)
 8001462:	7819      	ldrb	r1, [r3, #0]
 8001464:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <state_machine+0x2b8>)
 8001466:	7818      	ldrb	r0, [r3, #0]
 8001468:	4b19      	ldr	r3, [pc, #100]	; (80014d0 <state_machine+0x2a0>)
 800146a:	881c      	ldrh	r4, [r3, #0]
 800146c:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <state_machine+0x2a8>)
 800146e:	7e9b      	ldrb	r3, [r3, #26]
 8001470:	4a1a      	ldr	r2, [pc, #104]	; (80014dc <state_machine+0x2ac>)
 8001472:	7e92      	ldrb	r2, [r2, #26]
 8001474:	9201      	str	r2, [sp, #4]
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	4623      	mov	r3, r4
 800147a:	4602      	mov	r2, r0
 800147c:	2003      	movs	r0, #3
 800147e:	f000 fa99 	bl	80019b4 <TFT_Acceuil_Update>
				previous_profondeur_pourcentage = profondeur_pourcentage;
 8001482:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <state_machine+0x2a0>)
 8001484:	881a      	ldrh	r2, [r3, #0]
 8001486:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <state_machine+0x2c4>)
 8001488:	801a      	strh	r2, [r3, #0]
			}


			break;
 800148a:	e014      	b.n	80014b6 <state_machine+0x286>

		case MODE_AUTO:

			printf("coucou mode auto");
 800148c:	481a      	ldr	r0, [pc, #104]	; (80014f8 <state_machine+0x2c8>)
 800148e:	f005 ff65 	bl	800735c <printf>

			state = ACCUEIL;
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <state_machine+0x290>)
 8001494:	2201      	movs	r2, #1
 8001496:	701a      	strb	r2, [r3, #0]
			}


			break;
			*/
			break ;
 8001498:	e00e      	b.n	80014b8 <state_machine+0x288>

		case MODE_MANUEL:

			printf("coucou mode manuel");
 800149a:	4818      	ldr	r0, [pc, #96]	; (80014fc <state_machine+0x2cc>)
 800149c:	f005 ff5e 	bl	800735c <printf>

			state = ACCUEIL;
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <state_machine+0x290>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]
			break;
 80014a6:	e007      	b.n	80014b8 <state_machine+0x288>
		case PARAMETRES:

			printf("coucou mode parametre");
 80014a8:	4815      	ldr	r0, [pc, #84]	; (8001500 <state_machine+0x2d0>)
 80014aa:	f005 ff57 	bl	800735c <printf>

			state = ACCUEIL;
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <state_machine+0x290>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
			break;
 80014b4:	e000      	b.n	80014b8 <state_machine+0x288>
			break;
 80014b6:	bf00      	nop
	}

}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd90      	pop	{r4, r7, pc}
 80014c0:	20000a84 	.word	0x20000a84
 80014c4:	20000a85 	.word	0x20000a85
 80014c8:	20000a86 	.word	0x20000a86
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000a88 	.word	0x20000a88
 80014d4:	40010c00 	.word	0x40010c00
 80014d8:	20000004 	.word	0x20000004
 80014dc:	20000020 	.word	0x20000020
 80014e0:	40010800 	.word	0x40010800
 80014e4:	2000003c 	.word	0x2000003c
 80014e8:	20000a8a 	.word	0x20000a8a
 80014ec:	55555556 	.word	0x55555556
 80014f0:	20000040 	.word	0x20000040
 80014f4:	20000a8c 	.word	0x20000a8c
 80014f8:	0800d1d4 	.word	0x0800d1d4
 80014fc:	0800d1e8 	.word	0x0800d1e8
 8001500:	0800d1fc 	.word	0x0800d1fc

08001504 <displayDynamicLine>:
void displayDynamicLine(DynamicLine_t pDynamicLine);

DynamicLine_t Screens_Addresse [NB_SCREENS][NB_MAX_PARAMETERS];

void displayDynamicLine(DynamicLine_t pDynamicLine)
{
 8001504:	b084      	sub	sp, #16
 8001506:	b5b0      	push	{r4, r5, r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af02      	add	r7, sp, #8
 800150c:	f107 0410 	add.w	r4, r7, #16
 8001510:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	Screens_Addresse[pDynamicLine.screen][pDynamicLine.id] = pDynamicLine;
 8001514:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001518:	4618      	mov	r0, r3
 800151a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800151e:	4917      	ldr	r1, [pc, #92]	; (800157c <displayDynamicLine+0x78>)
 8001520:	461a      	mov	r2, r3
 8001522:	00d2      	lsls	r2, r2, #3
 8001524:	1ad2      	subs	r2, r2, r3
 8001526:	00d3      	lsls	r3, r2, #3
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	1a1b      	subs	r3, r3, r0
 8001530:	019b      	lsls	r3, r3, #6
 8001532:	4413      	add	r3, r2
 8001534:	440b      	add	r3, r1
 8001536:	461d      	mov	r5, r3
 8001538:	f107 0410 	add.w	r4, r7, #16
 800153c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800153e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001540:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001542:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001544:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001546:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001548:	e894 0003 	ldmia.w	r4, {r0, r1}
 800154c:	e885 0003 	stmia.w	r5, {r0, r1}

    ILI9341_Puts(pDynamicLine.position_x, pDynamicLine.position_y, pDynamicLine.text,
 8001550:	8a38      	ldrh	r0, [r7, #16]
 8001552:	8a79      	ldrh	r1, [r7, #18]
 8001554:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
 8001556:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800155a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800155e:	f107 0414 	add.w	r4, r7, #20
 8001562:	9201      	str	r2, [sp, #4]
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	462b      	mov	r3, r5
 8001568:	4622      	mov	r2, r4
 800156a:	f003 f8a3 	bl	80046b4 <ILI9341_Puts>
                     pDynamicLine.font, pDynamicLine.foreground, pDynamicLine.background);
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001576:	b004      	add	sp, #16
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20001104 	.word	0x20001104

08001580 <updateDynamicLine_Text>:

void updateDynamicLine_Text(DynamicLine_t pDynamicLine, char * new_text)
{
 8001580:	b084      	sub	sp, #16
 8001582:	b5b0      	push	{r4, r5, r7, lr}
 8001584:	b08a      	sub	sp, #40	; 0x28
 8001586:	af0a      	add	r7, sp, #40	; 0x28
 8001588:	f107 0410 	add.w	r4, r7, #16
 800158c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	sprintf(pDynamicLine.text, "                                ");
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	491f      	ldr	r1, [pc, #124]	; (8001614 <updateDynamicLine_Text+0x94>)
 8001596:	4618      	mov	r0, r3
 8001598:	f005 ffde 	bl	8007558 <sprintf>
	snprintf(pDynamicLine.text, sizeof(pDynamicLine.text), "%s", new_text);
 800159c:	f107 0014 	add.w	r0, r7, #20
 80015a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015a2:	4a1d      	ldr	r2, [pc, #116]	; (8001618 <updateDynamicLine_Text+0x98>)
 80015a4:	2128      	movs	r1, #40	; 0x28
 80015a6:	f005 ffa3 	bl	80074f0 <snprintf>
	Screens_Addresse[pDynamicLine.screen][pDynamicLine.id] = pDynamicLine;
 80015aa:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80015ae:	4618      	mov	r0, r3
 80015b0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80015b4:	4919      	ldr	r1, [pc, #100]	; (800161c <updateDynamicLine_Text+0x9c>)
 80015b6:	461a      	mov	r2, r3
 80015b8:	00d2      	lsls	r2, r2, #3
 80015ba:	1ad2      	subs	r2, r2, r3
 80015bc:	00d3      	lsls	r3, r2, #3
 80015be:	461a      	mov	r2, r3
 80015c0:	4603      	mov	r3, r0
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	1a1b      	subs	r3, r3, r0
 80015c6:	019b      	lsls	r3, r3, #6
 80015c8:	4413      	add	r3, r2
 80015ca:	440b      	add	r3, r1
 80015cc:	461d      	mov	r5, r3
 80015ce:	f107 0410 	add.w	r4, r7, #16
 80015d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015e2:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 80015e6:	466d      	mov	r5, sp
 80015e8:	f107 0420 	add.w	r4, r7, #32
 80015ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001602:	f7ff ff7f 	bl	8001504 <displayDynamicLine>
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800160e:	b004      	add	sp, #16
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	0800d224 	.word	0x0800d224
 8001618:	0800d248 	.word	0x0800d248
 800161c:	20001104 	.word	0x20001104

08001620 <updateDynamicLine_Foreground>:


void updateDynamicLine_Foreground(DynamicLine_t pDynamicLine, uint16_t newForeground)
{
 8001620:	b084      	sub	sp, #16
 8001622:	b5b0      	push	{r4, r5, r7, lr}
 8001624:	b08a      	sub	sp, #40	; 0x28
 8001626:	af0a      	add	r7, sp, #40	; 0x28
 8001628:	f107 0410 	add.w	r4, r7, #16
 800162c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pDynamicLine.foreground = newForeground;
 8001630:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001634:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	Screens_Addresse[pDynamicLine.screen][pDynamicLine.id] = pDynamicLine;
 8001638:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800163c:	4618      	mov	r0, r3
 800163e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001642:	4917      	ldr	r1, [pc, #92]	; (80016a0 <updateDynamicLine_Foreground+0x80>)
 8001644:	461a      	mov	r2, r3
 8001646:	00d2      	lsls	r2, r2, #3
 8001648:	1ad2      	subs	r2, r2, r3
 800164a:	00d3      	lsls	r3, r2, #3
 800164c:	461a      	mov	r2, r3
 800164e:	4603      	mov	r3, r0
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	1a1b      	subs	r3, r3, r0
 8001654:	019b      	lsls	r3, r3, #6
 8001656:	4413      	add	r3, r2
 8001658:	440b      	add	r3, r1
 800165a:	461d      	mov	r5, r3
 800165c:	f107 0410 	add.w	r4, r7, #16
 8001660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800166a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800166c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001670:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 8001674:	466d      	mov	r5, sp
 8001676:	f107 0420 	add.w	r4, r7, #32
 800167a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800167c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800167e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001680:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001682:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001686:	e885 0003 	stmia.w	r5, {r0, r1}
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001690:	f7ff ff38 	bl	8001504 <displayDynamicLine>
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800169c:	b004      	add	sp, #16
 800169e:	4770      	bx	lr
 80016a0:	20001104 	.word	0x20001104

080016a4 <updateDynamicLine_Background>:

void updateDynamicLine_Background(DynamicLine_t pDynamicLine, uint16_t newBackground)
{
 80016a4:	b084      	sub	sp, #16
 80016a6:	b5b0      	push	{r4, r5, r7, lr}
 80016a8:	b08a      	sub	sp, #40	; 0x28
 80016aa:	af0a      	add	r7, sp, #40	; 0x28
 80016ac:	f107 0410 	add.w	r4, r7, #16
 80016b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pDynamicLine.background = newBackground;
 80016b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80016b8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	Screens_Addresse[pDynamicLine.screen][pDynamicLine.id] = pDynamicLine;
 80016bc:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80016c0:	4618      	mov	r0, r3
 80016c2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80016c6:	4917      	ldr	r1, [pc, #92]	; (8001724 <updateDynamicLine_Background+0x80>)
 80016c8:	461a      	mov	r2, r3
 80016ca:	00d2      	lsls	r2, r2, #3
 80016cc:	1ad2      	subs	r2, r2, r3
 80016ce:	00d3      	lsls	r3, r2, #3
 80016d0:	461a      	mov	r2, r3
 80016d2:	4603      	mov	r3, r0
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	1a1b      	subs	r3, r3, r0
 80016d8:	019b      	lsls	r3, r3, #6
 80016da:	4413      	add	r3, r2
 80016dc:	440b      	add	r3, r1
 80016de:	461d      	mov	r5, r3
 80016e0:	f107 0410 	add.w	r4, r7, #16
 80016e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016f4:	e885 0003 	stmia.w	r5, {r0, r1}
	displayDynamicLine(pDynamicLine);
 80016f8:	466d      	mov	r5, sp
 80016fa:	f107 0420 	add.w	r4, r7, #32
 80016fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001700:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001706:	e894 0003 	ldmia.w	r4, {r0, r1}
 800170a:	e885 0003 	stmia.w	r5, {r0, r1}
 800170e:	f107 0310 	add.w	r3, r7, #16
 8001712:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001714:	f7ff fef6 	bl	8001504 <displayDynamicLine>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001720:	b004      	add	sp, #16
 8001722:	4770      	bx	lr
 8001724:	20001104 	.word	0x20001104

08001728 <TFT_Init>:


void TFT_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	ILI9341_Init();
 800172c:	f002 fcdc 	bl	80040e8 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001730:	2003      	movs	r0, #3
 8001732:	f002 ff7d 	bl	8004630 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001736:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800173a:	f002 ff03 	bl	8004544 <ILI9341_Fill>
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <TFT_Acceuil>:

void TFT_Acceuil()
{
 8001744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001746:	b0fb      	sub	sp, #492	; 0x1ec
 8001748:	af0a      	add	r7, sp, #40	; 0x28
	DynamicLine_t mode_actif = {30, 60, "Mode actif :", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 0};
 800174a:	4b90      	ldr	r3, [pc, #576]	; (800198c <TFT_Acceuil+0x248>)
 800174c:	f507 74c4 	add.w	r4, r7, #392	; 0x188
 8001750:	461d      	mov	r5, r3
 8001752:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001754:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001756:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001758:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800175a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800175c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800175e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001762:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_auto = {30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 1};
 8001766:	4b8a      	ldr	r3, [pc, #552]	; (8001990 <TFT_Acceuil+0x24c>)
 8001768:	f507 74a8 	add.w	r4, r7, #336	; 0x150
 800176c:	461d      	mov	r5, r3
 800176e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001772:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001774:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001776:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001778:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800177a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800177e:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_manuel = {30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 2};
 8001782:	4b84      	ldr	r3, [pc, #528]	; (8001994 <TFT_Acceuil+0x250>)
 8001784:	f507 748c 	add.w	r4, r7, #280	; 0x118
 8001788:	461d      	mov	r5, r3
 800178a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800178c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800178e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001790:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001792:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001794:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001796:	e895 0003 	ldmia.w	r5, {r0, r1}
 800179a:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t mode_off = {30,130, " - Parametres", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 3};
 800179e:	4b7e      	ldr	r3, [pc, #504]	; (8001998 <TFT_Acceuil+0x254>)
 80017a0:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 80017a4:	461d      	mov	r5, r3
 80017a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017b6:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t niveau_cuve = {30,170, "Niveau de la cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 4};
 80017ba:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80017be:	4a77      	ldr	r2, [pc, #476]	; (800199c <TFT_Acceuil+0x258>)
 80017c0:	461c      	mov	r4, r3
 80017c2:	4615      	mov	r5, r2
 80017c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017d4:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t electrovanne_EP = {30,185, "Electrovanne Cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 5};
 80017d8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017dc:	4a70      	ldr	r2, [pc, #448]	; (80019a0 <TFT_Acceuil+0x25c>)
 80017de:	461c      	mov	r4, r3
 80017e0:	4615      	mov	r5, r2
 80017e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017f2:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t electrovanne_EC = {30,200, "Electrovanne Eau Courante :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 6};
 80017f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017fa:	4a6a      	ldr	r2, [pc, #424]	; (80019a4 <TFT_Acceuil+0x260>)
 80017fc:	461c      	mov	r4, r3
 80017fe:	4615      	mov	r5, r2
 8001800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001810:	e884 0003 	stmia.w	r4, {r0, r1}
	DynamicLine_t temp_eau = {30,215, "Temperature :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 0, 7};
 8001814:	463b      	mov	r3, r7
 8001816:	4a64      	ldr	r2, [pc, #400]	; (80019a8 <TFT_Acceuil+0x264>)
 8001818:	461c      	mov	r4, r3
 800181a:	4615      	mov	r5, r2
 800181c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800181e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001820:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001822:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001828:	e895 0003 	ldmia.w	r5, {r0, r1}
 800182c:	e884 0003 	stmia.w	r4, {r0, r1}

	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001830:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001834:	f002 fe86 	bl	8004544 <ILI9341_Fill>

	ILI9341_PutBigs(100, 20, "HYDRESEO", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 8001838:	2302      	movs	r3, #2
 800183a:	9303      	str	r3, [sp, #12]
 800183c:	2302      	movs	r3, #2
 800183e:	9302      	str	r3, [sp, #8]
 8001840:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	2300      	movs	r3, #0
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	4b58      	ldr	r3, [pc, #352]	; (80019ac <TFT_Acceuil+0x268>)
 800184c:	4a58      	ldr	r2, [pc, #352]	; (80019b0 <TFT_Acceuil+0x26c>)
 800184e:	2114      	movs	r1, #20
 8001850:	2064      	movs	r0, #100	; 0x64
 8001852:	f002 ffa3 	bl	800479c <ILI9341_PutBigs>

	ILI9341_DrawLine(0, 50, 400, 50, ILI9341_COLOR_BLACK);
 8001856:	2300      	movs	r3, #0
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2332      	movs	r3, #50	; 0x32
 800185c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001860:	2132      	movs	r1, #50	; 0x32
 8001862:	2000      	movs	r0, #0
 8001864:	f003 f9c2 	bl	8004bec <ILI9341_DrawLine>

	displayDynamicLine(mode_actif);
 8001868:	466d      	mov	r5, sp
 800186a:	f507 74cc 	add.w	r4, r7, #408	; 0x198
 800186e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001870:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001872:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001874:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001876:	e894 0003 	ldmia.w	r4, {r0, r1}
 800187a:	e885 0003 	stmia.w	r5, {r0, r1}
 800187e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001882:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001884:	f7ff fe3e 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(mode_auto);
 8001888:	466d      	mov	r5, sp
 800188a:	f507 74b0 	add.w	r4, r7, #352	; 0x160
 800188e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001890:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001896:	e894 0003 	ldmia.w	r4, {r0, r1}
 800189a:	e885 0003 	stmia.w	r5, {r0, r1}
 800189e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80018a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018a4:	f7ff fe2e 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(mode_manuel);
 80018a8:	466d      	mov	r5, sp
 80018aa:	f507 7494 	add.w	r4, r7, #296	; 0x128
 80018ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80018be:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018c4:	f7ff fe1e 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(mode_off);
 80018c8:	466d      	mov	r5, sp
 80018ca:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 80018ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018da:	e885 0003 	stmia.w	r5, {r0, r1}
 80018de:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80018e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e4:	f7ff fe0e 	bl	8001504 <displayDynamicLine>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 80018e8:	2300      	movs	r3, #0
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	23a0      	movs	r3, #160	; 0xa0
 80018ee:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80018f2:	21a0      	movs	r1, #160	; 0xa0
 80018f4:	2000      	movs	r0, #0
 80018f6:	f003 f979 	bl	8004bec <ILI9341_DrawLine>

	displayDynamicLine(niveau_cuve);
 80018fa:	f107 06a8 	add.w	r6, r7, #168	; 0xa8
 80018fe:	466d      	mov	r5, sp
 8001900:	f106 0410 	add.w	r4, r6, #16
 8001904:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001906:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001908:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800190a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800190c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001910:	e885 0003 	stmia.w	r5, {r0, r1}
 8001914:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001918:	f7ff fdf4 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(electrovanne_EP);
 800191c:	f107 0670 	add.w	r6, r7, #112	; 0x70
 8001920:	466d      	mov	r5, sp
 8001922:	f106 0410 	add.w	r4, r6, #16
 8001926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001932:	e885 0003 	stmia.w	r5, {r0, r1}
 8001936:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800193a:	f7ff fde3 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(electrovanne_EC);
 800193e:	f107 0638 	add.w	r6, r7, #56	; 0x38
 8001942:	466d      	mov	r5, sp
 8001944:	f106 0410 	add.w	r4, r6, #16
 8001948:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800194a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800194c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800194e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001950:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001954:	e885 0003 	stmia.w	r5, {r0, r1}
 8001958:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800195c:	f7ff fdd2 	bl	8001504 <displayDynamicLine>
	displayDynamicLine(temp_eau);
 8001960:	463e      	mov	r6, r7
 8001962:	466d      	mov	r5, sp
 8001964:	f106 0410 	add.w	r4, r6, #16
 8001968:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800196a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800196c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800196e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001970:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001974:	e885 0003 	stmia.w	r5, {r0, r1}
 8001978:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800197c:	f7ff fdc2 	bl	8001504 <displayDynamicLine>
}
 8001980:	bf00      	nop
 8001982:	f507 77e2 	add.w	r7, r7, #452	; 0x1c4
 8001986:	46bd      	mov	sp, r7
 8001988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800198a:	bf00      	nop
 800198c:	0800d258 	.word	0x0800d258
 8001990:	0800d290 	.word	0x0800d290
 8001994:	0800d2c8 	.word	0x0800d2c8
 8001998:	0800d300 	.word	0x0800d300
 800199c:	0800d338 	.word	0x0800d338
 80019a0:	0800d370 	.word	0x0800d370
 80019a4:	0800d3a8 	.word	0x0800d3a8
 80019a8:	0800d3e0 	.word	0x0800d3e0
 80019ac:	20000068 	.word	0x20000068
 80019b0:	0800d24c 	.word	0x0800d24c

080019b4 <TFT_Acceuil_Update>:

void TFT_Acceuil_Update(uint8_t mode, uint8_t current_mode, uint8_t id_mode,
		uint16_t water_level, uint8_t EC_state, uint8_t EP_state)
{
 80019b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019b6:	b0ad      	sub	sp, #180	; 0xb4
 80019b8:	af0c      	add	r7, sp, #48	; 0x30
 80019ba:	4604      	mov	r4, r0
 80019bc:	4608      	mov	r0, r1
 80019be:	4611      	mov	r1, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4623      	mov	r3, r4
 80019c4:	71fb      	strb	r3, [r7, #7]
 80019c6:	4603      	mov	r3, r0
 80019c8:	71bb      	strb	r3, [r7, #6]
 80019ca:	460b      	mov	r3, r1
 80019cc:	717b      	strb	r3, [r7, #5]
 80019ce:	4613      	mov	r3, r2
 80019d0:	807b      	strh	r3, [r7, #2]
	switch (mode)
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	f000 80df 	beq.w	8001b98 <TFT_Acceuil_Update+0x1e4>
 80019da:	2b03      	cmp	r3, #3
 80019dc:	f300 8143 	bgt.w	8001c66 <TFT_Acceuil_Update+0x2b2>
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d002      	beq.n	80019ea <TFT_Acceuil_Update+0x36>
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d02d      	beq.n	8001a44 <TFT_Acceuil_Update+0x90>

	char EP_state_char [30];
	snprintf(EP_state_char, sizeof(EP_state_char), "Electrovanne Eau Courante : %d", EP_state);
	updateDynamicLine_Text(Screens_Addresse[0][6], EP_state_char);*/

}
 80019e8:	e13d      	b.n	8001c66 <TFT_Acceuil_Update+0x2b2>
			switch (current_mode)
 80019ea:	79bb      	ldrb	r3, [r7, #6]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <TFT_Acceuil_Update+0x42>
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d013      	beq.n	8001a1c <TFT_Acceuil_Update+0x68>
			break;
 80019f4:	e137      	b.n	8001c66 <TFT_Acceuil_Update+0x2b2>
					updateDynamicLine_Text(Screens_Addresse[0][0], "Mode actif : Mode Auto  " );
 80019f6:	4e9e      	ldr	r6, [pc, #632]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 80019f8:	4b9e      	ldr	r3, [pc, #632]	; (8001c74 <TFT_Acceuil_Update+0x2c0>)
 80019fa:	930a      	str	r3, [sp, #40]	; 0x28
 80019fc:	466d      	mov	r5, sp
 80019fe:	f106 0410 	add.w	r4, r6, #16
 8001a02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a12:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a16:	f7ff fdb3 	bl	8001580 <updateDynamicLine_Text>
					break;
 8001a1a:	e012      	b.n	8001a42 <TFT_Acceuil_Update+0x8e>
					updateDynamicLine_Text(Screens_Addresse[0][0], "Mode actif : Mode Manuel" );
 8001a1c:	4e94      	ldr	r6, [pc, #592]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001a1e:	4b96      	ldr	r3, [pc, #600]	; (8001c78 <TFT_Acceuil_Update+0x2c4>)
 8001a20:	930a      	str	r3, [sp, #40]	; 0x28
 8001a22:	466d      	mov	r5, sp
 8001a24:	f106 0410 	add.w	r4, r6, #16
 8001a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a30:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a34:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a38:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a3c:	f7ff fda0 	bl	8001580 <updateDynamicLine_Text>
					break;
 8001a40:	bf00      	nop
			break;
 8001a42:	e110      	b.n	8001c66 <TFT_Acceuil_Update+0x2b2>
			updateDynamicLine_Foreground(Screens_Addresse[0][1], ILI9341_COLOR_BLACK);
 8001a44:	4e8a      	ldr	r6, [pc, #552]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001a46:	2300      	movs	r3, #0
 8001a48:	930a      	str	r3, [sp, #40]	; 0x28
 8001a4a:	466d      	mov	r5, sp
 8001a4c:	f106 0448 	add.w	r4, r6, #72	; 0x48
 8001a50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a60:	f106 0338 	add.w	r3, r6, #56	; 0x38
 8001a64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a66:	f7ff fddb 	bl	8001620 <updateDynamicLine_Foreground>
			updateDynamicLine_Background(Screens_Addresse[0][1], ILI9341_COLOR_WHITE);
 8001a6a:	4e81      	ldr	r6, [pc, #516]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001a6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a70:	930a      	str	r3, [sp, #40]	; 0x28
 8001a72:	466d      	mov	r5, sp
 8001a74:	f106 0448 	add.w	r4, r6, #72	; 0x48
 8001a78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a84:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a88:	f106 0338 	add.w	r3, r6, #56	; 0x38
 8001a8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a8e:	f7ff fe09 	bl	80016a4 <updateDynamicLine_Background>
			updateDynamicLine_Foreground(Screens_Addresse[0][2], ILI9341_COLOR_BLACK);
 8001a92:	4e77      	ldr	r6, [pc, #476]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001a94:	2300      	movs	r3, #0
 8001a96:	930a      	str	r3, [sp, #40]	; 0x28
 8001a98:	466d      	mov	r5, sp
 8001a9a:	f106 0480 	add.w	r4, r6, #128	; 0x80
 8001a9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001aaa:	e885 0003 	stmia.w	r5, {r0, r1}
 8001aae:	f106 0370 	add.w	r3, r6, #112	; 0x70
 8001ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ab4:	f7ff fdb4 	bl	8001620 <updateDynamicLine_Foreground>
			updateDynamicLine_Background(Screens_Addresse[0][2], ILI9341_COLOR_WHITE);
 8001ab8:	4e6d      	ldr	r6, [pc, #436]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001aba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001abe:	930a      	str	r3, [sp, #40]	; 0x28
 8001ac0:	466d      	mov	r5, sp
 8001ac2:	f106 0480 	add.w	r4, r6, #128	; 0x80
 8001ac6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ac8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001acc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ace:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ad2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ad6:	f106 0370 	add.w	r3, r6, #112	; 0x70
 8001ada:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001adc:	f7ff fde2 	bl	80016a4 <updateDynamicLine_Background>
			updateDynamicLine_Foreground(Screens_Addresse[0][3], ILI9341_COLOR_BLACK);
 8001ae0:	4e63      	ldr	r6, [pc, #396]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	930a      	str	r3, [sp, #40]	; 0x28
 8001ae6:	466d      	mov	r5, sp
 8001ae8:	f106 04b8 	add.w	r4, r6, #184	; 0xb8
 8001aec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001af0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001af2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001af4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001af8:	e885 0003 	stmia.w	r5, {r0, r1}
 8001afc:	f106 03a8 	add.w	r3, r6, #168	; 0xa8
 8001b00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b02:	f7ff fd8d 	bl	8001620 <updateDynamicLine_Foreground>
			updateDynamicLine_Background(Screens_Addresse[0][3], ILI9341_COLOR_WHITE);
 8001b06:	4e5a      	ldr	r6, [pc, #360]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b0c:	930a      	str	r3, [sp, #40]	; 0x28
 8001b0e:	466d      	mov	r5, sp
 8001b10:	f106 04b8 	add.w	r4, r6, #184	; 0xb8
 8001b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b20:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b24:	f106 03a8 	add.w	r3, r6, #168	; 0xa8
 8001b28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b2a:	f7ff fdbb 	bl	80016a4 <updateDynamicLine_Background>
			updateDynamicLine_Foreground(Screens_Addresse[0][id_mode+1], ILI9341_COLOR_WHITE);
 8001b2e:	797b      	ldrb	r3, [r7, #5]
 8001b30:	1c5a      	adds	r2, r3, #1
 8001b32:	494f      	ldr	r1, [pc, #316]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001b34:	4613      	mov	r3, r2
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	18ce      	adds	r6, r1, r3
 8001b3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b42:	930a      	str	r3, [sp, #40]	; 0x28
 8001b44:	466d      	mov	r5, sp
 8001b46:	f106 0410 	add.w	r4, r6, #16
 8001b4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b5a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b5e:	f7ff fd5f 	bl	8001620 <updateDynamicLine_Foreground>
			updateDynamicLine_Background(Screens_Addresse[0][id_mode+1], ILI9341_COLOR_GRAY);
 8001b62:	797b      	ldrb	r3, [r7, #5]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	4942      	ldr	r1, [pc, #264]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	18ce      	adds	r6, r1, r3
 8001b72:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8001b76:	930a      	str	r3, [sp, #40]	; 0x28
 8001b78:	466d      	mov	r5, sp
 8001b7a:	f106 0410 	add.w	r4, r6, #16
 8001b7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b86:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b8a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b8e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b92:	f7ff fd87 	bl	80016a4 <updateDynamicLine_Background>
			break;
 8001b96:	e066      	b.n	8001c66 <TFT_Acceuil_Update+0x2b2>
			sprintf(water_level_char, "Niveau de la cuve : %d%%", water_level);
 8001b98:	887a      	ldrh	r2, [r7, #2]
 8001b9a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b9e:	4937      	ldr	r1, [pc, #220]	; (8001c7c <TFT_Acceuil_Update+0x2c8>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f005 fcd9 	bl	8007558 <sprintf>
			updateDynamicLine_Text(Screens_Addresse[0][4], water_level_char);
 8001ba6:	4e32      	ldr	r6, [pc, #200]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001ba8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001bac:	930a      	str	r3, [sp, #40]	; 0x28
 8001bae:	466d      	mov	r5, sp
 8001bb0:	f106 04f0 	add.w	r4, r6, #240	; 0xf0
 8001bb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bbc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bc0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001bc4:	f106 03e0 	add.w	r3, r6, #224	; 0xe0
 8001bc8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bca:	f7ff fcd9 	bl	8001580 <updateDynamicLine_Text>
			char * state [2] = {"Ouverte", "Fermee"};
 8001bce:	4a2c      	ldr	r2, [pc, #176]	; (8001c80 <TFT_Acceuil_Update+0x2cc>)
 8001bd0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001bd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bd8:	e883 0003 	stmia.w	r3, {r0, r1}
			sprintf(EP_state_char, "Electrovanne Cuve : %s", state[EP_state]);
 8001bdc:	f897 309c 	ldrb.w	r3, [r7, #156]	; 0x9c
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001be6:	4413      	add	r3, r2
 8001be8:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8001bec:	f107 0308 	add.w	r3, r7, #8
 8001bf0:	4924      	ldr	r1, [pc, #144]	; (8001c84 <TFT_Acceuil_Update+0x2d0>)
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f005 fcb0 	bl	8007558 <sprintf>
			updateDynamicLine_Text(Screens_Addresse[0][5], EP_state_char);
 8001bf8:	4e1d      	ldr	r6, [pc, #116]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001bfa:	f107 0308 	add.w	r3, r7, #8
 8001bfe:	930a      	str	r3, [sp, #40]	; 0x28
 8001c00:	466d      	mov	r5, sp
 8001c02:	f506 7494 	add.w	r4, r6, #296	; 0x128
 8001c06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c0e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c12:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c16:	f506 738c 	add.w	r3, r6, #280	; 0x118
 8001c1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c1c:	f7ff fcb0 	bl	8001580 <updateDynamicLine_Text>
			sprintf(EC_state_char, "Electrovanne Eau Courante : %s", state[EC_state]);
 8001c20:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8001c30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c34:	4914      	ldr	r1, [pc, #80]	; (8001c88 <TFT_Acceuil_Update+0x2d4>)
 8001c36:	4618      	mov	r0, r3
 8001c38:	f005 fc8e 	bl	8007558 <sprintf>
			updateDynamicLine_Text(Screens_Addresse[0][6], EC_state_char);
 8001c3c:	4e0c      	ldr	r6, [pc, #48]	; (8001c70 <TFT_Acceuil_Update+0x2bc>)
 8001c3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c42:	930a      	str	r3, [sp, #40]	; 0x28
 8001c44:	466d      	mov	r5, sp
 8001c46:	f506 74b0 	add.w	r4, r6, #352	; 0x160
 8001c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c5a:	f506 73a8 	add.w	r3, r6, #336	; 0x150
 8001c5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c60:	f7ff fc8e 	bl	8001580 <updateDynamicLine_Text>
			break;
 8001c64:	bf00      	nop
}
 8001c66:	bf00      	nop
 8001c68:	3784      	adds	r7, #132	; 0x84
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20001104 	.word	0x20001104
 8001c74:	0800d418 	.word	0x0800d418
 8001c78:	0800d434 	.word	0x0800d434
 8001c7c:	0800d450 	.word	0x0800d450
 8001c80:	0800d4a4 	.word	0x0800d4a4
 8001c84:	0800d46c 	.word	0x0800d46c
 8001c88:	0800d484 	.word	0x0800d484

08001c8c <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	75bb      	strb	r3, [r7, #22]
 8001ca4:	e04c      	b.n	8001d40 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8001ca6:	7dbb      	ldrb	r3, [r7, #22]
 8001ca8:	4a29      	ldr	r2, [pc, #164]	; (8001d50 <HCSR04_add+0xc4>)
 8001caa:	015b      	lsls	r3, r3, #5
 8001cac:	4413      	add	r3, r2
 8001cae:	330e      	adds	r3, #14
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d141      	bne.n	8001d3a <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	7dba      	ldrb	r2, [r7, #22]
 8001cba:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8001cbc:	7dbb      	ldrb	r3, [r7, #22]
 8001cbe:	4a24      	ldr	r2, [pc, #144]	; (8001d50 <HCSR04_add+0xc4>)
 8001cc0:	015b      	lsls	r3, r3, #5
 8001cc2:	4413      	add	r3, r2
 8001cc4:	330e      	adds	r3, #14
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8001cca:	7dbb      	ldrb	r3, [r7, #22]
 8001ccc:	4a20      	ldr	r2, [pc, #128]	; (8001d50 <HCSR04_add+0xc4>)
 8001cce:	015b      	lsls	r3, r3, #5
 8001cd0:	4413      	add	r3, r2
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8001cd6:	7dbb      	ldrb	r3, [r7, #22]
 8001cd8:	4a1d      	ldr	r2, [pc, #116]	; (8001d50 <HCSR04_add+0xc4>)
 8001cda:	015b      	lsls	r3, r3, #5
 8001cdc:	4413      	add	r3, r2
 8001cde:	3304      	adds	r3, #4
 8001ce0:	88fa      	ldrh	r2, [r7, #6]
 8001ce2:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8001ce4:	7dbb      	ldrb	r3, [r7, #22]
 8001ce6:	4a1a      	ldr	r2, [pc, #104]	; (8001d50 <HCSR04_add+0xc4>)
 8001ce8:	015b      	lsls	r3, r3, #5
 8001cea:	4413      	add	r3, r2
 8001cec:	3308      	adds	r3, #8
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8001cf2:	7dbb      	ldrb	r3, [r7, #22]
 8001cf4:	4a16      	ldr	r2, [pc, #88]	; (8001d50 <HCSR04_add+0xc4>)
 8001cf6:	015b      	lsls	r3, r3, #5
 8001cf8:	4413      	add	r3, r2
 8001cfa:	330c      	adds	r3, #12
 8001cfc:	8c3a      	ldrh	r2, [r7, #32]
 8001cfe:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8001d00:	8c39      	ldrh	r1, [r7, #32]
 8001d02:	2303      	movs	r3, #3
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2302      	movs	r3, #2
 8001d08:	4a12      	ldr	r2, [pc, #72]	; (8001d54 <HCSR04_add+0xc8>)
 8001d0a:	6838      	ldr	r0, [r7, #0]
 8001d0c:	f000 fcae 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d10:	88f9      	ldrh	r1, [r7, #6]
 8001d12:	2303      	movs	r3, #3
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2300      	movs	r3, #0
 8001d18:	2201      	movs	r2, #1
 8001d1a:	68b8      	ldr	r0, [r7, #8]
 8001d1c:	f000 fca6 	bl	800266c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8001d20:	8c3b      	ldrh	r3, [r7, #32]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 fb04 	bl	8002330 <EXTI_gpiopin_to_pin_number>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	480a      	ldr	r0, [pc, #40]	; (8001d58 <HCSR04_add+0xcc>)
 8001d30:	f000 fa96 	bl	8002260 <EXTIT_set_callback>
			ret = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	75fb      	strb	r3, [r7, #23]
			break;
 8001d38:	e005      	b.n	8001d46 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001d3a:	7dbb      	ldrb	r3, [r7, #22]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	75bb      	strb	r3, [r7, #22]
 8001d40:	7dbb      	ldrb	r3, [r7, #22]
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d9af      	bls.n	8001ca6 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8001d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000a90 	.word	0x20000a90
 8001d54:	10310000 	.word	0x10310000
 8001d58:	08001d9d 	.word	0x08001d9d

08001d5c <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	4a0a      	ldr	r2, [pc, #40]	; (8001d94 <HCSR04_run_measure+0x38>)
 8001d6a:	015b      	lsls	r3, r3, #5
 8001d6c:	4413      	add	r3, r2
 8001d6e:	330e      	adds	r3, #14
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d009      	beq.n	8001d8a <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8001d76:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <HCSR04_run_measure+0x3c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8001d7e:	f000 f8e1 	bl	8001f44 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f000 f881 	bl	8001e8c <HCSR04_trig>
	}
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000a90 	.word	0x20000a90
 8001d98:	20000b30 	.word	0x20000b30

08001d9c <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	73fb      	strb	r3, [r7, #15]
 8001daa:	e063      	b.n	8001e74 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <HCSR04_callback+0xec>)
 8001db0:	015b      	lsls	r3, r3, #5
 8001db2:	4413      	add	r3, r2
 8001db4:	330c      	adds	r3, #12
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	88fa      	ldrh	r2, [r7, #6]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d157      	bne.n	8001e6e <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	4a31      	ldr	r2, [pc, #196]	; (8001e88 <HCSR04_callback+0xec>)
 8001dc2:	015b      	lsls	r3, r3, #5
 8001dc4:	4413      	add	r3, r2
 8001dc6:	330e      	adds	r3, #14
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d123      	bne.n	8001e16 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	4a2d      	ldr	r2, [pc, #180]	; (8001e88 <HCSR04_callback+0xec>)
 8001dd2:	015b      	lsls	r3, r3, #5
 8001dd4:	4413      	add	r3, r2
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	492a      	ldr	r1, [pc, #168]	; (8001e88 <HCSR04_callback+0xec>)
 8001dde:	015b      	lsls	r3, r3, #5
 8001de0:	440b      	add	r3, r1
 8001de2:	330c      	adds	r3, #12
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	4619      	mov	r1, r3
 8001de8:	4610      	mov	r0, r2
 8001dea:	f003 fc7f 	bl	80056ec <HAL_GPIO_ReadPin>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d143      	bne.n	8001e7c <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8001df4:	7bfc      	ldrb	r4, [r7, #15]
 8001df6:	f000 f89d 	bl	8001f34 <HCSR04_ReadTimerUs>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	4922      	ldr	r1, [pc, #136]	; (8001e88 <HCSR04_callback+0xec>)
 8001dfe:	0163      	lsls	r3, r4, #5
 8001e00:	440b      	add	r3, r1
 8001e02:	3318      	adds	r3, #24
 8001e04:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
 8001e08:	4a1f      	ldr	r2, [pc, #124]	; (8001e88 <HCSR04_callback+0xec>)
 8001e0a:	015b      	lsls	r3, r3, #5
 8001e0c:	4413      	add	r3, r2
 8001e0e:	330e      	adds	r3, #14
 8001e10:	2204      	movs	r2, #4
 8001e12:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8001e14:	e032      	b.n	8001e7c <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
 8001e18:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <HCSR04_callback+0xec>)
 8001e1a:	015b      	lsls	r3, r3, #5
 8001e1c:	4413      	add	r3, r2
 8001e1e:	330e      	adds	r3, #14
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	d12a      	bne.n	8001e7c <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	4a17      	ldr	r2, [pc, #92]	; (8001e88 <HCSR04_callback+0xec>)
 8001e2a:	015b      	lsls	r3, r3, #5
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3308      	adds	r3, #8
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	4914      	ldr	r1, [pc, #80]	; (8001e88 <HCSR04_callback+0xec>)
 8001e36:	015b      	lsls	r3, r3, #5
 8001e38:	440b      	add	r3, r1
 8001e3a:	330c      	adds	r3, #12
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4610      	mov	r0, r2
 8001e42:	f003 fc53 	bl	80056ec <HAL_GPIO_ReadPin>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d117      	bne.n	8001e7c <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8001e4c:	7bfc      	ldrb	r4, [r7, #15]
 8001e4e:	f000 f871 	bl	8001f34 <HCSR04_ReadTimerUs>
 8001e52:	4602      	mov	r2, r0
 8001e54:	490c      	ldr	r1, [pc, #48]	; (8001e88 <HCSR04_callback+0xec>)
 8001e56:	0163      	lsls	r3, r4, #5
 8001e58:	440b      	add	r3, r1
 8001e5a:	3314      	adds	r3, #20
 8001e5c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8001e5e:	7bfb      	ldrb	r3, [r7, #15]
 8001e60:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <HCSR04_callback+0xec>)
 8001e62:	015b      	lsls	r3, r3, #5
 8001e64:	4413      	add	r3, r2
 8001e66:	330e      	adds	r3, #14
 8001e68:	2205      	movs	r2, #5
 8001e6a:	701a      	strb	r2, [r3, #0]
			break;
 8001e6c:	e006      	b.n	8001e7c <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	3301      	adds	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d998      	bls.n	8001dac <HCSR04_callback+0x10>
		}
	}
}
 8001e7a:	e000      	b.n	8001e7e <HCSR04_callback+0xe2>
			break;
 8001e7c:	bf00      	nop
}
 8001e7e:	bf00      	nop
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd90      	pop	{r4, r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000a90 	.word	0x20000a90

08001e8c <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	4a25      	ldr	r2, [pc, #148]	; (8001f30 <HCSR04_trig+0xa4>)
 8001e9a:	015b      	lsls	r3, r3, #5
 8001e9c:	4413      	add	r3, r2
 8001e9e:	330e      	adds	r3, #14
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d03f      	beq.n	8001f26 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	4a21      	ldr	r2, [pc, #132]	; (8001f30 <HCSR04_trig+0xa4>)
 8001eaa:	015b      	lsls	r3, r3, #5
 8001eac:	4413      	add	r3, r2
 8001eae:	330e      	adds	r3, #14
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	4a1e      	ldr	r2, [pc, #120]	; (8001f30 <HCSR04_trig+0xa4>)
 8001eb8:	015b      	lsls	r3, r3, #5
 8001eba:	4413      	add	r3, r2
 8001ebc:	6818      	ldr	r0, [r3, #0]
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	4a1b      	ldr	r2, [pc, #108]	; (8001f30 <HCSR04_trig+0xa4>)
 8001ec2:	015b      	lsls	r3, r3, #5
 8001ec4:	4413      	add	r3, r2
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f003 fc24 	bl	800571a <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8001ed2:	f000 f82f 	bl	8001f34 <HCSR04_ReadTimerUs>
 8001ed6:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001ed8:	bf00      	nop
 8001eda:	f000 f82b 	bl	8001f34 <HCSR04_ReadTimerUs>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b09      	cmp	r3, #9
 8001ee6:	d9f8      	bls.n	8001eda <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	4a11      	ldr	r2, [pc, #68]	; (8001f30 <HCSR04_trig+0xa4>)
 8001eec:	015b      	lsls	r3, r3, #5
 8001eee:	4413      	add	r3, r2
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <HCSR04_trig+0xa4>)
 8001ef6:	015b      	lsls	r3, r3, #5
 8001ef8:	4413      	add	r3, r2
 8001efa:	3304      	adds	r3, #4
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	4619      	mov	r1, r3
 8001f02:	f003 fc0a 	bl	800571a <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	4a09      	ldr	r2, [pc, #36]	; (8001f30 <HCSR04_trig+0xa4>)
 8001f0a:	015b      	lsls	r3, r3, #5
 8001f0c:	4413      	add	r3, r2
 8001f0e:	330e      	adds	r3, #14
 8001f10:	2203      	movs	r2, #3
 8001f12:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8001f14:	79fc      	ldrb	r4, [r7, #7]
 8001f16:	f002 ffa1 	bl	8004e5c <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	4904      	ldr	r1, [pc, #16]	; (8001f30 <HCSR04_trig+0xa4>)
 8001f1e:	0163      	lsls	r3, r4, #5
 8001f20:	440b      	add	r3, r1
 8001f22:	3310      	adds	r3, #16
 8001f24:	601a      	str	r2, [r3, #0]
	}
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd90      	pop	{r4, r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000a90 	.word	0x20000a90

08001f34 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f001 f9e9 	bl	8003310 <TIMER_read>
 8001f3e:	4603      	mov	r3, r0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f001 f896 	bl	8003080 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8001f54:	21a0      	movs	r1, #160	; 0xa0
 8001f56:	2000      	movs	r0, #0
 8001f58:	f001 fa10 	bl	800337c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8001f5c:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001f60:	2000      	movs	r0, #0
 8001f62:	f001 f9e9 	bl	8003338 <TIMER_set_period>
	timer_is_running = TRUE;
 8001f66:	4b02      	ldr	r3, [pc, #8]	; (8001f70 <HCSR04_RunTimerUs+0x2c>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000b30 	.word	0x20000b30

08001f74 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	71fb      	strb	r3, [r7, #7]
 8001f7e:	e04e      	b.n	800201e <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	4a2b      	ldr	r2, [pc, #172]	; (8002030 <HCSR04_process_main+0xbc>)
 8001f84:	015b      	lsls	r3, r3, #5
 8001f86:	4413      	add	r3, r2
 8001f88:	330e      	adds	r3, #14
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b08      	cmp	r3, #8
 8001f8e:	d840      	bhi.n	8002012 <HCSR04_process_main+0x9e>
 8001f90:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <HCSR04_process_main+0x24>)
 8001f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f96:	bf00      	nop
 8001f98:	08002013 	.word	0x08002013
 8001f9c:	08002013 	.word	0x08002013
 8001fa0:	08002013 	.word	0x08002013
 8001fa4:	08001fbd 	.word	0x08001fbd
 8001fa8:	08001fbd 	.word	0x08001fbd
 8001fac:	08001fe5 	.word	0x08001fe5
 8001fb0:	08002013 	.word	0x08002013
 8001fb4:	08002013 	.word	0x08002013
 8001fb8:	08002013 	.word	0x08002013
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001fbc:	f002 ff4e 	bl	8004e5c <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	491a      	ldr	r1, [pc, #104]	; (8002030 <HCSR04_process_main+0xbc>)
 8001fc6:	015b      	lsls	r3, r3, #5
 8001fc8:	440b      	add	r3, r1
 8001fca:	3310      	adds	r3, #16
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b96      	cmp	r3, #150	; 0x96
 8001fd2:	d920      	bls.n	8002016 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001fd4:	79fb      	ldrb	r3, [r7, #7]
 8001fd6:	4a16      	ldr	r2, [pc, #88]	; (8002030 <HCSR04_process_main+0xbc>)
 8001fd8:	015b      	lsls	r3, r3, #5
 8001fda:	4413      	add	r3, r2
 8001fdc:	330e      	adds	r3, #14
 8001fde:	2206      	movs	r2, #6
 8001fe0:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001fe2:	e018      	b.n	8002016 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 f824 	bl	8002034 <HCSR04_compute_distance>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d107      	bne.n	8002002 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <HCSR04_process_main+0xbc>)
 8001ff6:	015b      	lsls	r3, r3, #5
 8001ff8:	4413      	add	r3, r2
 8001ffa:	330e      	adds	r3, #14
 8001ffc:	2208      	movs	r2, #8
 8001ffe:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8002000:	e00a      	b.n	8002018 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	4a0a      	ldr	r2, [pc, #40]	; (8002030 <HCSR04_process_main+0xbc>)
 8002006:	015b      	lsls	r3, r3, #5
 8002008:	4413      	add	r3, r2
 800200a:	330e      	adds	r3, #14
 800200c:	2207      	movs	r2, #7
 800200e:	701a      	strb	r2, [r3, #0]
				break;
 8002010:	e002      	b.n	8002018 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8002012:	bf00      	nop
 8002014:	e000      	b.n	8002018 <HCSR04_process_main+0xa4>
				break;
 8002016:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	3301      	adds	r3, #1
 800201c:	71fb      	strb	r3, [r7, #7]
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2b04      	cmp	r3, #4
 8002022:	d9ad      	bls.n	8001f80 <HCSR04_process_main+0xc>
		}
	}
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000a90 	.word	0x20000a90

08002034 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	4a48      	ldr	r2, [pc, #288]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002042:	015b      	lsls	r3, r3, #5
 8002044:	4413      	add	r3, r2
 8002046:	331c      	adds	r3, #28
 8002048:	2200      	movs	r2, #0
 800204a:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4a45      	ldr	r2, [pc, #276]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002050:	015b      	lsls	r3, r3, #5
 8002052:	4413      	add	r3, r2
 8002054:	330e      	adds	r3, #14
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b05      	cmp	r3, #5
 800205a:	d001      	beq.n	8002060 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e07d      	b.n	800215c <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	4a40      	ldr	r2, [pc, #256]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002064:	015b      	lsls	r3, r3, #5
 8002066:	4413      	add	r3, r2
 8002068:	3314      	adds	r3, #20
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	493d      	ldr	r1, [pc, #244]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002070:	015b      	lsls	r3, r3, #5
 8002072:	440b      	add	r3, r1
 8002074:	3318      	adds	r3, #24
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	429a      	cmp	r2, r3
 800207a:	d20e      	bcs.n	800209a <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	4a39      	ldr	r2, [pc, #228]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002080:	015b      	lsls	r3, r3, #5
 8002082:	4413      	add	r3, r2
 8002084:	3314      	adds	r3, #20
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	79fa      	ldrb	r2, [r7, #7]
 800208a:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800208e:	3340      	adds	r3, #64	; 0x40
 8002090:	4934      	ldr	r1, [pc, #208]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002092:	0152      	lsls	r2, r2, #5
 8002094:	440a      	add	r2, r1
 8002096:	3214      	adds	r2, #20
 8002098:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a31      	ldr	r2, [pc, #196]	; (8002164 <HCSR04_compute_distance+0x130>)
 800209e:	015b      	lsls	r3, r3, #5
 80020a0:	4413      	add	r3, r2
 80020a2:	3314      	adds	r3, #20
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	492e      	ldr	r1, [pc, #184]	; (8002164 <HCSR04_compute_distance+0x130>)
 80020aa:	015b      	lsls	r3, r3, #5
 80020ac:	440b      	add	r3, r1
 80020ae:	3318      	adds	r3, #24
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d201      	bcs.n	80020ba <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e050      	b.n	800215c <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	4a29      	ldr	r2, [pc, #164]	; (8002164 <HCSR04_compute_distance+0x130>)
 80020be:	015b      	lsls	r3, r3, #5
 80020c0:	4413      	add	r3, r2
 80020c2:	3314      	adds	r3, #20
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	79fb      	ldrb	r3, [r7, #7]
 80020c8:	4926      	ldr	r1, [pc, #152]	; (8002164 <HCSR04_compute_distance+0x130>)
 80020ca:	015b      	lsls	r3, r3, #5
 80020cc:	440b      	add	r3, r1
 80020ce:	3318      	adds	r3, #24
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	015b      	lsls	r3, r3, #5
 80020e0:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80020e2:	f003 ff1b 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 80020e6:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80020e8:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <HCSR04_compute_distance+0x134>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	0adb      	lsrs	r3, r3, #11
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d002      	beq.n	80020fc <HCSR04_compute_distance+0xc8>
			freq *= 2;
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	4a1b      	ldr	r2, [pc, #108]	; (800216c <HCSR04_compute_distance+0x138>)
 8002100:	fba2 2303 	umull	r2, r3, r2, r3
 8002104:	0c9b      	lsrs	r3, r3, #18
 8002106:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e024      	b.n	800215c <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	fbb2 f3f3 	udiv	r3, r2, r3
 800211a:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002122:	fb02 f303 	mul.w	r3, r2, r3
 8002126:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4a11      	ldr	r2, [pc, #68]	; (8002170 <HCSR04_compute_distance+0x13c>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	099b      	lsrs	r3, r3, #6
 8002132:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	085b      	lsrs	r3, r3, #1
 8002138:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002140:	4293      	cmp	r3, r2
 8002142:	d901      	bls.n	8002148 <HCSR04_compute_distance+0x114>
		distance = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	b291      	uxth	r1, r2
 800214e:	4a05      	ldr	r2, [pc, #20]	; (8002164 <HCSR04_compute_distance+0x130>)
 8002150:	015b      	lsls	r3, r3, #5
 8002152:	4413      	add	r3, r2
 8002154:	331c      	adds	r3, #28
 8002156:	460a      	mov	r2, r1
 8002158:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20000a90 	.word	0x20000a90
 8002168:	40021000 	.word	0x40021000
 800216c:	431bde83 	.word	0x431bde83
 8002170:	10624dd3 	.word	0x10624dd3

08002174 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	6039      	str	r1, [r7, #0]
 800217e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8002180:	2302      	movs	r3, #2
 8002182:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4a1b      	ldr	r2, [pc, #108]	; (80021f4 <HCSR04_get_value+0x80>)
 8002188:	015b      	lsls	r3, r3, #5
 800218a:	4413      	add	r3, r2
 800218c:	330e      	adds	r3, #14
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b08      	cmp	r3, #8
 8002192:	d826      	bhi.n	80021e2 <HCSR04_get_value+0x6e>
 8002194:	a201      	add	r2, pc, #4	; (adr r2, 800219c <HCSR04_get_value+0x28>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080021dd 	.word	0x080021dd
 80021a0:	080021dd 	.word	0x080021dd
 80021a4:	080021e3 	.word	0x080021e3
 80021a8:	080021e3 	.word	0x080021e3
 80021ac:	080021e3 	.word	0x080021e3
 80021b0:	080021e3 	.word	0x080021e3
 80021b4:	080021d7 	.word	0x080021d7
 80021b8:	080021dd 	.word	0x080021dd
 80021bc:	080021c1 	.word	0x080021c1
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	4a0c      	ldr	r2, [pc, #48]	; (80021f4 <HCSR04_get_value+0x80>)
 80021c4:	015b      	lsls	r3, r3, #5
 80021c6:	4413      	add	r3, r2
 80021c8:	331c      	adds	r3, #28
 80021ca:	881a      	ldrh	r2, [r3, #0]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]
			break;
 80021d4:	e008      	b.n	80021e8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	73fb      	strb	r3, [r7, #15]
			break;
 80021da:	e005      	b.n	80021e8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:	//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]
			break;
 80021e0:	e002      	b.n	80021e8 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 80021e2:	2302      	movs	r3, #2
 80021e4:	73fb      	strb	r3, [r7, #15]
			break;
 80021e6:	bf00      	nop
	}
	return ret;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr
 80021f4:	20000a90 	.word	0x20000a90

080021f8 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80021fc:	4b07      	ldr	r3, [pc, #28]	; (800221c <DMA1_Channel1_IRQHandler+0x24>)
 80021fe:	2201      	movs	r2, #1
 8002200:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002202:	4807      	ldr	r0, [pc, #28]	; (8002220 <DMA1_Channel1_IRQHandler+0x28>)
 8002204:	f002 ffe8 	bl	80051d8 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <DMA1_Channel1_IRQHandler+0x2c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002210:	4b04      	ldr	r3, [pc, #16]	; (8002224 <DMA1_Channel1_IRQHandler+0x2c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4798      	blx	r3
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000b7c 	.word	0x20000b7c
 8002220:	20000b34 	.word	0x20000b34
 8002224:	20000b78 	.word	0x20000b78

08002228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	2b00      	cmp	r3, #0
 8002238:	db0b      	blt.n	8002252 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	f003 021f 	and.w	r2, r3, #31
 8002240:	4906      	ldr	r1, [pc, #24]	; (800225c <__NVIC_EnableIRQ+0x34>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	2001      	movs	r0, #1
 800224a:	fa00 f202 	lsl.w	r2, r0, r2
 800224e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr
 800225c:	e000e100 	.word	0xe000e100

08002260 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	460b      	mov	r3, r1
 800226a:	607a      	str	r2, [r7, #4]
 800226c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800226e:	7afb      	ldrb	r3, [r7, #11]
 8002270:	4907      	ldr	r1, [pc, #28]	; (8002290 <EXTIT_set_callback+0x30>)
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800227e:	7afb      	ldrb	r3, [r7, #11]
 8002280:	4618      	mov	r0, r3
 8002282:	f000 f807 	bl	8002294 <EXTIT_enable>
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000b80 	.word	0x20000b80

08002294 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	2b0f      	cmp	r3, #15
 80022a2:	d80c      	bhi.n	80022be <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2201      	movs	r2, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	4b1f      	ldr	r3, [pc, #124]	; (800232c <EXTIT_enable+0x98>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b21b      	sxth	r3, r3
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	4b1c      	ldr	r3, [pc, #112]	; (800232c <EXTIT_enable+0x98>)
 80022bc:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	2b04      	cmp	r3, #4
 80022c2:	d821      	bhi.n	8002308 <EXTIT_enable+0x74>
 80022c4:	a201      	add	r2, pc, #4	; (adr r2, 80022cc <EXTIT_enable+0x38>)
 80022c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ca:	bf00      	nop
 80022cc:	080022e1 	.word	0x080022e1
 80022d0:	080022e9 	.word	0x080022e9
 80022d4:	080022f1 	.word	0x080022f1
 80022d8:	080022f9 	.word	0x080022f9
 80022dc:	08002301 	.word	0x08002301
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80022e0:	2006      	movs	r0, #6
 80022e2:	f7ff ffa1 	bl	8002228 <__NVIC_EnableIRQ>
 80022e6:	e01d      	b.n	8002324 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80022e8:	2007      	movs	r0, #7
 80022ea:	f7ff ff9d 	bl	8002228 <__NVIC_EnableIRQ>
 80022ee:	e019      	b.n	8002324 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80022f0:	2008      	movs	r0, #8
 80022f2:	f7ff ff99 	bl	8002228 <__NVIC_EnableIRQ>
 80022f6:	e015      	b.n	8002324 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80022f8:	2009      	movs	r0, #9
 80022fa:	f7ff ff95 	bl	8002228 <__NVIC_EnableIRQ>
 80022fe:	e011      	b.n	8002324 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8002300:	200a      	movs	r0, #10
 8002302:	f7ff ff91 	bl	8002228 <__NVIC_EnableIRQ>
 8002306:	e00d      	b.n	8002324 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	2b09      	cmp	r3, #9
 800230c:	d803      	bhi.n	8002316 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800230e:	2017      	movs	r0, #23
 8002310:	f7ff ff8a 	bl	8002228 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002314:	e005      	b.n	8002322 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	2b0f      	cmp	r3, #15
 800231a:	d802      	bhi.n	8002322 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 800231c:	2028      	movs	r0, #40	; 0x28
 800231e:	f7ff ff83 	bl	8002228 <__NVIC_EnableIRQ>
			break;
 8002322:	bf00      	nop
	}
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000bc0 	.word	0x20000bc0

08002330 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800233a:	23ff      	movs	r3, #255	; 0xff
 800233c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800233e:	88fb      	ldrh	r3, [r7, #6]
 8002340:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002344:	f000 80b8 	beq.w	80024b8 <EXTI_gpiopin_to_pin_number+0x188>
 8002348:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800234c:	f300 80b7 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 8002350:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002354:	f000 80ad 	beq.w	80024b2 <EXTI_gpiopin_to_pin_number+0x182>
 8002358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800235c:	f300 80af 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002364:	f000 80a2 	beq.w	80024ac <EXTI_gpiopin_to_pin_number+0x17c>
 8002368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800236c:	f300 80a7 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 8002370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002374:	f000 8097 	beq.w	80024a6 <EXTI_gpiopin_to_pin_number+0x176>
 8002378:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237c:	f300 809f 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 8002380:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002384:	f000 808c 	beq.w	80024a0 <EXTI_gpiopin_to_pin_number+0x170>
 8002388:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800238c:	f300 8097 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 8002390:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002394:	f000 8081 	beq.w	800249a <EXTI_gpiopin_to_pin_number+0x16a>
 8002398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800239c:	f300 808f 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023a4:	d076      	beq.n	8002494 <EXTI_gpiopin_to_pin_number+0x164>
 80023a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023aa:	f300 8088 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023b2:	d06c      	beq.n	800248e <EXTI_gpiopin_to_pin_number+0x15e>
 80023b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023b8:	f300 8081 	bgt.w	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023bc:	2b80      	cmp	r3, #128	; 0x80
 80023be:	d063      	beq.n	8002488 <EXTI_gpiopin_to_pin_number+0x158>
 80023c0:	2b80      	cmp	r3, #128	; 0x80
 80023c2:	dc7c      	bgt.n	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023c4:	2b20      	cmp	r3, #32
 80023c6:	dc47      	bgt.n	8002458 <EXTI_gpiopin_to_pin_number+0x128>
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	dd78      	ble.n	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023cc:	3b01      	subs	r3, #1
 80023ce:	2b1f      	cmp	r3, #31
 80023d0:	d875      	bhi.n	80024be <EXTI_gpiopin_to_pin_number+0x18e>
 80023d2:	a201      	add	r2, pc, #4	; (adr r2, 80023d8 <EXTI_gpiopin_to_pin_number+0xa8>)
 80023d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d8:	0800245f 	.word	0x0800245f
 80023dc:	08002465 	.word	0x08002465
 80023e0:	080024bf 	.word	0x080024bf
 80023e4:	0800246b 	.word	0x0800246b
 80023e8:	080024bf 	.word	0x080024bf
 80023ec:	080024bf 	.word	0x080024bf
 80023f0:	080024bf 	.word	0x080024bf
 80023f4:	08002471 	.word	0x08002471
 80023f8:	080024bf 	.word	0x080024bf
 80023fc:	080024bf 	.word	0x080024bf
 8002400:	080024bf 	.word	0x080024bf
 8002404:	080024bf 	.word	0x080024bf
 8002408:	080024bf 	.word	0x080024bf
 800240c:	080024bf 	.word	0x080024bf
 8002410:	080024bf 	.word	0x080024bf
 8002414:	08002477 	.word	0x08002477
 8002418:	080024bf 	.word	0x080024bf
 800241c:	080024bf 	.word	0x080024bf
 8002420:	080024bf 	.word	0x080024bf
 8002424:	080024bf 	.word	0x080024bf
 8002428:	080024bf 	.word	0x080024bf
 800242c:	080024bf 	.word	0x080024bf
 8002430:	080024bf 	.word	0x080024bf
 8002434:	080024bf 	.word	0x080024bf
 8002438:	080024bf 	.word	0x080024bf
 800243c:	080024bf 	.word	0x080024bf
 8002440:	080024bf 	.word	0x080024bf
 8002444:	080024bf 	.word	0x080024bf
 8002448:	080024bf 	.word	0x080024bf
 800244c:	080024bf 	.word	0x080024bf
 8002450:	080024bf 	.word	0x080024bf
 8002454:	0800247d 	.word	0x0800247d
 8002458:	2b40      	cmp	r3, #64	; 0x40
 800245a:	d012      	beq.n	8002482 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800245c:	e02f      	b.n	80024be <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e02d      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8002464:	2301      	movs	r3, #1
 8002466:	73fb      	strb	r3, [r7, #15]
 8002468:	e02a      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800246a:	2302      	movs	r3, #2
 800246c:	73fb      	strb	r3, [r7, #15]
 800246e:	e027      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8002470:	2303      	movs	r3, #3
 8002472:	73fb      	strb	r3, [r7, #15]
 8002474:	e024      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8002476:	2304      	movs	r3, #4
 8002478:	73fb      	strb	r3, [r7, #15]
 800247a:	e021      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 800247c:	2305      	movs	r3, #5
 800247e:	73fb      	strb	r3, [r7, #15]
 8002480:	e01e      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8002482:	2306      	movs	r3, #6
 8002484:	73fb      	strb	r3, [r7, #15]
 8002486:	e01b      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8002488:	2307      	movs	r3, #7
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e018      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800248e:	2308      	movs	r3, #8
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	e015      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8002494:	2309      	movs	r3, #9
 8002496:	73fb      	strb	r3, [r7, #15]
 8002498:	e012      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800249a:	230a      	movs	r3, #10
 800249c:	73fb      	strb	r3, [r7, #15]
 800249e:	e00f      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80024a0:	230b      	movs	r3, #11
 80024a2:	73fb      	strb	r3, [r7, #15]
 80024a4:	e00c      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80024a6:	230c      	movs	r3, #12
 80024a8:	73fb      	strb	r3, [r7, #15]
 80024aa:	e009      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 80024ac:	230d      	movs	r3, #13
 80024ae:	73fb      	strb	r3, [r7, #15]
 80024b0:	e006      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 80024b2:	230e      	movs	r3, #14
 80024b4:	73fb      	strb	r3, [r7, #15]
 80024b6:	e003      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 80024b8:	230f      	movs	r3, #15
 80024ba:	73fb      	strb	r3, [r7, #15]
 80024bc:	e000      	b.n	80024c0 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 80024be:	bf00      	nop
	}
	return ret;
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr

080024cc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	2201      	movs	r2, #1
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80024e0:	4b10      	ldr	r3, [pc, #64]	; (8002524 <EXTI_call+0x58>)
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	89fb      	ldrh	r3, [r7, #14]
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d016      	beq.n	800251a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80024ec:	4a0d      	ldr	r2, [pc, #52]	; (8002524 <EXTI_call+0x58>)
 80024ee:	89fb      	ldrh	r3, [r7, #14]
 80024f0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80024f2:	4b0d      	ldr	r3, [pc, #52]	; (8002528 <EXTI_call+0x5c>)
 80024f4:	881a      	ldrh	r2, [r3, #0]
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	4013      	ands	r3, r2
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00c      	beq.n	800251a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	4a0a      	ldr	r2, [pc, #40]	; (800252c <EXTI_call+0x60>)
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d006      	beq.n	800251a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	4a07      	ldr	r2, [pc, #28]	; (800252c <EXTI_call+0x60>)
 8002510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002514:	89fa      	ldrh	r2, [r7, #14]
 8002516:	4610      	mov	r0, r2
 8002518:	4798      	blx	r3
		}
	}
}
 800251a:	bf00      	nop
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40010400 	.word	0x40010400
 8002528:	20000bc0 	.word	0x20000bc0
 800252c:	20000b80 	.word	0x20000b80

08002530 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002534:	2000      	movs	r0, #0
 8002536:	f7ff ffc9 	bl	80024cc <EXTI_call>
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}

0800253e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8002542:	2001      	movs	r0, #1
 8002544:	f7ff ffc2 	bl	80024cc <EXTI_call>
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}

0800254c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002550:	2002      	movs	r0, #2
 8002552:	f7ff ffbb 	bl	80024cc <EXTI_call>
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}

0800255a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800255e:	2003      	movs	r0, #3
 8002560:	f7ff ffb4 	bl	80024cc <EXTI_call>
}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}

08002568 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 800256c:	2004      	movs	r0, #4
 800256e:	f7ff ffad 	bl	80024cc <EXTI_call>
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}

08002576 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800257a:	2005      	movs	r0, #5
 800257c:	f7ff ffa6 	bl	80024cc <EXTI_call>
	EXTI_call(6);
 8002580:	2006      	movs	r0, #6
 8002582:	f7ff ffa3 	bl	80024cc <EXTI_call>
	EXTI_call(7);
 8002586:	2007      	movs	r0, #7
 8002588:	f7ff ffa0 	bl	80024cc <EXTI_call>
	EXTI_call(8);
 800258c:	2008      	movs	r0, #8
 800258e:	f7ff ff9d 	bl	80024cc <EXTI_call>
	EXTI_call(9);
 8002592:	2009      	movs	r0, #9
 8002594:	f7ff ff9a 	bl	80024cc <EXTI_call>
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}

0800259c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80025a0:	200a      	movs	r0, #10
 80025a2:	f7ff ff93 	bl	80024cc <EXTI_call>
	EXTI_call(11);
 80025a6:	200b      	movs	r0, #11
 80025a8:	f7ff ff90 	bl	80024cc <EXTI_call>
	EXTI_call(12);
 80025ac:	200c      	movs	r0, #12
 80025ae:	f7ff ff8d 	bl	80024cc <EXTI_call>
	EXTI_call(13);
 80025b2:	200d      	movs	r0, #13
 80025b4:	f7ff ff8a 	bl	80024cc <EXTI_call>
	EXTI_call(14);
 80025b8:	200e      	movs	r0, #14
 80025ba:	f7ff ff87 	bl	80024cc <EXTI_call>
	EXTI_call(15);
 80025be:	200f      	movs	r0, #15
 80025c0:	f7ff ff84 	bl	80024cc <EXTI_call>
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80025ce:	4b26      	ldr	r3, [pc, #152]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	4a25      	ldr	r2, [pc, #148]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	6193      	str	r3, [r2, #24]
 80025da:	4b23      	ldr	r3, [pc, #140]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	4a1f      	ldr	r2, [pc, #124]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025ec:	f043 0308 	orr.w	r3, r3, #8
 80025f0:	6193      	str	r3, [r2, #24]
 80025f2:	4b1d      	ldr	r3, [pc, #116]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80025fe:	4b1a      	ldr	r3, [pc, #104]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	4a19      	ldr	r2, [pc, #100]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002604:	f043 0310 	orr.w	r3, r3, #16
 8002608:	6193      	str	r3, [r2, #24]
 800260a:	4b17      	ldr	r3, [pc, #92]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	f003 0310 	and.w	r3, r3, #16
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002616:	4b14      	ldr	r3, [pc, #80]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	4a13      	ldr	r2, [pc, #76]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 800261c:	f043 0320 	orr.w	r3, r3, #32
 8002620:	6193      	str	r3, [r2, #24]
 8002622:	4b11      	ldr	r3, [pc, #68]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f003 0320 	and.w	r3, r3, #32
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800262e:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002638:	6193      	str	r3, [r2, #24]
 800263a:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002642:	607b      	str	r3, [r7, #4]
 8002644:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002646:	4b08      	ldr	r3, [pc, #32]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	4a07      	ldr	r2, [pc, #28]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6193      	str	r3, [r2, #24]
 8002652:	4b05      	ldr	r3, [pc, #20]	; (8002668 <BSP_GPIO_Enable+0xa0>)
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	603b      	str	r3, [r7, #0]
 800265c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	40021000 	.word	0x40021000

0800266c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
 8002678:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002688:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800268a:	f107 0310 	add.w	r3, r7, #16
 800268e:	4619      	mov	r1, r3
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f002 fea7 	bl	80053e4 <HAL_GPIO_Init>
}
 8002696:	bf00      	nop
 8002698:	3720      	adds	r7, #32
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026a4:	f3bf 8f4f 	dsb	sy
}
 80026a8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <__NVIC_SystemReset+0x24>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80026b2:	4904      	ldr	r1, [pc, #16]	; (80026c4 <__NVIC_SystemReset+0x24>)
 80026b4:	4b04      	ldr	r3, [pc, #16]	; (80026c8 <__NVIC_SystemReset+0x28>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80026ba:	f3bf 8f4f 	dsb	sy
}
 80026be:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <__NVIC_SystemReset+0x20>
 80026c4:	e000ed00 	.word	0xe000ed00
 80026c8:	05fa0004 	.word	0x05fa0004

080026cc <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	; 0x28
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a80      	ldr	r2, [pc, #512]	; (80028d8 <SPI_Init+0x20c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d00a      	beq.n	80026f2 <SPI_Init+0x26>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a7f      	ldr	r2, [pc, #508]	; (80028dc <SPI_Init+0x210>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d006      	beq.n	80026f2 <SPI_Init+0x26>
 80026e4:	4a7e      	ldr	r2, [pc, #504]	; (80028e0 <SPI_Init+0x214>)
 80026e6:	211e      	movs	r1, #30
 80026e8:	487e      	ldr	r0, [pc, #504]	; (80028e4 <SPI_Init+0x218>)
 80026ea:	f004 fe37 	bl	800735c <printf>
 80026ee:	f7ff ffd7 	bl	80026a0 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a79      	ldr	r2, [pc, #484]	; (80028dc <SPI_Init+0x210>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002702:	7ffb      	ldrb	r3, [r7, #31]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d130      	bne.n	800276a <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002708:	4b77      	ldr	r3, [pc, #476]	; (80028e8 <SPI_Init+0x21c>)
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	4a76      	ldr	r2, [pc, #472]	; (80028e8 <SPI_Init+0x21c>)
 800270e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002712:	6193      	str	r3, [r2, #24]
 8002714:	4b74      	ldr	r3, [pc, #464]	; (80028e8 <SPI_Init+0x21c>)
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002720:	4b71      	ldr	r3, [pc, #452]	; (80028e8 <SPI_Init+0x21c>)
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	4a70      	ldr	r2, [pc, #448]	; (80028e8 <SPI_Init+0x21c>)
 8002726:	f043 0304 	orr.w	r3, r3, #4
 800272a:	6193      	str	r3, [r2, #24]
 800272c:	4b6e      	ldr	r3, [pc, #440]	; (80028e8 <SPI_Init+0x21c>)
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002738:	2303      	movs	r3, #3
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2301      	movs	r3, #1
 800273e:	2202      	movs	r2, #2
 8002740:	2120      	movs	r1, #32
 8002742:	486a      	ldr	r0, [pc, #424]	; (80028ec <SPI_Init+0x220>)
 8002744:	f7ff ff92 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002748:	2303      	movs	r3, #3
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	2301      	movs	r3, #1
 800274e:	2200      	movs	r2, #0
 8002750:	2140      	movs	r1, #64	; 0x40
 8002752:	4866      	ldr	r0, [pc, #408]	; (80028ec <SPI_Init+0x220>)
 8002754:	f7ff ff8a 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002758:	2303      	movs	r3, #3
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2301      	movs	r3, #1
 800275e:	2202      	movs	r2, #2
 8002760:	2180      	movs	r1, #128	; 0x80
 8002762:	4862      	ldr	r0, [pc, #392]	; (80028ec <SPI_Init+0x220>)
 8002764:	f7ff ff82 	bl	800266c <BSP_GPIO_PinCfg>
 8002768:	e032      	b.n	80027d0 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 800276a:	4b5f      	ldr	r3, [pc, #380]	; (80028e8 <SPI_Init+0x21c>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	4a5e      	ldr	r2, [pc, #376]	; (80028e8 <SPI_Init+0x21c>)
 8002770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002774:	61d3      	str	r3, [r2, #28]
 8002776:	4b5c      	ldr	r3, [pc, #368]	; (80028e8 <SPI_Init+0x21c>)
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	4b59      	ldr	r3, [pc, #356]	; (80028e8 <SPI_Init+0x21c>)
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	4a58      	ldr	r2, [pc, #352]	; (80028e8 <SPI_Init+0x21c>)
 8002788:	f043 0308 	orr.w	r3, r3, #8
 800278c:	6193      	str	r3, [r2, #24]
 800278e:	4b56      	ldr	r3, [pc, #344]	; (80028e8 <SPI_Init+0x21c>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800279a:	2303      	movs	r3, #3
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	2301      	movs	r3, #1
 80027a0:	2202      	movs	r2, #2
 80027a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027a6:	4852      	ldr	r0, [pc, #328]	; (80028f0 <SPI_Init+0x224>)
 80027a8:	f7ff ff60 	bl	800266c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80027ac:	2303      	movs	r3, #3
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2301      	movs	r3, #1
 80027b2:	2200      	movs	r2, #0
 80027b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027b8:	484d      	ldr	r0, [pc, #308]	; (80028f0 <SPI_Init+0x224>)
 80027ba:	f7ff ff57 	bl	800266c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80027be:	2303      	movs	r3, #3
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	2301      	movs	r3, #1
 80027c4:	2202      	movs	r2, #2
 80027c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027ca:	4849      	ldr	r0, [pc, #292]	; (80028f0 <SPI_Init+0x224>)
 80027cc:	f7ff ff4e 	bl	800266c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80027d0:	7ffb      	ldrb	r3, [r7, #31]
 80027d2:	4a48      	ldr	r2, [pc, #288]	; (80028f4 <SPI_Init+0x228>)
 80027d4:	2158      	movs	r1, #88	; 0x58
 80027d6:	fb01 f303 	mul.w	r3, r1, r3
 80027da:	4413      	add	r3, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027e0:	7ffb      	ldrb	r3, [r7, #31]
 80027e2:	4a44      	ldr	r2, [pc, #272]	; (80028f4 <SPI_Init+0x228>)
 80027e4:	2158      	movs	r1, #88	; 0x58
 80027e6:	fb01 f303 	mul.w	r3, r1, r3
 80027ea:	4413      	add	r3, r2
 80027ec:	331c      	adds	r3, #28
 80027ee:	2210      	movs	r2, #16
 80027f0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80027f2:	7ffb      	ldrb	r3, [r7, #31]
 80027f4:	4a3f      	ldr	r2, [pc, #252]	; (80028f4 <SPI_Init+0x228>)
 80027f6:	2158      	movs	r1, #88	; 0x58
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	4413      	add	r3, r2
 80027fe:	3314      	adds	r3, #20
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002804:	7ffb      	ldrb	r3, [r7, #31]
 8002806:	4a3b      	ldr	r2, [pc, #236]	; (80028f4 <SPI_Init+0x228>)
 8002808:	2158      	movs	r1, #88	; 0x58
 800280a:	fb01 f303 	mul.w	r3, r1, r3
 800280e:	4413      	add	r3, r2
 8002810:	3310      	adds	r3, #16
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002816:	7ffb      	ldrb	r3, [r7, #31]
 8002818:	4a36      	ldr	r2, [pc, #216]	; (80028f4 <SPI_Init+0x228>)
 800281a:	2158      	movs	r1, #88	; 0x58
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	4413      	add	r3, r2
 8002822:	3328      	adds	r3, #40	; 0x28
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002828:	7ffb      	ldrb	r3, [r7, #31]
 800282a:	4a32      	ldr	r2, [pc, #200]	; (80028f4 <SPI_Init+0x228>)
 800282c:	2158      	movs	r1, #88	; 0x58
 800282e:	fb01 f303 	mul.w	r3, r1, r3
 8002832:	4413      	add	r3, r2
 8002834:	332c      	adds	r3, #44	; 0x2c
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800283a:	7ffb      	ldrb	r3, [r7, #31]
 800283c:	4a2d      	ldr	r2, [pc, #180]	; (80028f4 <SPI_Init+0x228>)
 800283e:	2158      	movs	r1, #88	; 0x58
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	4413      	add	r3, r2
 8002846:	330c      	adds	r3, #12
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 800284c:	7ffb      	ldrb	r3, [r7, #31]
 800284e:	4a29      	ldr	r2, [pc, #164]	; (80028f4 <SPI_Init+0x228>)
 8002850:	2158      	movs	r1, #88	; 0x58
 8002852:	fb01 f303 	mul.w	r3, r1, r3
 8002856:	4413      	add	r3, r2
 8002858:	3308      	adds	r3, #8
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 800285e:	7ffb      	ldrb	r3, [r7, #31]
 8002860:	4a24      	ldr	r2, [pc, #144]	; (80028f4 <SPI_Init+0x228>)
 8002862:	2158      	movs	r1, #88	; 0x58
 8002864:	fb01 f303 	mul.w	r3, r1, r3
 8002868:	4413      	add	r3, r2
 800286a:	3320      	adds	r3, #32
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002870:	7ffb      	ldrb	r3, [r7, #31]
 8002872:	4a20      	ldr	r2, [pc, #128]	; (80028f4 <SPI_Init+0x228>)
 8002874:	2158      	movs	r1, #88	; 0x58
 8002876:	fb01 f303 	mul.w	r3, r1, r3
 800287a:	4413      	add	r3, r2
 800287c:	3304      	adds	r3, #4
 800287e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002882:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002884:	7ffb      	ldrb	r3, [r7, #31]
 8002886:	4a1b      	ldr	r2, [pc, #108]	; (80028f4 <SPI_Init+0x228>)
 8002888:	2158      	movs	r1, #88	; 0x58
 800288a:	fb01 f303 	mul.w	r3, r1, r3
 800288e:	4413      	add	r3, r2
 8002890:	3318      	adds	r3, #24
 8002892:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002896:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002898:	7ffb      	ldrb	r3, [r7, #31]
 800289a:	4a16      	ldr	r2, [pc, #88]	; (80028f4 <SPI_Init+0x228>)
 800289c:	2158      	movs	r1, #88	; 0x58
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	4413      	add	r3, r2
 80028a4:	3324      	adds	r3, #36	; 0x24
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80028aa:	7ffb      	ldrb	r3, [r7, #31]
 80028ac:	4a11      	ldr	r2, [pc, #68]	; (80028f4 <SPI_Init+0x228>)
 80028ae:	2158      	movs	r1, #88	; 0x58
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	3351      	adds	r3, #81	; 0x51
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80028bc:	7ffb      	ldrb	r3, [r7, #31]
 80028be:	2258      	movs	r2, #88	; 0x58
 80028c0:	fb02 f303 	mul.w	r3, r2, r3
 80028c4:	4a0b      	ldr	r2, [pc, #44]	; (80028f4 <SPI_Init+0x228>)
 80028c6:	4413      	add	r3, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f003 fd49 	bl	8006360 <HAL_SPI_Init>
}
 80028ce:	bf00      	nop
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40013000 	.word	0x40013000
 80028dc:	40003800 	.word	0x40003800
 80028e0:	0800d4ac 	.word	0x0800d4ac
 80028e4:	0800d4cc 	.word	0x0800d4cc
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40010800 	.word	0x40010800
 80028f0:	40010c00 	.word	0x40010c00
 80028f4:	20000bc4 	.word	0x20000bc4

080028f8 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a12      	ldr	r2, [pc, #72]	; (8002950 <SPI_WriteNoRegister+0x58>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d00a      	beq.n	8002922 <SPI_WriteNoRegister+0x2a>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a11      	ldr	r2, [pc, #68]	; (8002954 <SPI_WriteNoRegister+0x5c>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d006      	beq.n	8002922 <SPI_WriteNoRegister+0x2a>
 8002914:	4a10      	ldr	r2, [pc, #64]	; (8002958 <SPI_WriteNoRegister+0x60>)
 8002916:	217f      	movs	r1, #127	; 0x7f
 8002918:	4810      	ldr	r0, [pc, #64]	; (800295c <SPI_WriteNoRegister+0x64>)
 800291a:	f004 fd1f 	bl	800735c <printf>
 800291e:	f7ff febf 	bl	80026a0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <SPI_WriteNoRegister+0x5c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	bf0c      	ite	eq
 800292a:	2301      	moveq	r3, #1
 800292c:	2300      	movne	r3, #0
 800292e:	b2db      	uxtb	r3, r3
 8002930:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	2258      	movs	r2, #88	; 0x58
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	4a09      	ldr	r2, [pc, #36]	; (8002960 <SPI_WriteNoRegister+0x68>)
 800293c:	1898      	adds	r0, r3, r2
 800293e:	1cf9      	adds	r1, r7, #3
 8002940:	2364      	movs	r3, #100	; 0x64
 8002942:	2201      	movs	r2, #1
 8002944:	f003 fb25 	bl	8005f92 <HAL_SPI_Transmit>
}
 8002948:	bf00      	nop
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40013000 	.word	0x40013000
 8002954:	40003800 	.word	0x40003800
 8002958:	0800d4ac 	.word	0x0800d4ac
 800295c:	0800d4cc 	.word	0x0800d4cc
 8002960:	20000bc4 	.word	0x20000bc4

08002964 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	4613      	mov	r3, r2
 8002970:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	4a12      	ldr	r2, [pc, #72]	; (80029c0 <SPI_WriteMultiNoRegister+0x5c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d00a      	beq.n	8002990 <SPI_WriteMultiNoRegister+0x2c>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4a11      	ldr	r2, [pc, #68]	; (80029c4 <SPI_WriteMultiNoRegister+0x60>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d006      	beq.n	8002990 <SPI_WriteMultiNoRegister+0x2c>
 8002982:	4a11      	ldr	r2, [pc, #68]	; (80029c8 <SPI_WriteMultiNoRegister+0x64>)
 8002984:	218c      	movs	r1, #140	; 0x8c
 8002986:	4811      	ldr	r0, [pc, #68]	; (80029cc <SPI_WriteMultiNoRegister+0x68>)
 8002988:	f004 fce8 	bl	800735c <printf>
 800298c:	f7ff fe88 	bl	80026a0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a0c      	ldr	r2, [pc, #48]	; (80029c4 <SPI_WriteMultiNoRegister+0x60>)
 8002994:	4293      	cmp	r3, r2
 8002996:	bf0c      	ite	eq
 8002998:	2301      	moveq	r3, #1
 800299a:	2300      	movne	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80029a0:	7dfb      	ldrb	r3, [r7, #23]
 80029a2:	2258      	movs	r2, #88	; 0x58
 80029a4:	fb02 f303 	mul.w	r3, r2, r3
 80029a8:	4a09      	ldr	r2, [pc, #36]	; (80029d0 <SPI_WriteMultiNoRegister+0x6c>)
 80029aa:	1898      	adds	r0, r3, r2
 80029ac:	88fa      	ldrh	r2, [r7, #6]
 80029ae:	2364      	movs	r3, #100	; 0x64
 80029b0:	68b9      	ldr	r1, [r7, #8]
 80029b2:	f003 faee 	bl	8005f92 <HAL_SPI_Transmit>
}
 80029b6:	bf00      	nop
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40013000 	.word	0x40013000
 80029c4:	40003800 	.word	0x40003800
 80029c8:	0800d4ac 	.word	0x0800d4ac
 80029cc:	0800d4cc 	.word	0x0800d4cc
 80029d0:	20000bc4 	.word	0x20000bc4

080029d4 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a1e      	ldr	r2, [pc, #120]	; (8002a70 <TM_SPI_SetDataSize+0x9c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002a10:	78fb      	ldrb	r3, [r7, #3]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d110      	bne.n	8002a38 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002a16:	7bbb      	ldrb	r3, [r7, #14]
 8002a18:	4a16      	ldr	r2, [pc, #88]	; (8002a74 <TM_SPI_SetDataSize+0xa0>)
 8002a1a:	2158      	movs	r1, #88	; 0x58
 8002a1c:	fb01 f303 	mul.w	r3, r1, r3
 8002a20:	4413      	add	r3, r2
 8002a22:	330c      	adds	r3, #12
 8002a24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a28:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e00e      	b.n	8002a56 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	4a0e      	ldr	r2, [pc, #56]	; (8002a74 <TM_SPI_SetDataSize+0xa0>)
 8002a3c:	2158      	movs	r1, #88	; 0x58
 8002a3e:	fb01 f303 	mul.w	r3, r1, r3
 8002a42:	4413      	add	r3, r2
 8002a44:	330c      	adds	r3, #12
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40003800 	.word	0x40003800
 8002a74:	20000bc4 	.word	0x20000bc4

08002a78 <__NVIC_SystemReset>:
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002a7c:	f3bf 8f4f 	dsb	sy
}
 8002a80:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a82:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <__NVIC_SystemReset+0x24>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a8a:	4904      	ldr	r1, [pc, #16]	; (8002a9c <__NVIC_SystemReset+0x24>)
 8002a8c:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <__NVIC_SystemReset+0x28>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a92:	f3bf 8f4f 	dsb	sy
}
 8002a96:	bf00      	nop
    __NOP();
 8002a98:	bf00      	nop
 8002a9a:	e7fd      	b.n	8002a98 <__NVIC_SystemReset+0x20>
 8002a9c:	e000ed00 	.word	0xe000ed00
 8002aa0:	05fa0004 	.word	0x05fa0004

08002aa4 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002aa8:	f7ff fd8e 	bl	80025c8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8002aac:	4b25      	ldr	r3, [pc, #148]	; (8002b44 <HAL_MspInit+0xa0>)
 8002aae:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ab2:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8002ab4:	4b23      	ldr	r3, [pc, #140]	; (8002b44 <HAL_MspInit+0xa0>)
 8002ab6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002aba:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002abc:	4b21      	ldr	r3, [pc, #132]	; (8002b44 <HAL_MspInit+0xa0>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8002ac2:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <HAL_MspInit+0xa0>)
 8002ac4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ac8:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002aca:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <HAL_MspInit+0xa4>)
 8002acc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ad0:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8002ad2:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <HAL_MspInit+0xa4>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <HAL_MspInit+0xa4>)
 8002ada:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ade:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002ae0:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <HAL_MspInit+0xa4>)
 8002ae2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002ae6:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <HAL_MspInit+0xa8>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8002aee:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <HAL_MspInit+0xa8>)
 8002af0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002af4:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <HAL_MspInit+0xa8>)
 8002af8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002afc:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002afe:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <HAL_MspInit+0xa8>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_MspInit+0xac>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8002b0a:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <HAL_MspInit+0xac>)
 8002b0c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002b10:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002b12:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <HAL_MspInit+0xac>)
 8002b14:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002b18:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8002b1a:	4b0d      	ldr	r3, [pc, #52]	; (8002b50 <HAL_MspInit+0xac>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <HAL_MspInit+0xb0>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002b26:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <HAL_MspInit+0xb0>)
 8002b28:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002b2c:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_MspInit+0xb0>)
 8002b30:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002b34:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002b36:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <HAL_MspInit+0xb0>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002b3c:	f000 f813 	bl	8002b66 <SYS_ClockConfig>
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40010800 	.word	0x40010800
 8002b48:	40010c00 	.word	0x40010c00
 8002b4c:	40011000 	.word	0x40011000
 8002b50:	40011400 	.word	0x40011400
 8002b54:	40011800 	.word	0x40011800

08002b58 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b5c:	2003      	movs	r0, #3
 8002b5e:	f002 fa77 	bl	8005050 <HAL_NVIC_SetPriorityGrouping>
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b090      	sub	sp, #64	; 0x40
 8002b6a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002b6c:	f107 0318 	add.w	r3, r7, #24
 8002b70:	2228      	movs	r2, #40	; 0x28
 8002b72:	2100      	movs	r1, #0
 8002b74:	4618      	mov	r0, r3
 8002b76:	f004 fbdd 	bl	8007334 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002b82:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002b86:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b8c:	2310      	movs	r3, #16
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002b90:	2301      	movs	r3, #1
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002b9c:	f107 0318 	add.w	r3, r7, #24
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f002 fdd3 	bl	800574c <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002baa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bae:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002bb8:	230f      	movs	r3, #15
 8002bba:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	2102      	movs	r1, #2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f003 f843 	bl	8005c4c <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002bc6:	f001 f9a7 	bl	8003f18 <SystemCoreClockUpdate>
}
 8002bca:	bf00      	nop
 8002bcc:	3740      	adds	r7, #64	; 0x40
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002bdc:	2204      	movs	r2, #4
 8002bde:	4902      	ldr	r1, [pc, #8]	; (8002be8 <_exit+0x14>)
 8002be0:	2001      	movs	r0, #1
 8002be2:	f000 f8db 	bl	8002d9c <_write>
	while (1) {
 8002be6:	e7fe      	b.n	8002be6 <_exit+0x12>
 8002be8:	0800d508 	.word	0x0800d508

08002bec <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bfc:	605a      	str	r2, [r3, #4]
	return 0;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr

08002c0a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002c0a:	b480      	push	{r7}
 8002c0c:	af00      	add	r7, sp, #0
	return 1;
 8002c0e:	2301      	movs	r3, #1
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c22:	f004 f913 	bl	8006e4c <__errno>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2216      	movs	r2, #22
 8002c2a:	601a      	str	r2, [r3, #0]
	return (-1);
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002c40:	4b11      	ldr	r3, [pc, #68]	; (8002c88 <_sbrk+0x50>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x16>
		heap_end = &end;
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <_sbrk+0x50>)
 8002c4a:	4a10      	ldr	r2, [pc, #64]	; (8002c8c <_sbrk+0x54>)
 8002c4c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <_sbrk+0x50>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <_sbrk+0x50>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	466a      	mov	r2, sp
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d907      	bls.n	8002c72 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002c62:	f004 f8f3 	bl	8006e4c <__errno>
 8002c66:	4603      	mov	r3, r0
 8002c68:	220c      	movs	r2, #12
 8002c6a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c70:	e006      	b.n	8002c80 <_sbrk+0x48>
	}

	heap_end += incr;
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <_sbrk+0x50>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a03      	ldr	r2, [pc, #12]	; (8002c88 <_sbrk+0x50>)
 8002c7c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000c7c 	.word	0x20000c7c
 8002c8c:	20001828 	.word	0x20001828

08002c90 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002c9a:	f004 f8d7 	bl	8006e4c <__errno>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002ca4:	6838      	ldr	r0, [r7, #0]
 8002ca6:	f7ff ffc7 	bl	8002c38 <_sbrk>
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb2:	d10b      	bne.n	8002ccc <_sbrk_r+0x3c>
 8002cb4:	f004 f8ca 	bl	8006e4c <__errno>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d005      	beq.n	8002ccc <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002cc0:	f004 f8c4 	bl	8006e4c <__errno>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	601a      	str	r2, [r3, #0]
  return ret;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	71fb      	strb	r3, [r7, #7]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	71bb      	strb	r3, [r7, #6]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002cea:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <SYS_set_std_usart+0x34>)
 8002cec:	4a08      	ldr	r2, [pc, #32]	; (8002d10 <SYS_set_std_usart+0x38>)
 8002cee:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002cf0:	4a08      	ldr	r2, [pc, #32]	; (8002d14 <SYS_set_std_usart+0x3c>)
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002cf6:	4a08      	ldr	r2, [pc, #32]	; (8002d18 <SYS_set_std_usart+0x40>)
 8002cf8:	79bb      	ldrb	r3, [r7, #6]
 8002cfa:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002cfc:	4a07      	ldr	r2, [pc, #28]	; (8002d1c <SYS_set_std_usart+0x44>)
 8002cfe:	797b      	ldrb	r3, [r7, #5]
 8002d00:	7013      	strb	r3, [r2, #0]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr
 8002d0c:	20000c78 	.word	0x20000c78
 8002d10:	e5e0e5e0 	.word	0xe5e0e5e0
 8002d14:	20000c76 	.word	0x20000c76
 8002d18:	20000c74 	.word	0x20000c74
 8002d1c:	20000c75 	.word	0x20000c75

08002d20 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d122      	bne.n	8002d7c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002d36:	2300      	movs	r3, #0
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	e01a      	b.n	8002d72 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002d3c:	bf00      	nop
 8002d3e:	4b16      	ldr	r3, [pc, #88]	; (8002d98 <_read+0x78>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fcfa 	bl	800373c <UART_data_ready>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f7      	beq.n	8002d3e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002d4e:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <_read+0x78>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 fd10 	bl	8003778 <UART_get_next_byte>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	60ba      	str	r2, [r7, #8]
 8002d62:	7dfa      	ldrb	r2, [r7, #23]
 8002d64:	701a      	strb	r2, [r3, #0]
				num++;
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	61fb      	str	r3, [r7, #28]
 8002d72:	69fa      	ldr	r2, [r7, #28]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	dbe0      	blt.n	8002d3c <_read+0x1c>
			}
			break;
 8002d7a:	e007      	b.n	8002d8c <_read+0x6c>
		default:
			errno = EBADF;
 8002d7c:	f004 f866 	bl	8006e4c <__errno>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2209      	movs	r2, #9
 8002d84:	601a      	str	r2, [r3, #0]
			return -1;
 8002d86:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8a:	e000      	b.n	8002d8e <_read+0x6e>
	}
	return num;
 8002d8c:	69bb      	ldr	r3, [r7, #24]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3720      	adds	r7, #32
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000c76 	.word	0x20000c76

08002d9c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d003      	beq.n	8002db6 <_write+0x1a>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d014      	beq.n	8002dde <_write+0x42>
 8002db4:	e027      	b.n	8002e06 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e00b      	b.n	8002dd4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002dbc:	4b18      	ldr	r3, [pc, #96]	; (8002e20 <_write+0x84>)
 8002dbe:	7818      	ldrb	r0, [r3, #0]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	1c5a      	adds	r2, r3, #1
 8002dc4:	60ba      	str	r2, [r7, #8]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f000 fd31 	bl	8003830 <UART_putc>
			for (n = 0; n < len; n++)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	617b      	str	r3, [r7, #20]
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	dbef      	blt.n	8002dbc <_write+0x20>
#endif
			}
			break;
 8002ddc:	e01b      	b.n	8002e16 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
 8002de2:	e00b      	b.n	8002dfc <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002de4:	4b0f      	ldr	r3, [pc, #60]	; (8002e24 <_write+0x88>)
 8002de6:	7818      	ldrb	r0, [r3, #0]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	60ba      	str	r2, [r7, #8]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	4619      	mov	r1, r3
 8002df2:	f000 fd1d 	bl	8003830 <UART_putc>
			for (n = 0; n < len; n++)
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	dbef      	blt.n	8002de4 <_write+0x48>
#endif
			}
			break;
 8002e04:	e007      	b.n	8002e16 <_write+0x7a>
		default:
			errno = EBADF;
 8002e06:	f004 f821 	bl	8006e4c <__errno>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2209      	movs	r2, #9
 8002e0e:	601a      	str	r2, [r3, #0]
			return -1;
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
 8002e14:	e000      	b.n	8002e18 <_write+0x7c>
	}
	return len;
 8002e16:	687b      	ldr	r3, [r7, #4]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	20000c74 	.word	0x20000c74
 8002e24:	20000c75 	.word	0x20000c75

08002e28 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002e28:	b40f      	push	{r0, r1, r2, r3}
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b0c2      	sub	sp, #264	; 0x108
 8002e2e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002e30:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002e34:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002e38:	4638      	mov	r0, r7
 8002e3a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002e3e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002e42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e46:	f007 f817 	bl	8009e78 <vsnprintf>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002e54:	2bff      	cmp	r3, #255	; 0xff
 8002e56:	d902      	bls.n	8002e5e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002e58:	23ff      	movs	r3, #255	; 0xff
 8002e5a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002e5e:	463b      	mov	r3, r7
 8002e60:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002e64:	4619      	mov	r1, r3
 8002e66:	2001      	movs	r0, #1
 8002e68:	f000 fd24 	bl	80038b4 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002e76:	46bd      	mov	sp, r7
 8002e78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002e7c:	b004      	add	sp, #16
 8002e7e:	4770      	bx	lr

08002e80 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002e8a:	4b51      	ldr	r3, [pc, #324]	; (8002fd0 <dump_trap_info+0x150>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a51      	ldr	r2, [pc, #324]	; (8002fd4 <dump_trap_info+0x154>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d001      	beq.n	8002e98 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002e94:	f7ff fdf0 	bl	8002a78 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e98:	f3ef 8305 	mrs	r3, IPSR
 8002e9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	484c      	ldr	r0, [pc, #304]	; (8002fd8 <dump_trap_info+0x158>)
 8002ea6:	f7ff ffbf 	bl	8002e28 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002eb4:	4849      	ldr	r0, [pc, #292]	; (8002fdc <dump_trap_info+0x15c>)
 8002eb6:	f7ff ffb7 	bl	8002e28 <dump_printf>
 8002eba:	e002      	b.n	8002ec2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002ebc:	4848      	ldr	r0, [pc, #288]	; (8002fe0 <dump_trap_info+0x160>)
 8002ebe:	f7ff ffb3 	bl	8002e28 <dump_printf>

	int offset, i;
	offset = 0;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002ec6:	4847      	ldr	r0, [pc, #284]	; (8002fe4 <dump_trap_info+0x164>)
 8002ec8:	f7ff ffae 	bl	8002e28 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	6819      	ldr	r1, [r3, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	4413      	add	r3, r2
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	4840      	ldr	r0, [pc, #256]	; (8002fe8 <dump_trap_info+0x168>)
 8002ee6:	f7ff ff9f 	bl	8002e28 <dump_printf>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	3302      	adds	r3, #2
 8002eee:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	6819      	ldr	r1, [r3, #0]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	3301      	adds	r3, #1
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	4413      	add	r3, r2
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	461a      	mov	r2, r3
 8002f08:	4838      	ldr	r0, [pc, #224]	; (8002fec <dump_trap_info+0x16c>)
 8002f0a:	f7ff ff8d 	bl	8002e28 <dump_printf>
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	3302      	adds	r3, #2
 8002f12:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	1c5a      	adds	r2, r3, #1
 8002f18:	617a      	str	r2, [r7, #20]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4413      	add	r3, r2
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4619      	mov	r1, r3
 8002f24:	4832      	ldr	r0, [pc, #200]	; (8002ff0 <dump_trap_info+0x170>)
 8002f26:	f7ff ff7f 	bl	8002e28 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	617a      	str	r2, [r7, #20]
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4413      	add	r3, r2
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	482e      	ldr	r0, [pc, #184]	; (8002ff4 <dump_trap_info+0x174>)
 8002f3c:	f7ff ff74 	bl	8002e28 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	617a      	str	r2, [r7, #20]
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4829      	ldr	r0, [pc, #164]	; (8002ff8 <dump_trap_info+0x178>)
 8002f52:	f7ff ff69 	bl	8002e28 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	617a      	str	r2, [r7, #20]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	4413      	add	r3, r2
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	4825      	ldr	r0, [pc, #148]	; (8002ffc <dump_trap_info+0x17c>)
 8002f68:	f7ff ff5e 	bl	8002e28 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002f6c:	4824      	ldr	r0, [pc, #144]	; (8003000 <dump_trap_info+0x180>)
 8002f6e:	f7ff ff5b 	bl	8002e28 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	e019      	b.n	8002fac <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f003 0303 	and.w	r3, r3, #3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <dump_trap_info+0x110>
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <dump_trap_info+0x110>
			dump_printf("\n");
 8002f8a:	481e      	ldr	r0, [pc, #120]	; (8003004 <dump_trap_info+0x184>)
 8002f8c:	f7ff ff4c 	bl	8002e28 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	617a      	str	r2, [r7, #20]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4819      	ldr	r0, [pc, #100]	; (8003008 <dump_trap_info+0x188>)
 8002fa2:	f7ff ff41 	bl	8002e28 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b1f      	cmp	r3, #31
 8002fb0:	dc06      	bgt.n	8002fc0 <dump_trap_info+0x140>
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	4413      	add	r3, r2
 8002fba:	4a14      	ldr	r2, [pc, #80]	; (800300c <dump_trap_info+0x18c>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d3db      	bcc.n	8002f78 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002fc0:	4810      	ldr	r0, [pc, #64]	; (8003004 <dump_trap_info+0x184>)
 8002fc2:	f7ff ff31 	bl	8002e28 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002fc6:	4812      	ldr	r0, [pc, #72]	; (8003010 <dump_trap_info+0x190>)
 8002fc8:	f7ff ff2e 	bl	8002e28 <dump_printf>
	while(1);
 8002fcc:	e7fe      	b.n	8002fcc <dump_trap_info+0x14c>
 8002fce:	bf00      	nop
 8002fd0:	20000c78 	.word	0x20000c78
 8002fd4:	e5e0e5e0 	.word	0xe5e0e5e0
 8002fd8:	0800d54c 	.word	0x0800d54c
 8002fdc:	0800d56c 	.word	0x0800d56c
 8002fe0:	0800d584 	.word	0x0800d584
 8002fe4:	0800d5a0 	.word	0x0800d5a0
 8002fe8:	0800d5b4 	.word	0x0800d5b4
 8002fec:	0800d5d4 	.word	0x0800d5d4
 8002ff0:	0800d5f4 	.word	0x0800d5f4
 8002ff4:	0800d604 	.word	0x0800d604
 8002ff8:	0800d618 	.word	0x0800d618
 8002ffc:	0800d62c 	.word	0x0800d62c
 8003000:	0800d640 	.word	0x0800d640
 8003004:	0800d650 	.word	0x0800d650
 8003008:	0800d654 	.word	0x0800d654
 800300c:	20005000 	.word	0x20005000
 8003010:	0800d660 	.word	0x0800d660

08003014 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8003014:	f01e 0f04 	tst.w	lr, #4
 8003018:	bf0c      	ite	eq
 800301a:	f3ef 8008 	mrseq	r0, MSP
 800301e:	f3ef 8009 	mrsne	r0, PSP
 8003022:	4671      	mov	r1, lr
 8003024:	f7ff bf2c 	b.w	8002e80 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003028:	bf00      	nop
	...

0800302c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003030:	4802      	ldr	r0, [pc, #8]	; (800303c <NMI_Handler+0x10>)
 8003032:	f7ff fef9 	bl	8002e28 <dump_printf>
}
 8003036:	bf00      	nop
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	0800d678 	.word	0x0800d678

08003040 <SVC_Handler>:

void SVC_Handler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003044:	4802      	ldr	r0, [pc, #8]	; (8003050 <SVC_Handler+0x10>)
 8003046:	f7ff feef 	bl	8002e28 <dump_printf>
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	0800d68c 	.word	0x0800d68c

08003054 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003058:	4802      	ldr	r0, [pc, #8]	; (8003064 <DebugMon_Handler+0x10>)
 800305a:	f7ff fee5 	bl	8002e28 <dump_printf>
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	0800d6ac 	.word	0x0800d6ac

08003068 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 800306c:	4802      	ldr	r0, [pc, #8]	; (8003078 <PendSV_Handler+0x10>)
 800306e:	f7ff fedb 	bl	8002e28 <dump_printf>
}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	0800d6c8 	.word	0x0800d6c8
 800307c:	00000000 	.word	0x00000000

08003080 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003080:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003084:	b090      	sub	sp, #64	; 0x40
 8003086:	af00      	add	r7, sp, #0
 8003088:	4603      	mov	r3, r0
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	2b03      	cmp	r3, #3
 8003094:	d83e      	bhi.n	8003114 <TIMER_run_us+0x94>
 8003096:	a201      	add	r2, pc, #4	; (adr r2, 800309c <TIMER_run_us+0x1c>)
 8003098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309c:	080030ad 	.word	0x080030ad
 80030a0:	080030c7 	.word	0x080030c7
 80030a4:	080030e1 	.word	0x080030e1
 80030a8:	080030fb 	.word	0x080030fb
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80030ac:	4b94      	ldr	r3, [pc, #592]	; (8003300 <TIMER_run_us+0x280>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	4a93      	ldr	r2, [pc, #588]	; (8003300 <TIMER_run_us+0x280>)
 80030b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030b6:	6193      	str	r3, [r2, #24]
 80030b8:	4b91      	ldr	r3, [pc, #580]	; (8003300 <TIMER_run_us+0x280>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c0:	61fb      	str	r3, [r7, #28]
 80030c2:	69fb      	ldr	r3, [r7, #28]
			break;
 80030c4:	e027      	b.n	8003116 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80030c6:	4b8e      	ldr	r3, [pc, #568]	; (8003300 <TIMER_run_us+0x280>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	4a8d      	ldr	r2, [pc, #564]	; (8003300 <TIMER_run_us+0x280>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	61d3      	str	r3, [r2, #28]
 80030d2:	4b8b      	ldr	r3, [pc, #556]	; (8003300 <TIMER_run_us+0x280>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	69bb      	ldr	r3, [r7, #24]
			break;
 80030de:	e01a      	b.n	8003116 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80030e0:	4b87      	ldr	r3, [pc, #540]	; (8003300 <TIMER_run_us+0x280>)
 80030e2:	69db      	ldr	r3, [r3, #28]
 80030e4:	4a86      	ldr	r2, [pc, #536]	; (8003300 <TIMER_run_us+0x280>)
 80030e6:	f043 0302 	orr.w	r3, r3, #2
 80030ea:	61d3      	str	r3, [r2, #28]
 80030ec:	4b84      	ldr	r3, [pc, #528]	; (8003300 <TIMER_run_us+0x280>)
 80030ee:	69db      	ldr	r3, [r3, #28]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697b      	ldr	r3, [r7, #20]
			break;
 80030f8:	e00d      	b.n	8003116 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80030fa:	4b81      	ldr	r3, [pc, #516]	; (8003300 <TIMER_run_us+0x280>)
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	4a80      	ldr	r2, [pc, #512]	; (8003300 <TIMER_run_us+0x280>)
 8003100:	f043 0304 	orr.w	r3, r3, #4
 8003104:	61d3      	str	r3, [r2, #28]
 8003106:	4b7e      	ldr	r3, [pc, #504]	; (8003300 <TIMER_run_us+0x280>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	613b      	str	r3, [r7, #16]
 8003110:	693b      	ldr	r3, [r7, #16]
			break;
 8003112:	e000      	b.n	8003116 <TIMER_run_us+0x96>
		default:
			break;
 8003114:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003116:	7bfa      	ldrb	r2, [r7, #15]
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	497a      	ldr	r1, [pc, #488]	; (8003304 <TIMER_run_us+0x284>)
 800311c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003120:	4979      	ldr	r1, [pc, #484]	; (8003308 <TIMER_run_us+0x288>)
 8003122:	019b      	lsls	r3, r3, #6
 8003124:	440b      	add	r3, r1
 8003126:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003128:	7bfb      	ldrb	r3, [r7, #15]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10d      	bne.n	800314a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800312e:	f002 fef5 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8003132:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003134:	4b72      	ldr	r3, [pc, #456]	; (8003300 <TIMER_run_us+0x280>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	0adb      	lsrs	r3, r3, #11
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	2b00      	cmp	r3, #0
 8003140:	d010      	beq.n	8003164 <TIMER_run_us+0xe4>
			freq *= 2;
 8003142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003148:	e00c      	b.n	8003164 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800314a:	f002 fed3 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 800314e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003150:	4b6b      	ldr	r3, [pc, #428]	; (8003300 <TIMER_run_us+0x280>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	0a1b      	lsrs	r3, r3, #8
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <TIMER_run_us+0xe4>
			freq *= 2;
 800315e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003166:	461a      	mov	r2, r3
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	a162      	add	r1, pc, #392	; (adr r1, 80032f8 <TIMER_run_us+0x278>)
 800316e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003172:	f7fd fc89 	bl	8000a88 <__aeabi_ldivmod>
 8003176:	4602      	mov	r2, r0
 8003178:	460b      	mov	r3, r1
 800317a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	461c      	mov	r4, r3
 8003182:	f04f 0500 	mov.w	r5, #0
 8003186:	4622      	mov	r2, r4
 8003188:	462b      	mov	r3, r5
 800318a:	f04f 0000 	mov.w	r0, #0
 800318e:	f04f 0100 	mov.w	r1, #0
 8003192:	0159      	lsls	r1, r3, #5
 8003194:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003198:	0150      	lsls	r0, r2, #5
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	1b12      	subs	r2, r2, r4
 80031a0:	eb63 0305 	sbc.w	r3, r3, r5
 80031a4:	f04f 0000 	mov.w	r0, #0
 80031a8:	f04f 0100 	mov.w	r1, #0
 80031ac:	0259      	lsls	r1, r3, #9
 80031ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80031b2:	0250      	lsls	r0, r2, #9
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	1912      	adds	r2, r2, r4
 80031ba:	eb45 0303 	adc.w	r3, r5, r3
 80031be:	f04f 0000 	mov.w	r0, #0
 80031c2:	f04f 0100 	mov.w	r1, #0
 80031c6:	0199      	lsls	r1, r3, #6
 80031c8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80031cc:	0190      	lsls	r0, r2, #6
 80031ce:	1a80      	subs	r0, r0, r2
 80031d0:	eb61 0103 	sbc.w	r1, r1, r3
 80031d4:	eb10 0804 	adds.w	r8, r0, r4
 80031d8:	eb41 0905 	adc.w	r9, r1, r5
 80031dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031e0:	4640      	mov	r0, r8
 80031e2:	4649      	mov	r1, r9
 80031e4:	f7fd fca0 	bl	8000b28 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80031f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bf08      	it	eq
 80031f8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80031fc:	d329      	bcc.n	8003252 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80031fe:	2301      	movs	r3, #1
 8003200:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003202:	e00e      	b.n	8003222 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 800320a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800320e:	f04f 0200 	mov.w	r2, #0
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	0842      	lsrs	r2, r0, #1
 8003218:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800321c:	084b      	lsrs	r3, r1, #1
 800321e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003222:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003226:	2b00      	cmp	r3, #0
 8003228:	bf08      	it	eq
 800322a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800322e:	d2e9      	bcs.n	8003204 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003230:	7bfb      	ldrb	r3, [r7, #15]
 8003232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003234:	3a01      	subs	r2, #1
 8003236:	4934      	ldr	r1, [pc, #208]	; (8003308 <TIMER_run_us+0x288>)
 8003238:	019b      	lsls	r3, r3, #6
 800323a:	440b      	add	r3, r1
 800323c:	3304      	adds	r3, #4
 800323e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	3a01      	subs	r2, #1
 8003246:	4930      	ldr	r1, [pc, #192]	; (8003308 <TIMER_run_us+0x288>)
 8003248:	019b      	lsls	r3, r3, #6
 800324a:	440b      	add	r3, r1
 800324c:	330c      	adds	r3, #12
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e00e      	b.n	8003270 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003252:	7bfb      	ldrb	r3, [r7, #15]
 8003254:	4a2c      	ldr	r2, [pc, #176]	; (8003308 <TIMER_run_us+0x288>)
 8003256:	019b      	lsls	r3, r3, #6
 8003258:	4413      	add	r3, r2
 800325a:	3304      	adds	r3, #4
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	3a01      	subs	r2, #1
 8003266:	4928      	ldr	r1, [pc, #160]	; (8003308 <TIMER_run_us+0x288>)
 8003268:	019b      	lsls	r3, r3, #6
 800326a:	440b      	add	r3, r1
 800326c:	330c      	adds	r3, #12
 800326e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	4a25      	ldr	r2, [pc, #148]	; (8003308 <TIMER_run_us+0x288>)
 8003274:	019b      	lsls	r3, r3, #6
 8003276:	4413      	add	r3, r2
 8003278:	3310      	adds	r3, #16
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	4a21      	ldr	r2, [pc, #132]	; (8003308 <TIMER_run_us+0x288>)
 8003282:	019b      	lsls	r3, r3, #6
 8003284:	4413      	add	r3, r2
 8003286:	3308      	adds	r3, #8
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	019b      	lsls	r3, r3, #6
 8003290:	4a1d      	ldr	r2, [pc, #116]	; (8003308 <TIMER_run_us+0x288>)
 8003292:	4413      	add	r3, r2
 8003294:	4618      	mov	r0, r3
 8003296:	f003 f8cb 	bl	8006430 <HAL_TIM_Base_Init>

	if(enable_irq)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d011      	beq.n	80032c4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 f8ee 	bl	8003484 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	4a18      	ldr	r2, [pc, #96]	; (800330c <TIMER_run_us+0x28c>)
 80032ac:	56d3      	ldrsb	r3, [r2, r3]
 80032ae:	2201      	movs	r2, #1
 80032b0:	2104      	movs	r1, #4
 80032b2:	4618      	mov	r0, r3
 80032b4:	f001 fed7 	bl	8005066 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	4a14      	ldr	r2, [pc, #80]	; (800330c <TIMER_run_us+0x28c>)
 80032bc:	56d3      	ldrsb	r3, [r2, r3]
 80032be:	4618      	mov	r0, r3
 80032c0:	f001 feed 	bl	800509e <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
 80032c6:	019b      	lsls	r3, r3, #6
 80032c8:	4a0f      	ldr	r2, [pc, #60]	; (8003308 <TIMER_run_us+0x288>)
 80032ca:	4413      	add	r3, r2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f003 f8e3 	bl	8006498 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <TIMER_run_us+0x288>)
 80032d6:	019b      	lsls	r3, r3, #6
 80032d8:	4413      	add	r3, r2
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	4909      	ldr	r1, [pc, #36]	; (8003308 <TIMER_run_us+0x288>)
 80032e2:	019b      	lsls	r3, r3, #6
 80032e4:	440b      	add	r3, r1
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f042 0201 	orr.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
}
 80032ee:	bf00      	nop
 80032f0:	3740      	adds	r7, #64	; 0x40
 80032f2:	46bd      	mov	sp, r7
 80032f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032f8:	d4a51000 	.word	0xd4a51000
 80032fc:	000000e8 	.word	0x000000e8
 8003300:	40021000 	.word	0x40021000
 8003304:	20000044 	.word	0x20000044
 8003308:	20000c80 	.word	0x20000c80
 800330c:	0800d990 	.word	0x0800d990

08003310 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	4a05      	ldr	r2, [pc, #20]	; (8003334 <TIMER_read+0x24>)
 800331e:	019b      	lsls	r3, r3, #6
 8003320:	4413      	add	r3, r2
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	b29b      	uxth	r3, r3
}
 8003328:	4618      	mov	r0, r3
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	20000c80 	.word	0x20000c80

08003338 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	4603      	mov	r3, r0
 8003340:	460a      	mov	r2, r1
 8003342:	71fb      	strb	r3, [r7, #7]
 8003344:	4613      	mov	r3, r2
 8003346:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003348:	88bb      	ldrh	r3, [r7, #4]
 800334a:	1e59      	subs	r1, r3, #1
 800334c:	79fb      	ldrb	r3, [r7, #7]
 800334e:	4a0a      	ldr	r2, [pc, #40]	; (8003378 <TIMER_set_period+0x40>)
 8003350:	019b      	lsls	r3, r3, #6
 8003352:	4413      	add	r3, r2
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	460a      	mov	r2, r1
 8003358:	62da      	str	r2, [r3, #44]	; 0x2c
 800335a:	88bb      	ldrh	r3, [r7, #4]
 800335c:	1e5a      	subs	r2, r3, #1
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	4611      	mov	r1, r2
 8003362:	4a05      	ldr	r2, [pc, #20]	; (8003378 <TIMER_set_period+0x40>)
 8003364:	019b      	lsls	r3, r3, #6
 8003366:	4413      	add	r3, r2
 8003368:	330c      	adds	r3, #12
 800336a:	6019      	str	r1, [r3, #0]
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	20000c80 	.word	0x20000c80

0800337c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	4603      	mov	r3, r0
 8003384:	460a      	mov	r2, r1
 8003386:	71fb      	strb	r3, [r7, #7]
 8003388:	4613      	mov	r3, r2
 800338a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800338c:	88bb      	ldrh	r3, [r7, #4]
 800338e:	1e59      	subs	r1, r3, #1
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	4a05      	ldr	r2, [pc, #20]	; (80033a8 <TIMER_set_prescaler+0x2c>)
 8003394:	019b      	lsls	r3, r3, #6
 8003396:	4413      	add	r3, r2
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	460a      	mov	r2, r1
 800339c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	20000c80 	.word	0x20000c80

080033ac <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0

}
 80033b0:	bf00      	nop
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0

}
 80033bc:	bf00      	nop
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0

}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr

080033d0 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0

}
 80033d4:	bf00      	nop
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80033e0:	4b07      	ldr	r3, [pc, #28]	; (8003400 <TIM1_UP_IRQHandler+0x24>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d106      	bne.n	80033fc <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80033ee:	4b04      	ldr	r3, [pc, #16]	; (8003400 <TIM1_UP_IRQHandler+0x24>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f06f 0201 	mvn.w	r2, #1
 80033f6:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80033f8:	f7ff ffd8 	bl	80033ac <TIMER1_user_handler_it>
	}
}
 80033fc:	bf00      	nop
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000c80 	.word	0x20000c80

08003404 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003408:	4b07      	ldr	r3, [pc, #28]	; (8003428 <TIM2_IRQHandler+0x24>)
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b01      	cmp	r3, #1
 8003414:	d106      	bne.n	8003424 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003416:	4b04      	ldr	r3, [pc, #16]	; (8003428 <TIM2_IRQHandler+0x24>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f06f 0201 	mvn.w	r2, #1
 800341e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003420:	f7ff ffca 	bl	80033b8 <TIMER2_user_handler_it>
	}
}
 8003424:	bf00      	nop
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000c80 	.word	0x20000c80

0800342c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003430:	4b08      	ldr	r3, [pc, #32]	; (8003454 <TIM3_IRQHandler+0x28>)
 8003432:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b01      	cmp	r3, #1
 800343e:	d107      	bne.n	8003450 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <TIM3_IRQHandler+0x28>)
 8003442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003446:	f06f 0201 	mvn.w	r2, #1
 800344a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800344c:	f7ff ffba 	bl	80033c4 <TIMER3_user_handler_it>
	}
}
 8003450:	bf00      	nop
 8003452:	bd80      	pop	{r7, pc}
 8003454:	20000c80 	.word	0x20000c80

08003458 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <TIM4_IRQHandler+0x28>)
 800345e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b01      	cmp	r3, #1
 800346a:	d107      	bne.n	800347c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <TIM4_IRQHandler+0x28>)
 800346e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003472:	f06f 0201 	mvn.w	r2, #1
 8003476:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003478:	f7ff ffaa 	bl	80033d0 <TIMER4_user_handler_it>
	}
}
 800347c:	bf00      	nop
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20000c80 	.word	0x20000c80

08003484 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	2b03      	cmp	r3, #3
 8003492:	d825      	bhi.n	80034e0 <clear_it_status+0x5c>
 8003494:	a201      	add	r2, pc, #4	; (adr r2, 800349c <clear_it_status+0x18>)
 8003496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349a:	bf00      	nop
 800349c:	080034ad 	.word	0x080034ad
 80034a0:	080034b9 	.word	0x080034b9
 80034a4:	080034c5 	.word	0x080034c5
 80034a8:	080034d3 	.word	0x080034d3
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80034ac:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <clear_it_status+0x68>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0201 	mvn.w	r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
			break;
 80034b6:	e014      	b.n	80034e2 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80034b8:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <clear_it_status+0x68>)
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	f06f 0201 	mvn.w	r2, #1
 80034c0:	611a      	str	r2, [r3, #16]
			break;
 80034c2:	e00e      	b.n	80034e2 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80034c4:	4b09      	ldr	r3, [pc, #36]	; (80034ec <clear_it_status+0x68>)
 80034c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034ca:	f06f 0201 	mvn.w	r2, #1
 80034ce:	611a      	str	r2, [r3, #16]
			break;
 80034d0:	e007      	b.n	80034e2 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80034d2:	4b06      	ldr	r3, [pc, #24]	; (80034ec <clear_it_status+0x68>)
 80034d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80034d8:	f06f 0201 	mvn.w	r2, #1
 80034dc:	611a      	str	r2, [r3, #16]
			break;
 80034de:	e000      	b.n	80034e2 <clear_it_status+0x5e>
		default:
			break;
 80034e0:	bf00      	nop

	}
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr
 80034ec:	20000c80 	.word	0x20000c80

080034f0 <__NVIC_EnableIRQ>:
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	db0b      	blt.n	800351a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003502:	79fb      	ldrb	r3, [r7, #7]
 8003504:	f003 021f 	and.w	r2, r3, #31
 8003508:	4906      	ldr	r1, [pc, #24]	; (8003524 <__NVIC_EnableIRQ+0x34>)
 800350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	2001      	movs	r0, #1
 8003512:	fa00 f202 	lsl.w	r2, r0, r2
 8003516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	e000e100 	.word	0xe000e100

08003528 <__NVIC_DisableIRQ>:
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003536:	2b00      	cmp	r3, #0
 8003538:	db12      	blt.n	8003560 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	f003 021f 	and.w	r2, r3, #31
 8003540:	490a      	ldr	r1, [pc, #40]	; (800356c <__NVIC_DisableIRQ+0x44>)
 8003542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	2001      	movs	r0, #1
 800354a:	fa00 f202 	lsl.w	r2, r0, r2
 800354e:	3320      	adds	r3, #32
 8003550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003554:	f3bf 8f4f 	dsb	sy
}
 8003558:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800355a:	f3bf 8f6f 	isb	sy
}
 800355e:	bf00      	nop
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000e100 	.word	0xe000e100

08003570 <__NVIC_SystemReset>:
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003574:	f3bf 8f4f 	dsb	sy
}
 8003578:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800357a:	4b06      	ldr	r3, [pc, #24]	; (8003594 <__NVIC_SystemReset+0x24>)
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003582:	4904      	ldr	r1, [pc, #16]	; (8003594 <__NVIC_SystemReset+0x24>)
 8003584:	4b04      	ldr	r3, [pc, #16]	; (8003598 <__NVIC_SystemReset+0x28>)
 8003586:	4313      	orrs	r3, r2
 8003588:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800358a:	f3bf 8f4f 	dsb	sy
}
 800358e:	bf00      	nop
    __NOP();
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <__NVIC_SystemReset+0x20>
 8003594:	e000ed00 	.word	0xe000ed00
 8003598:	05fa0004 	.word	0x05fa0004

0800359c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	6039      	str	r1, [r7, #0]
 80035a6:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ae:	d806      	bhi.n	80035be <UART_init+0x22>
 80035b0:	4a56      	ldr	r2, [pc, #344]	; (800370c <UART_init+0x170>)
 80035b2:	218a      	movs	r1, #138	; 0x8a
 80035b4:	4856      	ldr	r0, [pc, #344]	; (8003710 <UART_init+0x174>)
 80035b6:	f003 fed1 	bl	800735c <printf>
 80035ba:	f7ff ffd9 	bl	8003570 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d906      	bls.n	80035d2 <UART_init+0x36>
 80035c4:	4a53      	ldr	r2, [pc, #332]	; (8003714 <UART_init+0x178>)
 80035c6:	218b      	movs	r1, #139	; 0x8b
 80035c8:	4851      	ldr	r0, [pc, #324]	; (8003710 <UART_init+0x174>)
 80035ca:	f003 fec7 	bl	800735c <printf>
 80035ce:	f7ff ffcf 	bl	8003570 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	4a50      	ldr	r2, [pc, #320]	; (8003718 <UART_init+0x17c>)
 80035d6:	2100      	movs	r1, #0
 80035d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	4a4f      	ldr	r2, [pc, #316]	; (800371c <UART_init+0x180>)
 80035e0:	2100      	movs	r1, #0
 80035e2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80035e4:	79fb      	ldrb	r3, [r7, #7]
 80035e6:	4a4e      	ldr	r2, [pc, #312]	; (8003720 <UART_init+0x184>)
 80035e8:	2100      	movs	r1, #0
 80035ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80035ee:	79fa      	ldrb	r2, [r7, #7]
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	494c      	ldr	r1, [pc, #304]	; (8003724 <UART_init+0x188>)
 80035f4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80035f8:	494b      	ldr	r1, [pc, #300]	; (8003728 <UART_init+0x18c>)
 80035fa:	019b      	lsls	r3, r3, #6
 80035fc:	440b      	add	r3, r1
 80035fe:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	4a49      	ldr	r2, [pc, #292]	; (8003728 <UART_init+0x18c>)
 8003604:	019b      	lsls	r3, r3, #6
 8003606:	4413      	add	r3, r2
 8003608:	3304      	adds	r3, #4
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	4a45      	ldr	r2, [pc, #276]	; (8003728 <UART_init+0x18c>)
 8003612:	019b      	lsls	r3, r3, #6
 8003614:	4413      	add	r3, r2
 8003616:	3308      	adds	r3, #8
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	4a42      	ldr	r2, [pc, #264]	; (8003728 <UART_init+0x18c>)
 8003620:	019b      	lsls	r3, r3, #6
 8003622:	4413      	add	r3, r2
 8003624:	330c      	adds	r3, #12
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800362a:	79fb      	ldrb	r3, [r7, #7]
 800362c:	4a3e      	ldr	r2, [pc, #248]	; (8003728 <UART_init+0x18c>)
 800362e:	019b      	lsls	r3, r3, #6
 8003630:	4413      	add	r3, r2
 8003632:	3310      	adds	r3, #16
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	4a3b      	ldr	r2, [pc, #236]	; (8003728 <UART_init+0x18c>)
 800363c:	019b      	lsls	r3, r3, #6
 800363e:	4413      	add	r3, r2
 8003640:	3318      	adds	r3, #24
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	4a37      	ldr	r2, [pc, #220]	; (8003728 <UART_init+0x18c>)
 800364a:	019b      	lsls	r3, r3, #6
 800364c:	4413      	add	r3, r2
 800364e:	3314      	adds	r3, #20
 8003650:	220c      	movs	r2, #12
 8003652:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	4a34      	ldr	r2, [pc, #208]	; (8003728 <UART_init+0x18c>)
 8003658:	019b      	lsls	r3, r3, #6
 800365a:	4413      	add	r3, r2
 800365c:	331c      	adds	r3, #28
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	019b      	lsls	r3, r3, #6
 8003666:	4a30      	ldr	r2, [pc, #192]	; (8003728 <UART_init+0x18c>)
 8003668:	4413      	add	r3, r2
 800366a:	4618      	mov	r0, r3
 800366c:	f002 ff9a 	bl	80065a4 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003670:	79fb      	ldrb	r3, [r7, #7]
 8003672:	4a2d      	ldr	r2, [pc, #180]	; (8003728 <UART_init+0x18c>)
 8003674:	019b      	lsls	r3, r3, #6
 8003676:	4413      	add	r3, r2
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68da      	ldr	r2, [r3, #12]
 800367c:	79fb      	ldrb	r3, [r7, #7]
 800367e:	492a      	ldr	r1, [pc, #168]	; (8003728 <UART_init+0x18c>)
 8003680:	019b      	lsls	r3, r3, #6
 8003682:	440b      	add	r3, r1
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800368a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	4a27      	ldr	r2, [pc, #156]	; (800372c <UART_init+0x190>)
 8003690:	56d3      	ldrsb	r3, [r2, r3]
 8003692:	2201      	movs	r2, #1
 8003694:	2101      	movs	r1, #1
 8003696:	4618      	mov	r0, r3
 8003698:	f001 fce5 	bl	8005066 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	4a23      	ldr	r2, [pc, #140]	; (800372c <UART_init+0x190>)
 80036a0:	56d3      	ldrsb	r3, [r2, r3]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 fcfb 	bl	800509e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80036a8:	79fb      	ldrb	r3, [r7, #7]
 80036aa:	019b      	lsls	r3, r3, #6
 80036ac:	4a1e      	ldr	r2, [pc, #120]	; (8003728 <UART_init+0x18c>)
 80036ae:	1898      	adds	r0, r3, r2
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	79fa      	ldrb	r2, [r7, #7]
 80036b4:	4919      	ldr	r1, [pc, #100]	; (800371c <UART_init+0x180>)
 80036b6:	5c8a      	ldrb	r2, [r1, r2]
 80036b8:	01db      	lsls	r3, r3, #7
 80036ba:	4413      	add	r3, r2
 80036bc:	4a1c      	ldr	r2, [pc, #112]	; (8003730 <UART_init+0x194>)
 80036be:	4413      	add	r3, r2
 80036c0:	2201      	movs	r2, #1
 80036c2:	4619      	mov	r1, r3
 80036c4:	f002 ffff 	bl	80066c6 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80036c8:	4b1a      	ldr	r3, [pc, #104]	; (8003734 <UART_init+0x198>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6898      	ldr	r0, [r3, #8]
 80036ce:	2300      	movs	r3, #0
 80036d0:	2202      	movs	r2, #2
 80036d2:	2100      	movs	r1, #0
 80036d4:	f003 fe54 	bl	8007380 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80036d8:	4b16      	ldr	r3, [pc, #88]	; (8003734 <UART_init+0x198>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68d8      	ldr	r0, [r3, #12]
 80036de:	2300      	movs	r3, #0
 80036e0:	2202      	movs	r2, #2
 80036e2:	2100      	movs	r1, #0
 80036e4:	f003 fe4c 	bl	8007380 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80036e8:	4b12      	ldr	r3, [pc, #72]	; (8003734 <UART_init+0x198>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6858      	ldr	r0, [r3, #4]
 80036ee:	2300      	movs	r3, #0
 80036f0:	2202      	movs	r2, #2
 80036f2:	2100      	movs	r1, #0
 80036f4:	f003 fe44 	bl	8007380 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	4a0f      	ldr	r2, [pc, #60]	; (8003738 <UART_init+0x19c>)
 80036fc:	2101      	movs	r1, #1
 80036fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	0800d6f0 	.word	0x0800d6f0
 8003710:	0800d700 	.word	0x0800d700
 8003714:	0800d73c 	.word	0x0800d73c
 8003718:	20000fc4 	.word	0x20000fc4
 800371c:	20000fc0 	.word	0x20000fc0
 8003720:	20000fd0 	.word	0x20000fd0
 8003724:	20000054 	.word	0x20000054
 8003728:	20000d80 	.word	0x20000d80
 800372c:	0800d994 	.word	0x0800d994
 8003730:	20000e40 	.word	0x20000e40
 8003734:	20000088 	.word	0x20000088
 8003738:	20000fdc 	.word	0x20000fdc

0800373c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8003746:	79fb      	ldrb	r3, [r7, #7]
 8003748:	2b02      	cmp	r3, #2
 800374a:	d906      	bls.n	800375a <UART_data_ready+0x1e>
 800374c:	4a07      	ldr	r2, [pc, #28]	; (800376c <UART_data_ready+0x30>)
 800374e:	21c8      	movs	r1, #200	; 0xc8
 8003750:	4807      	ldr	r0, [pc, #28]	; (8003770 <UART_data_ready+0x34>)
 8003752:	f003 fe03 	bl	800735c <printf>
 8003756:	f7ff ff0b 	bl	8003570 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800375a:	79fb      	ldrb	r3, [r7, #7]
 800375c:	4a05      	ldr	r2, [pc, #20]	; (8003774 <UART_data_ready+0x38>)
 800375e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	0800d73c 	.word	0x0800d73c
 8003770:	0800d700 	.word	0x0800d700
 8003774:	20000fd0 	.word	0x20000fd0

08003778 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	2b02      	cmp	r3, #2
 8003786:	d906      	bls.n	8003796 <UART_get_next_byte+0x1e>
 8003788:	4a22      	ldr	r2, [pc, #136]	; (8003814 <UART_get_next_byte+0x9c>)
 800378a:	21d4      	movs	r1, #212	; 0xd4
 800378c:	4822      	ldr	r0, [pc, #136]	; (8003818 <UART_get_next_byte+0xa0>)
 800378e:	f003 fde5 	bl	800735c <printf>
 8003792:	f7ff feed 	bl	8003570 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	4a20      	ldr	r2, [pc, #128]	; (800381c <UART_get_next_byte+0xa4>)
 800379a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <UART_get_next_byte+0x2e>
		return 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	e031      	b.n	800380a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80037a6:	79fa      	ldrb	r2, [r7, #7]
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	491d      	ldr	r1, [pc, #116]	; (8003820 <UART_get_next_byte+0xa8>)
 80037ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80037b0:	491c      	ldr	r1, [pc, #112]	; (8003824 <UART_get_next_byte+0xac>)
 80037b2:	01d2      	lsls	r2, r2, #7
 80037b4:	440a      	add	r2, r1
 80037b6:	4413      	add	r3, r2
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	4a18      	ldr	r2, [pc, #96]	; (8003820 <UART_get_next_byte+0xa8>)
 80037c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037cc:	4914      	ldr	r1, [pc, #80]	; (8003820 <UART_get_next_byte+0xa8>)
 80037ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	4a14      	ldr	r2, [pc, #80]	; (8003828 <UART_get_next_byte+0xb0>)
 80037d6:	56d3      	ldrsb	r3, [r2, r3]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7ff fea5 	bl	8003528 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	4a12      	ldr	r2, [pc, #72]	; (800382c <UART_get_next_byte+0xb4>)
 80037e2:	5cd3      	ldrb	r3, [r2, r3]
 80037e4:	4619      	mov	r1, r3
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	4a0d      	ldr	r2, [pc, #52]	; (8003820 <UART_get_next_byte+0xa8>)
 80037ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ee:	4299      	cmp	r1, r3
 80037f0:	d104      	bne.n	80037fc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	4a09      	ldr	r2, [pc, #36]	; (800381c <UART_get_next_byte+0xa4>)
 80037f6:	2100      	movs	r1, #0
 80037f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <UART_get_next_byte+0xb0>)
 8003800:	56d3      	ldrsb	r3, [r2, r3]
 8003802:	4618      	mov	r0, r3
 8003804:	f7ff fe74 	bl	80034f0 <__NVIC_EnableIRQ>
	return ret;
 8003808:	7bfb      	ldrb	r3, [r7, #15]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	0800d73c 	.word	0x0800d73c
 8003818:	0800d700 	.word	0x0800d700
 800381c:	20000fd0 	.word	0x20000fd0
 8003820:	20000fc4 	.word	0x20000fc4
 8003824:	20000e40 	.word	0x20000e40
 8003828:	0800d994 	.word	0x0800d994
 800382c:	20000fc0 	.word	0x20000fc0

08003830 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	4603      	mov	r3, r0
 8003838:	460a      	mov	r2, r1
 800383a:	71fb      	strb	r3, [r7, #7]
 800383c:	4613      	mov	r3, r2
 800383e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003840:	79fb      	ldrb	r3, [r7, #7]
 8003842:	2b02      	cmp	r3, #2
 8003844:	d907      	bls.n	8003856 <UART_putc+0x26>
 8003846:	4a16      	ldr	r2, [pc, #88]	; (80038a0 <UART_putc+0x70>)
 8003848:	f240 113d 	movw	r1, #317	; 0x13d
 800384c:	4815      	ldr	r0, [pc, #84]	; (80038a4 <UART_putc+0x74>)
 800384e:	f003 fd85 	bl	800735c <printf>
 8003852:	f7ff fe8d 	bl	8003570 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	4a13      	ldr	r2, [pc, #76]	; (80038a8 <UART_putc+0x78>)
 800385a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d019      	beq.n	8003896 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003862:	79fb      	ldrb	r3, [r7, #7]
 8003864:	4a11      	ldr	r2, [pc, #68]	; (80038ac <UART_putc+0x7c>)
 8003866:	56d3      	ldrsb	r3, [r2, r3]
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff fe5d 	bl	8003528 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	019b      	lsls	r3, r3, #6
 8003872:	4a0f      	ldr	r2, [pc, #60]	; (80038b0 <UART_putc+0x80>)
 8003874:	4413      	add	r3, r2
 8003876:	1db9      	adds	r1, r7, #6
 8003878:	2201      	movs	r2, #1
 800387a:	4618      	mov	r0, r3
 800387c:	f002 fedf 	bl	800663e <HAL_UART_Transmit_IT>
 8003880:	4603      	mov	r3, r0
 8003882:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	4a09      	ldr	r2, [pc, #36]	; (80038ac <UART_putc+0x7c>)
 8003888:	56d3      	ldrsb	r3, [r2, r3]
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff fe30 	bl	80034f0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003890:	7bfb      	ldrb	r3, [r7, #15]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d0e5      	beq.n	8003862 <UART_putc+0x32>
	}
}
 8003896:	bf00      	nop
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	0800d73c 	.word	0x0800d73c
 80038a4:	0800d700 	.word	0x0800d700
 80038a8:	20000fdc 	.word	0x20000fdc
 80038ac:	0800d994 	.word	0x0800d994
 80038b0:	20000d80 	.word	0x20000d80

080038b4 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
 80038c4:	4a13      	ldr	r2, [pc, #76]	; (8003914 <UART_impolite_force_puts_on_uart+0x60>)
 80038c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d01d      	beq.n	800390a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
 80038d0:	4a11      	ldr	r2, [pc, #68]	; (8003918 <UART_impolite_force_puts_on_uart+0x64>)
 80038d2:	019b      	lsls	r3, r3, #6
 80038d4:	4413      	add	r3, r2
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	e010      	b.n	8003902 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80038e0:	bf00      	nop
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0f9      	beq.n	80038e2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	4413      	add	r3, r2
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	461a      	mov	r2, r3
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	3301      	adds	r3, #1
 8003900:	617b      	str	r3, [r7, #20]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	429a      	cmp	r2, r3
 8003908:	d3ea      	bcc.n	80038e0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800390a:	bf00      	nop
 800390c:	371c      	adds	r7, #28
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	20000fdc 	.word	0x20000fdc
 8003918:	20000d80 	.word	0x20000d80

0800391c <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003920:	4802      	ldr	r0, [pc, #8]	; (800392c <USART1_IRQHandler+0x10>)
 8003922:	f002 ff25 	bl	8006770 <HAL_UART_IRQHandler>
}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20000d80 	.word	0x20000d80

08003930 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003934:	4802      	ldr	r0, [pc, #8]	; (8003940 <USART2_IRQHandler+0x10>)
 8003936:	f002 ff1b 	bl	8006770 <HAL_UART_IRQHandler>
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000dc0 	.word	0x20000dc0

08003944 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <USART3_IRQHandler+0x10>)
 800394a:	f002 ff11 	bl	8006770 <HAL_UART_IRQHandler>
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000e00 	.word	0x20000e00

08003958 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1e      	ldr	r2, [pc, #120]	; (80039e0 <HAL_UART_RxCpltCallback+0x88>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d102      	bne.n	8003970 <HAL_UART_RxCpltCallback+0x18>
 800396a:	2300      	movs	r3, #0
 800396c:	73fb      	strb	r3, [r7, #15]
 800396e:	e00e      	b.n	800398e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a1b      	ldr	r2, [pc, #108]	; (80039e4 <HAL_UART_RxCpltCallback+0x8c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d102      	bne.n	8003980 <HAL_UART_RxCpltCallback+0x28>
 800397a:	2301      	movs	r3, #1
 800397c:	73fb      	strb	r3, [r7, #15]
 800397e:	e006      	b.n	800398e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <HAL_UART_RxCpltCallback+0x90>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d126      	bne.n	80039d8 <HAL_UART_RxCpltCallback+0x80>
 800398a:	2302      	movs	r3, #2
 800398c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800398e:	7bfb      	ldrb	r3, [r7, #15]
 8003990:	4a16      	ldr	r2, [pc, #88]	; (80039ec <HAL_UART_RxCpltCallback+0x94>)
 8003992:	2101      	movs	r1, #1
 8003994:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <HAL_UART_RxCpltCallback+0x98>)
 800399c:	5cd3      	ldrb	r3, [r2, r3]
 800399e:	3301      	adds	r3, #1
 80039a0:	425a      	negs	r2, r3
 80039a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039aa:	bf58      	it	pl
 80039ac:	4253      	negpl	r3, r2
 80039ae:	7bfa      	ldrb	r2, [r7, #15]
 80039b0:	b2d9      	uxtb	r1, r3
 80039b2:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <HAL_UART_RxCpltCallback+0x98>)
 80039b4:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	019b      	lsls	r3, r3, #6
 80039ba:	4a0e      	ldr	r2, [pc, #56]	; (80039f4 <HAL_UART_RxCpltCallback+0x9c>)
 80039bc:	1898      	adds	r0, r3, r2
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	7bfa      	ldrb	r2, [r7, #15]
 80039c2:	490b      	ldr	r1, [pc, #44]	; (80039f0 <HAL_UART_RxCpltCallback+0x98>)
 80039c4:	5c8a      	ldrb	r2, [r1, r2]
 80039c6:	01db      	lsls	r3, r3, #7
 80039c8:	4413      	add	r3, r2
 80039ca:	4a0b      	ldr	r2, [pc, #44]	; (80039f8 <HAL_UART_RxCpltCallback+0xa0>)
 80039cc:	4413      	add	r3, r2
 80039ce:	2201      	movs	r2, #1
 80039d0:	4619      	mov	r1, r3
 80039d2:	f002 fe78 	bl	80066c6 <HAL_UART_Receive_IT>
 80039d6:	e000      	b.n	80039da <HAL_UART_RxCpltCallback+0x82>
	else return;
 80039d8:	bf00      	nop
}
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40013800 	.word	0x40013800
 80039e4:	40004400 	.word	0x40004400
 80039e8:	40004800 	.word	0x40004800
 80039ec:	20000fd0 	.word	0x20000fd0
 80039f0:	20000fc0 	.word	0x20000fc0
 80039f4:	20000d80 	.word	0x20000d80
 80039f8:	20000e40 	.word	0x20000e40

080039fc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	; 0x28
 8003a00:	af02      	add	r7, sp, #8
 8003a02:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	22c0      	movs	r2, #192	; 0xc0
 8003a0a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2200      	movs	r2, #0
 8003a12:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2200      	movs	r2, #0
 8003a22:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2200      	movs	r2, #0
 8003a32:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a47      	ldr	r2, [pc, #284]	; (8003b60 <HAL_UART_MspInit+0x164>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d12a      	bne.n	8003a9c <HAL_UART_MspInit+0xa0>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003a46:	4b47      	ldr	r3, [pc, #284]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	4a46      	ldr	r2, [pc, #280]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a4c:	f043 0304 	orr.w	r3, r3, #4
 8003a50:	6193      	str	r3, [r2, #24]
 8003a52:	4b44      	ldr	r3, [pc, #272]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	61fb      	str	r3, [r7, #28]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003a5e:	2303      	movs	r3, #3
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	2301      	movs	r3, #1
 8003a64:	2202      	movs	r2, #2
 8003a66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a6a:	483f      	ldr	r0, [pc, #252]	; (8003b68 <HAL_UART_MspInit+0x16c>)
 8003a6c:	f7fe fdfe 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003a70:	2303      	movs	r3, #3
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	2301      	movs	r3, #1
 8003a76:	2200      	movs	r2, #0
 8003a78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a7c:	483a      	ldr	r0, [pc, #232]	; (8003b68 <HAL_UART_MspInit+0x16c>)
 8003a7e:	f7fe fdf5 	bl	800266c <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003a82:	4b38      	ldr	r3, [pc, #224]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	4a37      	ldr	r2, [pc, #220]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a8c:	6193      	str	r3, [r2, #24]
 8003a8e:	4b35      	ldr	r3, [pc, #212]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a96:	61bb      	str	r3, [r7, #24]
 8003a98:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003a9a:	e05c      	b.n	8003b56 <HAL_UART_MspInit+0x15a>
	else if(huart->Instance == USART2)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a32      	ldr	r2, [pc, #200]	; (8003b6c <HAL_UART_MspInit+0x170>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d128      	bne.n	8003af8 <HAL_UART_MspInit+0xfc>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003aa6:	4b2f      	ldr	r3, [pc, #188]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	4a2e      	ldr	r2, [pc, #184]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	6193      	str	r3, [r2, #24]
 8003ab2:	4b2c      	ldr	r3, [pc, #176]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003abe:	2303      	movs	r3, #3
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	2104      	movs	r1, #4
 8003ac8:	4827      	ldr	r0, [pc, #156]	; (8003b68 <HAL_UART_MspInit+0x16c>)
 8003aca:	f7fe fdcf 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003ace:	2303      	movs	r3, #3
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2108      	movs	r1, #8
 8003ad8:	4823      	ldr	r0, [pc, #140]	; (8003b68 <HAL_UART_MspInit+0x16c>)
 8003ada:	f7fe fdc7 	bl	800266c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8003ade:	4b21      	ldr	r3, [pc, #132]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	4a20      	ldr	r2, [pc, #128]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	61d3      	str	r3, [r2, #28]
 8003aea:	4b1e      	ldr	r3, [pc, #120]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
}
 8003af6:	e02e      	b.n	8003b56 <HAL_UART_MspInit+0x15a>
	else if(huart->Instance == USART3)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a1c      	ldr	r2, [pc, #112]	; (8003b70 <HAL_UART_MspInit+0x174>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d129      	bne.n	8003b56 <HAL_UART_MspInit+0x15a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003b02:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	4a17      	ldr	r2, [pc, #92]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b08:	f043 0308 	orr.w	r3, r3, #8
 8003b0c:	6193      	str	r3, [r2, #24]
 8003b0e:	4b15      	ldr	r3, [pc, #84]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	2301      	movs	r3, #1
 8003b20:	2202      	movs	r2, #2
 8003b22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b26:	4813      	ldr	r0, [pc, #76]	; (8003b74 <HAL_UART_MspInit+0x178>)
 8003b28:	f7fe fda0 	bl	800266c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	2301      	movs	r3, #1
 8003b32:	2200      	movs	r2, #0
 8003b34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b38:	480e      	ldr	r0, [pc, #56]	; (8003b74 <HAL_UART_MspInit+0x178>)
 8003b3a:	f7fe fd97 	bl	800266c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003b3e:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4a08      	ldr	r2, [pc, #32]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b48:	61d3      	str	r3, [r2, #28]
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <HAL_UART_MspInit+0x168>)
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b52:	60bb      	str	r3, [r7, #8]
 8003b54:	68bb      	ldr	r3, [r7, #8]
}
 8003b56:	bf00      	nop
 8003b58:	3720      	adds	r7, #32
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40013800 	.word	0x40013800
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40010800 	.word	0x40010800
 8003b6c:	40004400 	.word	0x40004400
 8003b70:	40004800 	.word	0x40004800
 8003b74:	40010c00 	.word	0x40010c00

08003b78 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d106      	bne.n	8003b96 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2222      	movs	r2, #34	; 0x22
 8003b92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003ba4:	4b03      	ldr	r3, [pc, #12]	; (8003bb4 <WWDG_IRQHandler+0x14>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4903      	ldr	r1, [pc, #12]	; (8003bb8 <WWDG_IRQHandler+0x18>)
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff f93c 	bl	8002e28 <dump_printf>
	while(1);
 8003bb0:	e7fe      	b.n	8003bb0 <WWDG_IRQHandler+0x10>
 8003bb2:	bf00      	nop
 8003bb4:	20000060 	.word	0x20000060
 8003bb8:	0800d7cc 	.word	0x0800d7cc

08003bbc <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003bc0:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <PVD_IRQHandler+0x14>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4903      	ldr	r1, [pc, #12]	; (8003bd4 <PVD_IRQHandler+0x18>)
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7ff f92e 	bl	8002e28 <dump_printf>
	while(1);
 8003bcc:	e7fe      	b.n	8003bcc <PVD_IRQHandler+0x10>
 8003bce:	bf00      	nop
 8003bd0:	20000060 	.word	0x20000060
 8003bd4:	0800d7d4 	.word	0x0800d7d4

08003bd8 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <TAMPER_IRQHandler+0x14>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4903      	ldr	r1, [pc, #12]	; (8003bf0 <TAMPER_IRQHandler+0x18>)
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff f920 	bl	8002e28 <dump_printf>
	while(1);
 8003be8:	e7fe      	b.n	8003be8 <TAMPER_IRQHandler+0x10>
 8003bea:	bf00      	nop
 8003bec:	20000060 	.word	0x20000060
 8003bf0:	0800d7d8 	.word	0x0800d7d8

08003bf4 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8003bf8:	4b03      	ldr	r3, [pc, #12]	; (8003c08 <RTC_IRQHandler+0x14>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4903      	ldr	r1, [pc, #12]	; (8003c0c <RTC_IRQHandler+0x18>)
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff f912 	bl	8002e28 <dump_printf>
	while(1);
 8003c04:	e7fe      	b.n	8003c04 <RTC_IRQHandler+0x10>
 8003c06:	bf00      	nop
 8003c08:	20000060 	.word	0x20000060
 8003c0c:	0800d7e0 	.word	0x0800d7e0

08003c10 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003c14:	4b03      	ldr	r3, [pc, #12]	; (8003c24 <FLASH_IRQHandler+0x14>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4903      	ldr	r1, [pc, #12]	; (8003c28 <FLASH_IRQHandler+0x18>)
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff f904 	bl	8002e28 <dump_printf>
	while(1);
 8003c20:	e7fe      	b.n	8003c20 <FLASH_IRQHandler+0x10>
 8003c22:	bf00      	nop
 8003c24:	20000060 	.word	0x20000060
 8003c28:	0800d7e4 	.word	0x0800d7e4

08003c2c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003c30:	4b03      	ldr	r3, [pc, #12]	; (8003c40 <RCC_IRQHandler+0x14>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4903      	ldr	r1, [pc, #12]	; (8003c44 <RCC_IRQHandler+0x18>)
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff f8f6 	bl	8002e28 <dump_printf>
	while(1);
 8003c3c:	e7fe      	b.n	8003c3c <RCC_IRQHandler+0x10>
 8003c3e:	bf00      	nop
 8003c40:	20000060 	.word	0x20000060
 8003c44:	0800d7ec 	.word	0x0800d7ec

08003c48 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003c4c:	4b03      	ldr	r3, [pc, #12]	; (8003c5c <DMA1_Channel2_IRQHandler+0x14>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4903      	ldr	r1, [pc, #12]	; (8003c60 <DMA1_Channel2_IRQHandler+0x18>)
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff f8e8 	bl	8002e28 <dump_printf>
	while(1);
 8003c58:	e7fe      	b.n	8003c58 <DMA1_Channel2_IRQHandler+0x10>
 8003c5a:	bf00      	nop
 8003c5c:	20000060 	.word	0x20000060
 8003c60:	0800d828 	.word	0x0800d828

08003c64 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003c68:	4b03      	ldr	r3, [pc, #12]	; (8003c78 <DMA1_Channel3_IRQHandler+0x14>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4903      	ldr	r1, [pc, #12]	; (8003c7c <DMA1_Channel3_IRQHandler+0x18>)
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff f8da 	bl	8002e28 <dump_printf>
	while(1);
 8003c74:	e7fe      	b.n	8003c74 <DMA1_Channel3_IRQHandler+0x10>
 8003c76:	bf00      	nop
 8003c78:	20000060 	.word	0x20000060
 8003c7c:	0800d838 	.word	0x0800d838

08003c80 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003c84:	4b03      	ldr	r3, [pc, #12]	; (8003c94 <DMA1_Channel4_IRQHandler+0x14>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4903      	ldr	r1, [pc, #12]	; (8003c98 <DMA1_Channel4_IRQHandler+0x18>)
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff f8cc 	bl	8002e28 <dump_printf>
	while(1);
 8003c90:	e7fe      	b.n	8003c90 <DMA1_Channel4_IRQHandler+0x10>
 8003c92:	bf00      	nop
 8003c94:	20000060 	.word	0x20000060
 8003c98:	0800d848 	.word	0x0800d848

08003c9c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <DMA1_Channel5_IRQHandler+0x14>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4903      	ldr	r1, [pc, #12]	; (8003cb4 <DMA1_Channel5_IRQHandler+0x18>)
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff f8be 	bl	8002e28 <dump_printf>
	while(1);
 8003cac:	e7fe      	b.n	8003cac <DMA1_Channel5_IRQHandler+0x10>
 8003cae:	bf00      	nop
 8003cb0:	20000060 	.word	0x20000060
 8003cb4:	0800d858 	.word	0x0800d858

08003cb8 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003cbc:	4b03      	ldr	r3, [pc, #12]	; (8003ccc <DMA1_Channel6_IRQHandler+0x14>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4903      	ldr	r1, [pc, #12]	; (8003cd0 <DMA1_Channel6_IRQHandler+0x18>)
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7ff f8b0 	bl	8002e28 <dump_printf>
	while(1);
 8003cc8:	e7fe      	b.n	8003cc8 <DMA1_Channel6_IRQHandler+0x10>
 8003cca:	bf00      	nop
 8003ccc:	20000060 	.word	0x20000060
 8003cd0:	0800d868 	.word	0x0800d868

08003cd4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003cd8:	4b03      	ldr	r3, [pc, #12]	; (8003ce8 <DMA1_Channel7_IRQHandler+0x14>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4903      	ldr	r1, [pc, #12]	; (8003cec <DMA1_Channel7_IRQHandler+0x18>)
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff f8a2 	bl	8002e28 <dump_printf>
	while(1);
 8003ce4:	e7fe      	b.n	8003ce4 <DMA1_Channel7_IRQHandler+0x10>
 8003ce6:	bf00      	nop
 8003ce8:	20000060 	.word	0x20000060
 8003cec:	0800d878 	.word	0x0800d878

08003cf0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003cf4:	4b03      	ldr	r3, [pc, #12]	; (8003d04 <ADC1_2_IRQHandler+0x14>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4903      	ldr	r1, [pc, #12]	; (8003d08 <ADC1_2_IRQHandler+0x18>)
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7ff f894 	bl	8002e28 <dump_printf>
	while(1);
 8003d00:	e7fe      	b.n	8003d00 <ADC1_2_IRQHandler+0x10>
 8003d02:	bf00      	nop
 8003d04:	20000060 	.word	0x20000060
 8003d08:	0800d888 	.word	0x0800d888

08003d0c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003d10:	4b03      	ldr	r3, [pc, #12]	; (8003d20 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4903      	ldr	r1, [pc, #12]	; (8003d24 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff f886 	bl	8002e28 <dump_printf>
	while(1);
 8003d1c:	e7fe      	b.n	8003d1c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003d1e:	bf00      	nop
 8003d20:	20000060 	.word	0x20000060
 8003d24:	0800d890 	.word	0x0800d890

08003d28 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003d2c:	4b03      	ldr	r3, [pc, #12]	; (8003d3c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4903      	ldr	r1, [pc, #12]	; (8003d40 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff f878 	bl	8002e28 <dump_printf>
	while(1);
 8003d38:	e7fe      	b.n	8003d38 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003d3a:	bf00      	nop
 8003d3c:	20000060 	.word	0x20000060
 8003d40:	0800d8a0 	.word	0x0800d8a0

08003d44 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003d48:	4b03      	ldr	r3, [pc, #12]	; (8003d58 <CAN1_RX1_IRQHandler+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4903      	ldr	r1, [pc, #12]	; (8003d5c <CAN1_RX1_IRQHandler+0x18>)
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7ff f86a 	bl	8002e28 <dump_printf>
	while(1);
 8003d54:	e7fe      	b.n	8003d54 <CAN1_RX1_IRQHandler+0x10>
 8003d56:	bf00      	nop
 8003d58:	20000060 	.word	0x20000060
 8003d5c:	0800d8b0 	.word	0x0800d8b0

08003d60 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003d64:	4b03      	ldr	r3, [pc, #12]	; (8003d74 <CAN1_SCE_IRQHandler+0x14>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4903      	ldr	r1, [pc, #12]	; (8003d78 <CAN1_SCE_IRQHandler+0x18>)
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff f85c 	bl	8002e28 <dump_printf>
	while(1);
 8003d70:	e7fe      	b.n	8003d70 <CAN1_SCE_IRQHandler+0x10>
 8003d72:	bf00      	nop
 8003d74:	20000060 	.word	0x20000060
 8003d78:	0800d8bc 	.word	0x0800d8bc

08003d7c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003d80:	4b03      	ldr	r3, [pc, #12]	; (8003d90 <TIM1_BRK_IRQHandler+0x14>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4903      	ldr	r1, [pc, #12]	; (8003d94 <TIM1_BRK_IRQHandler+0x18>)
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff f84e 	bl	8002e28 <dump_printf>
	while(1);
 8003d8c:	e7fe      	b.n	8003d8c <TIM1_BRK_IRQHandler+0x10>
 8003d8e:	bf00      	nop
 8003d90:	20000060 	.word	0x20000060
 8003d94:	0800d8d0 	.word	0x0800d8d0

08003d98 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <TIM1_TRG_COM_IRQHandler+0x14>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4903      	ldr	r1, [pc, #12]	; (8003db0 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff f840 	bl	8002e28 <dump_printf>
	while(1);
 8003da8:	e7fe      	b.n	8003da8 <TIM1_TRG_COM_IRQHandler+0x10>
 8003daa:	bf00      	nop
 8003dac:	20000060 	.word	0x20000060
 8003db0:	0800d8e4 	.word	0x0800d8e4

08003db4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003db8:	4b03      	ldr	r3, [pc, #12]	; (8003dc8 <TIM1_CC_IRQHandler+0x14>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4903      	ldr	r1, [pc, #12]	; (8003dcc <TIM1_CC_IRQHandler+0x18>)
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7ff f832 	bl	8002e28 <dump_printf>
	while(1);
 8003dc4:	e7fe      	b.n	8003dc4 <TIM1_CC_IRQHandler+0x10>
 8003dc6:	bf00      	nop
 8003dc8:	20000060 	.word	0x20000060
 8003dcc:	0800d8f4 	.word	0x0800d8f4

08003dd0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003dd4:	4b03      	ldr	r3, [pc, #12]	; (8003de4 <I2C1_EV_IRQHandler+0x14>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4903      	ldr	r1, [pc, #12]	; (8003de8 <I2C1_EV_IRQHandler+0x18>)
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7ff f824 	bl	8002e28 <dump_printf>
	while(1);
 8003de0:	e7fe      	b.n	8003de0 <I2C1_EV_IRQHandler+0x10>
 8003de2:	bf00      	nop
 8003de4:	20000060 	.word	0x20000060
 8003de8:	0800d914 	.word	0x0800d914

08003dec <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003df0:	4b03      	ldr	r3, [pc, #12]	; (8003e00 <I2C1_ER_IRQHandler+0x14>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4903      	ldr	r1, [pc, #12]	; (8003e04 <I2C1_ER_IRQHandler+0x18>)
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff f816 	bl	8002e28 <dump_printf>
	while(1);
 8003dfc:	e7fe      	b.n	8003dfc <I2C1_ER_IRQHandler+0x10>
 8003dfe:	bf00      	nop
 8003e00:	20000060 	.word	0x20000060
 8003e04:	0800d91c 	.word	0x0800d91c

08003e08 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003e0c:	4b03      	ldr	r3, [pc, #12]	; (8003e1c <I2C2_EV_IRQHandler+0x14>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4903      	ldr	r1, [pc, #12]	; (8003e20 <I2C2_EV_IRQHandler+0x18>)
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff f808 	bl	8002e28 <dump_printf>
	while(1);
 8003e18:	e7fe      	b.n	8003e18 <I2C2_EV_IRQHandler+0x10>
 8003e1a:	bf00      	nop
 8003e1c:	20000060 	.word	0x20000060
 8003e20:	0800d924 	.word	0x0800d924

08003e24 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003e28:	4b03      	ldr	r3, [pc, #12]	; (8003e38 <I2C2_ER_IRQHandler+0x14>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4903      	ldr	r1, [pc, #12]	; (8003e3c <I2C2_ER_IRQHandler+0x18>)
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fe fffa 	bl	8002e28 <dump_printf>
	while(1);
 8003e34:	e7fe      	b.n	8003e34 <I2C2_ER_IRQHandler+0x10>
 8003e36:	bf00      	nop
 8003e38:	20000060 	.word	0x20000060
 8003e3c:	0800d92c 	.word	0x0800d92c

08003e40 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003e44:	4b03      	ldr	r3, [pc, #12]	; (8003e54 <SPI1_IRQHandler+0x14>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4903      	ldr	r1, [pc, #12]	; (8003e58 <SPI1_IRQHandler+0x18>)
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe ffec 	bl	8002e28 <dump_printf>
	while(1);
 8003e50:	e7fe      	b.n	8003e50 <SPI1_IRQHandler+0x10>
 8003e52:	bf00      	nop
 8003e54:	20000060 	.word	0x20000060
 8003e58:	0800d934 	.word	0x0800d934

08003e5c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003e60:	4b03      	ldr	r3, [pc, #12]	; (8003e70 <SPI2_IRQHandler+0x14>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4903      	ldr	r1, [pc, #12]	; (8003e74 <SPI2_IRQHandler+0x18>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7fe ffde 	bl	8002e28 <dump_printf>
	while(1);
 8003e6c:	e7fe      	b.n	8003e6c <SPI2_IRQHandler+0x10>
 8003e6e:	bf00      	nop
 8003e70:	20000060 	.word	0x20000060
 8003e74:	0800d93c 	.word	0x0800d93c

08003e78 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003e7c:	4b03      	ldr	r3, [pc, #12]	; (8003e8c <RTC_Alarm_IRQHandler+0x14>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4903      	ldr	r1, [pc, #12]	; (8003e90 <RTC_Alarm_IRQHandler+0x18>)
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe ffd0 	bl	8002e28 <dump_printf>
	while(1);
 8003e88:	e7fe      	b.n	8003e88 <RTC_Alarm_IRQHandler+0x10>
 8003e8a:	bf00      	nop
 8003e8c:	20000060 	.word	0x20000060
 8003e90:	0800d968 	.word	0x0800d968

08003e94 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <USBWakeUp_IRQHandler+0x14>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4903      	ldr	r1, [pc, #12]	; (8003eac <USBWakeUp_IRQHandler+0x18>)
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fe ffc2 	bl	8002e28 <dump_printf>
}
 8003ea4:	bf00      	nop
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000060 	.word	0x20000060
 8003eac:	0800d974 	.word	0x0800d974

08003eb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003eb4:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <SystemInit+0x5c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a14      	ldr	r2, [pc, #80]	; (8003f0c <SystemInit+0x5c>)
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003ec0:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <SystemInit+0x5c>)
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	4911      	ldr	r1, [pc, #68]	; (8003f0c <SystemInit+0x5c>)
 8003ec6:	4b12      	ldr	r3, [pc, #72]	; (8003f10 <SystemInit+0x60>)
 8003ec8:	4013      	ands	r3, r2
 8003eca:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ecc:	4b0f      	ldr	r3, [pc, #60]	; (8003f0c <SystemInit+0x5c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a0e      	ldr	r2, [pc, #56]	; (8003f0c <SystemInit+0x5c>)
 8003ed2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eda:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <SystemInit+0x5c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a0a      	ldr	r2, [pc, #40]	; (8003f0c <SystemInit+0x5c>)
 8003ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ee6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003ee8:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <SystemInit+0x5c>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a07      	ldr	r2, [pc, #28]	; (8003f0c <SystemInit+0x5c>)
 8003eee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003ef2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <SystemInit+0x5c>)
 8003ef6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003efa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003efc:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <SystemInit+0x64>)
 8003efe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f02:	609a      	str	r2, [r3, #8]
#endif 
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	f8ff0000 	.word	0xf8ff0000
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	2300      	movs	r3, #0
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	2300      	movs	r3, #0
 8003f28:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003f2a:	4b2f      	ldr	r3, [pc, #188]	; (8003fe8 <SystemCoreClockUpdate+0xd0>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
 8003f32:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d011      	beq.n	8003f5e <SystemCoreClockUpdate+0x46>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d83a      	bhi.n	8003fb6 <SystemCoreClockUpdate+0x9e>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <SystemCoreClockUpdate+0x36>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d004      	beq.n	8003f56 <SystemCoreClockUpdate+0x3e>
 8003f4c:	e033      	b.n	8003fb6 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003f4e:	4b27      	ldr	r3, [pc, #156]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003f50:	4a27      	ldr	r2, [pc, #156]	; (8003ff0 <SystemCoreClockUpdate+0xd8>)
 8003f52:	601a      	str	r2, [r3, #0]
      break;
 8003f54:	e033      	b.n	8003fbe <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003f56:	4b25      	ldr	r3, [pc, #148]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003f58:	4a25      	ldr	r2, [pc, #148]	; (8003ff0 <SystemCoreClockUpdate+0xd8>)
 8003f5a:	601a      	str	r2, [r3, #0]
      break;
 8003f5c:	e02f      	b.n	8003fbe <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003f5e:	4b22      	ldr	r3, [pc, #136]	; (8003fe8 <SystemCoreClockUpdate+0xd0>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f66:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003f68:	4b1f      	ldr	r3, [pc, #124]	; (8003fe8 <SystemCoreClockUpdate+0xd0>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f70:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	0c9b      	lsrs	r3, r3, #18
 8003f76:	3302      	adds	r3, #2
 8003f78:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d106      	bne.n	8003f8e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4a1c      	ldr	r2, [pc, #112]	; (8003ff4 <SystemCoreClockUpdate+0xdc>)
 8003f84:	fb02 f303 	mul.w	r3, r2, r3
 8003f88:	4a18      	ldr	r2, [pc, #96]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003f8a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003f8c:	e017      	b.n	8003fbe <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003f8e:	4b16      	ldr	r3, [pc, #88]	; (8003fe8 <SystemCoreClockUpdate+0xd0>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d006      	beq.n	8003fa8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4a15      	ldr	r2, [pc, #84]	; (8003ff4 <SystemCoreClockUpdate+0xdc>)
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	4a12      	ldr	r2, [pc, #72]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003fa4:	6013      	str	r3, [r2, #0]
      break;
 8003fa6:	e00a      	b.n	8003fbe <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	4a11      	ldr	r2, [pc, #68]	; (8003ff0 <SystemCoreClockUpdate+0xd8>)
 8003fac:	fb02 f303 	mul.w	r3, r2, r3
 8003fb0:	4a0e      	ldr	r2, [pc, #56]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003fb2:	6013      	str	r3, [r2, #0]
      break;
 8003fb4:	e003      	b.n	8003fbe <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003fb8:	4a0d      	ldr	r2, [pc, #52]	; (8003ff0 <SystemCoreClockUpdate+0xd8>)
 8003fba:	601a      	str	r2, [r3, #0]
      break;
 8003fbc:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	; (8003fe8 <SystemCoreClockUpdate+0xd0>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	f003 030f 	and.w	r3, r3, #15
 8003fc8:	4a0b      	ldr	r2, [pc, #44]	; (8003ff8 <SystemCoreClockUpdate+0xe0>)
 8003fca:	5cd3      	ldrb	r3, [r2, r3]
 8003fcc:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003fce:	4b07      	ldr	r3, [pc, #28]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd8:	4a04      	ldr	r2, [pc, #16]	; (8003fec <SystemCoreClockUpdate+0xd4>)
 8003fda:	6013      	str	r3, [r2, #0]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bc80      	pop	{r7}
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	20000064 	.word	0x20000064
 8003ff0:	007a1200 	.word	0x007a1200
 8003ff4:	003d0900 	.word	0x003d0900
 8003ff8:	0800d998 	.word	0x0800d998

08003ffc <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004002:	2300      	movs	r3, #0
 8004004:	71fb      	strb	r3, [r7, #7]
 8004006:	e007      	b.n	8004018 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	4a0b      	ldr	r2, [pc, #44]	; (8004038 <Systick_init+0x3c>)
 800400c:	2100      	movs	r1, #0
 800400e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004012:	79fb      	ldrb	r3, [r7, #7]
 8004014:	3301      	adds	r3, #1
 8004016:	71fb      	strb	r3, [r7, #7]
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	2b0f      	cmp	r3, #15
 800401c:	d9f4      	bls.n	8004008 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800401e:	2200      	movs	r2, #0
 8004020:	2100      	movs	r1, #0
 8004022:	f04f 30ff 	mov.w	r0, #4294967295
 8004026:	f001 f81e 	bl	8005066 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800402a:	4b04      	ldr	r3, [pc, #16]	; (800403c <Systick_init+0x40>)
 800402c:	2201      	movs	r2, #1
 800402e:	601a      	str	r2, [r3, #0]
}
 8004030:	bf00      	nop
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20000fe8 	.word	0x20000fe8
 800403c:	20001028 	.word	0x20001028

08004040 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8004046:	f000 fef7 	bl	8004e38 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800404a:	f001 f842 	bl	80050d2 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800404e:	4b0f      	ldr	r3, [pc, #60]	; (800408c <SysTick_Handler+0x4c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <SysTick_Handler+0x1a>
		Systick_init();
 8004056:	f7ff ffd1 	bl	8003ffc <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800405a:	2300      	movs	r3, #0
 800405c:	71fb      	strb	r3, [r7, #7]
 800405e:	e00d      	b.n	800407c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004060:	79fb      	ldrb	r3, [r7, #7]
 8004062:	4a0b      	ldr	r2, [pc, #44]	; (8004090 <SysTick_Handler+0x50>)
 8004064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d004      	beq.n	8004076 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 800406c:	79fb      	ldrb	r3, [r7, #7]
 800406e:	4a08      	ldr	r2, [pc, #32]	; (8004090 <SysTick_Handler+0x50>)
 8004070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004074:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004076:	79fb      	ldrb	r3, [r7, #7]
 8004078:	3301      	adds	r3, #1
 800407a:	71fb      	strb	r3, [r7, #7]
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	2b0f      	cmp	r3, #15
 8004080:	d9ee      	bls.n	8004060 <SysTick_Handler+0x20>
	}
}
 8004082:	bf00      	nop
 8004084:	bf00      	nop
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20001028 	.word	0x20001028
 8004090:	20000fe8 	.word	0x20000fe8

08004094 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 800409c:	4b10      	ldr	r3, [pc, #64]	; (80040e0 <Systick_add_callback_function+0x4c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <Systick_add_callback_function+0x14>
		Systick_init();
 80040a4:	f7ff ffaa 	bl	8003ffc <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80040a8:	2300      	movs	r3, #0
 80040aa:	73fb      	strb	r3, [r7, #15]
 80040ac:	e00f      	b.n	80040ce <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	4a0c      	ldr	r2, [pc, #48]	; (80040e4 <Systick_add_callback_function+0x50>)
 80040b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d106      	bne.n	80040c8 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	4909      	ldr	r1, [pc, #36]	; (80040e4 <Systick_add_callback_function+0x50>)
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e006      	b.n	80040d6 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	3301      	adds	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	2b0f      	cmp	r3, #15
 80040d2:	d9ec      	bls.n	80040ae <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80040d4:	2300      	movs	r3, #0

}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	20001028 	.word	0x20001028
 80040e4:	20000fe8 	.word	0x20000fe8

080040e8 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80040ee:	2301      	movs	r3, #1
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	2300      	movs	r3, #0
 80040f4:	2201      	movs	r2, #1
 80040f6:	2102      	movs	r1, #2
 80040f8:	4818      	ldr	r0, [pc, #96]	; (800415c <ILI9341_Init+0x74>)
 80040fa:	f7fe fab7 	bl	800266c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80040fe:	2301      	movs	r3, #1
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	2300      	movs	r3, #0
 8004104:	2201      	movs	r2, #1
 8004106:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800410a:	4814      	ldr	r0, [pc, #80]	; (800415c <ILI9341_Init+0x74>)
 800410c:	f7fe faae 	bl	800266c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004110:	2302      	movs	r3, #2
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	2301      	movs	r3, #1
 8004116:	2201      	movs	r2, #1
 8004118:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800411c:	480f      	ldr	r0, [pc, #60]	; (800415c <ILI9341_Init+0x74>)
 800411e:	f7fe faa5 	bl	800266c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004122:	2201      	movs	r2, #1
 8004124:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004128:	480c      	ldr	r0, [pc, #48]	; (800415c <ILI9341_Init+0x74>)
 800412a:	f001 faf6 	bl	800571a <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 800412e:	480c      	ldr	r0, [pc, #48]	; (8004160 <ILI9341_Init+0x78>)
 8004130:	f7fe facc 	bl	80026cc <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004134:	f000 f81a 	bl	800416c <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004138:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <ILI9341_Init+0x7c>)
 800413a:	2200      	movs	r2, #0
 800413c:	801a      	strh	r2, [r3, #0]
 800413e:	4b09      	ldr	r3, [pc, #36]	; (8004164 <ILI9341_Init+0x7c>)
 8004140:	881a      	ldrh	r2, [r3, #0]
 8004142:	4b09      	ldr	r3, [pc, #36]	; (8004168 <ILI9341_Init+0x80>)
 8004144:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004146:	2000      	movs	r0, #0
 8004148:	f000 fa72 	bl	8004630 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800414c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004150:	f000 f9f8 	bl	8004544 <ILI9341_Fill>
}
 8004154:	bf00      	nop
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40010c00 	.word	0x40010c00
 8004160:	40013000 	.word	0x40013000
 8004164:	2000180e 	.word	0x2000180e
 8004168:	20001804 	.word	0x20001804

0800416c <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004170:	2200      	movs	r2, #0
 8004172:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004176:	4898      	ldr	r0, [pc, #608]	; (80043d8 <ILI9341_InitLCD+0x26c>)
 8004178:	f001 facf 	bl	800571a <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800417c:	2014      	movs	r0, #20
 800417e:	f000 fe77 	bl	8004e70 <HAL_Delay>
	ILI9341_RST_SET();
 8004182:	2201      	movs	r2, #1
 8004184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004188:	4893      	ldr	r0, [pc, #588]	; (80043d8 <ILI9341_InitLCD+0x26c>)
 800418a:	f001 fac6 	bl	800571a <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 800418e:	2014      	movs	r0, #20
 8004190:	f000 fe6e 	bl	8004e70 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004194:	2001      	movs	r0, #1
 8004196:	f000 f921 	bl	80043dc <ILI9341_SendCommand>
	HAL_Delay(50);
 800419a:	2032      	movs	r0, #50	; 0x32
 800419c:	f000 fe68 	bl	8004e70 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80041a0:	20cb      	movs	r0, #203	; 0xcb
 80041a2:	f000 f91b 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80041a6:	2039      	movs	r0, #57	; 0x39
 80041a8:	f000 f93c 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80041ac:	202c      	movs	r0, #44	; 0x2c
 80041ae:	f000 f939 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80041b2:	2000      	movs	r0, #0
 80041b4:	f000 f936 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80041b8:	2034      	movs	r0, #52	; 0x34
 80041ba:	f000 f933 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80041be:	2002      	movs	r0, #2
 80041c0:	f000 f930 	bl	8004424 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80041c4:	20cf      	movs	r0, #207	; 0xcf
 80041c6:	f000 f909 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80041ca:	2000      	movs	r0, #0
 80041cc:	f000 f92a 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80041d0:	20c1      	movs	r0, #193	; 0xc1
 80041d2:	f000 f927 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80041d6:	2030      	movs	r0, #48	; 0x30
 80041d8:	f000 f924 	bl	8004424 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80041dc:	20e8      	movs	r0, #232	; 0xe8
 80041de:	f000 f8fd 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80041e2:	2085      	movs	r0, #133	; 0x85
 80041e4:	f000 f91e 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f000 f91b 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 80041ee:	2078      	movs	r0, #120	; 0x78
 80041f0:	f000 f918 	bl	8004424 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 80041f4:	20ea      	movs	r0, #234	; 0xea
 80041f6:	f000 f8f1 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80041fa:	2000      	movs	r0, #0
 80041fc:	f000 f912 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004200:	2000      	movs	r0, #0
 8004202:	f000 f90f 	bl	8004424 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004206:	20ed      	movs	r0, #237	; 0xed
 8004208:	f000 f8e8 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 800420c:	2064      	movs	r0, #100	; 0x64
 800420e:	f000 f909 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004212:	2003      	movs	r0, #3
 8004214:	f000 f906 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004218:	2012      	movs	r0, #18
 800421a:	f000 f903 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 800421e:	2081      	movs	r0, #129	; 0x81
 8004220:	f000 f900 	bl	8004424 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004224:	20f7      	movs	r0, #247	; 0xf7
 8004226:	f000 f8d9 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800422a:	2020      	movs	r0, #32
 800422c:	f000 f8fa 	bl	8004424 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004230:	20c0      	movs	r0, #192	; 0xc0
 8004232:	f000 f8d3 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004236:	2023      	movs	r0, #35	; 0x23
 8004238:	f000 f8f4 	bl	8004424 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 800423c:	20c1      	movs	r0, #193	; 0xc1
 800423e:	f000 f8cd 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004242:	2010      	movs	r0, #16
 8004244:	f000 f8ee 	bl	8004424 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004248:	20c5      	movs	r0, #197	; 0xc5
 800424a:	f000 f8c7 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 800424e:	203e      	movs	r0, #62	; 0x3e
 8004250:	f000 f8e8 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004254:	2028      	movs	r0, #40	; 0x28
 8004256:	f000 f8e5 	bl	8004424 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800425a:	20c7      	movs	r0, #199	; 0xc7
 800425c:	f000 f8be 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004260:	2086      	movs	r0, #134	; 0x86
 8004262:	f000 f8df 	bl	8004424 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004266:	2036      	movs	r0, #54	; 0x36
 8004268:	f000 f8b8 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 800426c:	2048      	movs	r0, #72	; 0x48
 800426e:	f000 f8d9 	bl	8004424 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004272:	203a      	movs	r0, #58	; 0x3a
 8004274:	f000 f8b2 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004278:	2055      	movs	r0, #85	; 0x55
 800427a:	f000 f8d3 	bl	8004424 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 800427e:	20b1      	movs	r0, #177	; 0xb1
 8004280:	f000 f8ac 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004284:	2000      	movs	r0, #0
 8004286:	f000 f8cd 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 800428a:	2018      	movs	r0, #24
 800428c:	f000 f8ca 	bl	8004424 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004290:	20b6      	movs	r0, #182	; 0xb6
 8004292:	f000 f8a3 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004296:	2008      	movs	r0, #8
 8004298:	f000 f8c4 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 800429c:	2082      	movs	r0, #130	; 0x82
 800429e:	f000 f8c1 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80042a2:	2027      	movs	r0, #39	; 0x27
 80042a4:	f000 f8be 	bl	8004424 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80042a8:	20f2      	movs	r0, #242	; 0xf2
 80042aa:	f000 f897 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80042ae:	2000      	movs	r0, #0
 80042b0:	f000 f8b8 	bl	8004424 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80042b4:	202a      	movs	r0, #42	; 0x2a
 80042b6:	f000 f891 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80042ba:	2000      	movs	r0, #0
 80042bc:	f000 f8b2 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80042c0:	2000      	movs	r0, #0
 80042c2:	f000 f8af 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80042c6:	2000      	movs	r0, #0
 80042c8:	f000 f8ac 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80042cc:	20ef      	movs	r0, #239	; 0xef
 80042ce:	f000 f8a9 	bl	8004424 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80042d2:	202b      	movs	r0, #43	; 0x2b
 80042d4:	f000 f882 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80042d8:	2000      	movs	r0, #0
 80042da:	f000 f8a3 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80042de:	2000      	movs	r0, #0
 80042e0:	f000 f8a0 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 80042e4:	2001      	movs	r0, #1
 80042e6:	f000 f89d 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 80042ea:	203f      	movs	r0, #63	; 0x3f
 80042ec:	f000 f89a 	bl	8004424 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 80042f0:	2026      	movs	r0, #38	; 0x26
 80042f2:	f000 f873 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 80042f6:	2001      	movs	r0, #1
 80042f8:	f000 f894 	bl	8004424 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 80042fc:	20e0      	movs	r0, #224	; 0xe0
 80042fe:	f000 f86d 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004302:	200f      	movs	r0, #15
 8004304:	f000 f88e 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004308:	2031      	movs	r0, #49	; 0x31
 800430a:	f000 f88b 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 800430e:	202b      	movs	r0, #43	; 0x2b
 8004310:	f000 f888 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004314:	200c      	movs	r0, #12
 8004316:	f000 f885 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800431a:	200e      	movs	r0, #14
 800431c:	f000 f882 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004320:	2008      	movs	r0, #8
 8004322:	f000 f87f 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004326:	204e      	movs	r0, #78	; 0x4e
 8004328:	f000 f87c 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 800432c:	20f1      	movs	r0, #241	; 0xf1
 800432e:	f000 f879 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004332:	2037      	movs	r0, #55	; 0x37
 8004334:	f000 f876 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004338:	2007      	movs	r0, #7
 800433a:	f000 f873 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 800433e:	2010      	movs	r0, #16
 8004340:	f000 f870 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004344:	2003      	movs	r0, #3
 8004346:	f000 f86d 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800434a:	200e      	movs	r0, #14
 800434c:	f000 f86a 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004350:	2009      	movs	r0, #9
 8004352:	f000 f867 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004356:	2000      	movs	r0, #0
 8004358:	f000 f864 	bl	8004424 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 800435c:	20e1      	movs	r0, #225	; 0xe1
 800435e:	f000 f83d 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004362:	2000      	movs	r0, #0
 8004364:	f000 f85e 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004368:	200e      	movs	r0, #14
 800436a:	f000 f85b 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 800436e:	2014      	movs	r0, #20
 8004370:	f000 f858 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004374:	2003      	movs	r0, #3
 8004376:	f000 f855 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800437a:	2011      	movs	r0, #17
 800437c:	f000 f852 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004380:	2007      	movs	r0, #7
 8004382:	f000 f84f 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004386:	2031      	movs	r0, #49	; 0x31
 8004388:	f000 f84c 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 800438c:	20c1      	movs	r0, #193	; 0xc1
 800438e:	f000 f849 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004392:	2048      	movs	r0, #72	; 0x48
 8004394:	f000 f846 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004398:	2008      	movs	r0, #8
 800439a:	f000 f843 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800439e:	200f      	movs	r0, #15
 80043a0:	f000 f840 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80043a4:	200c      	movs	r0, #12
 80043a6:	f000 f83d 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80043aa:	2031      	movs	r0, #49	; 0x31
 80043ac:	f000 f83a 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80043b0:	2036      	movs	r0, #54	; 0x36
 80043b2:	f000 f837 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80043b6:	200f      	movs	r0, #15
 80043b8:	f000 f834 	bl	8004424 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80043bc:	2011      	movs	r0, #17
 80043be:	f000 f80d 	bl	80043dc <ILI9341_SendCommand>

	HAL_Delay(10);
 80043c2:	200a      	movs	r0, #10
 80043c4:	f000 fd54 	bl	8004e70 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80043c8:	2029      	movs	r0, #41	; 0x29
 80043ca:	f000 f807 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80043ce:	202c      	movs	r0, #44	; 0x2c
 80043d0:	f000 f804 	bl	80043dc <ILI9341_SendCommand>
}
 80043d4:	bf00      	nop
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40010c00 	.word	0x40010c00

080043dc <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80043e6:	2200      	movs	r2, #0
 80043e8:	2102      	movs	r1, #2
 80043ea:	480c      	ldr	r0, [pc, #48]	; (800441c <ILI9341_SendCommand+0x40>)
 80043ec:	f001 f995 	bl	800571a <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80043f0:	2200      	movs	r2, #0
 80043f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80043f6:	4809      	ldr	r0, [pc, #36]	; (800441c <ILI9341_SendCommand+0x40>)
 80043f8:	f001 f98f 	bl	800571a <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	4619      	mov	r1, r3
 8004400:	4807      	ldr	r0, [pc, #28]	; (8004420 <ILI9341_SendCommand+0x44>)
 8004402:	f7fe fa79 	bl	80028f8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004406:	2201      	movs	r2, #1
 8004408:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800440c:	4803      	ldr	r0, [pc, #12]	; (800441c <ILI9341_SendCommand+0x40>)
 800440e:	f001 f984 	bl	800571a <HAL_GPIO_WritePin>
}
 8004412:	bf00      	nop
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40010c00 	.word	0x40010c00
 8004420:	40013000 	.word	0x40013000

08004424 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800442e:	2201      	movs	r2, #1
 8004430:	2102      	movs	r1, #2
 8004432:	480c      	ldr	r0, [pc, #48]	; (8004464 <ILI9341_SendData+0x40>)
 8004434:	f001 f971 	bl	800571a <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004438:	2200      	movs	r2, #0
 800443a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800443e:	4809      	ldr	r0, [pc, #36]	; (8004464 <ILI9341_SendData+0x40>)
 8004440:	f001 f96b 	bl	800571a <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004444:	79fb      	ldrb	r3, [r7, #7]
 8004446:	4619      	mov	r1, r3
 8004448:	4807      	ldr	r0, [pc, #28]	; (8004468 <ILI9341_SendData+0x44>)
 800444a:	f7fe fa55 	bl	80028f8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800444e:	2201      	movs	r2, #1
 8004450:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004454:	4803      	ldr	r0, [pc, #12]	; (8004464 <ILI9341_SendData+0x40>)
 8004456:	f001 f960 	bl	800571a <HAL_GPIO_WritePin>
}
 800445a:	bf00      	nop
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40010c00 	.word	0x40010c00
 8004468:	40013000 	.word	0x40013000

0800446c <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	80fb      	strh	r3, [r7, #6]
 8004476:	460b      	mov	r3, r1
 8004478:	80bb      	strh	r3, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 800447e:	88bb      	ldrh	r3, [r7, #4]
 8004480:	88fa      	ldrh	r2, [r7, #6]
 8004482:	88b9      	ldrh	r1, [r7, #4]
 8004484:	88f8      	ldrh	r0, [r7, #6]
 8004486:	f000 f813 	bl	80044b0 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 800448a:	202c      	movs	r0, #44	; 0x2c
 800448c:	f7ff ffa6 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004490:	887b      	ldrh	r3, [r7, #2]
 8004492:	0a1b      	lsrs	r3, r3, #8
 8004494:	b29b      	uxth	r3, r3
 8004496:	b2db      	uxtb	r3, r3
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff ffc3 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 800449e:	887b      	ldrh	r3, [r7, #2]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff ffbe 	bl	8004424 <ILI9341_SendData>
}
 80044a8:	bf00      	nop
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80044b0:	b590      	push	{r4, r7, lr}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	4604      	mov	r4, r0
 80044b8:	4608      	mov	r0, r1
 80044ba:	4611      	mov	r1, r2
 80044bc:	461a      	mov	r2, r3
 80044be:	4623      	mov	r3, r4
 80044c0:	80fb      	strh	r3, [r7, #6]
 80044c2:	4603      	mov	r3, r0
 80044c4:	80bb      	strh	r3, [r7, #4]
 80044c6:	460b      	mov	r3, r1
 80044c8:	807b      	strh	r3, [r7, #2]
 80044ca:	4613      	mov	r3, r2
 80044cc:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80044ce:	202a      	movs	r0, #42	; 0x2a
 80044d0:	f7ff ff84 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80044d4:	88fb      	ldrh	r3, [r7, #6]
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	b29b      	uxth	r3, r3
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	4618      	mov	r0, r3
 80044de:	f7ff ffa1 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff ff9c 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 80044ec:	887b      	ldrh	r3, [r7, #2]
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff ff95 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80044fa:	887b      	ldrh	r3, [r7, #2]
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff ff90 	bl	8004424 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004504:	202b      	movs	r0, #43	; 0x2b
 8004506:	f7ff ff69 	bl	80043dc <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 800450a:	88bb      	ldrh	r3, [r7, #4]
 800450c:	0a1b      	lsrs	r3, r3, #8
 800450e:	b29b      	uxth	r3, r3
 8004510:	b2db      	uxtb	r3, r3
 8004512:	4618      	mov	r0, r3
 8004514:	f7ff ff86 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004518:	88bb      	ldrh	r3, [r7, #4]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	4618      	mov	r0, r3
 800451e:	f7ff ff81 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004522:	883b      	ldrh	r3, [r7, #0]
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	b29b      	uxth	r3, r3
 8004528:	b2db      	uxtb	r3, r3
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff ff7a 	bl	8004424 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004530:	883b      	ldrh	r3, [r7, #0]
 8004532:	b2db      	uxtb	r3, r3
 8004534:	4618      	mov	r0, r3
 8004536:	f7ff ff75 	bl	8004424 <ILI9341_SendData>
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	bd90      	pop	{r4, r7, pc}
	...

08004544 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af02      	add	r7, sp, #8
 800454a:	4603      	mov	r3, r0
 800454c:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 800454e:	4b08      	ldr	r3, [pc, #32]	; (8004570 <ILI9341_Fill+0x2c>)
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	4b06      	ldr	r3, [pc, #24]	; (8004570 <ILI9341_Fill+0x2c>)
 8004558:	8859      	ldrh	r1, [r3, #2]
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	460b      	mov	r3, r1
 8004560:	2100      	movs	r1, #0
 8004562:	2000      	movs	r0, #0
 8004564:	f000 f806 	bl	8004574 <ILI9341_INT_Fill>
}
 8004568:	bf00      	nop
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	20001808 	.word	0x20001808

08004574 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	4604      	mov	r4, r0
 800457c:	4608      	mov	r0, r1
 800457e:	4611      	mov	r1, r2
 8004580:	461a      	mov	r2, r3
 8004582:	4623      	mov	r3, r4
 8004584:	80fb      	strh	r3, [r7, #6]
 8004586:	4603      	mov	r3, r0
 8004588:	80bb      	strh	r3, [r7, #4]
 800458a:	460b      	mov	r3, r1
 800458c:	807b      	strh	r3, [r7, #2]
 800458e:	4613      	mov	r3, r2
 8004590:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004592:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004594:	0a1b      	lsrs	r3, r3, #8
 8004596:	b29b      	uxth	r3, r3
 8004598:	b2db      	uxtb	r3, r3
 800459a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 800459c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80045a2:	883b      	ldrh	r3, [r7, #0]
 80045a4:	887a      	ldrh	r2, [r7, #2]
 80045a6:	88b9      	ldrh	r1, [r7, #4]
 80045a8:	88f8      	ldrh	r0, [r7, #6]
 80045aa:	f7ff ff81 	bl	80044b0 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 80045ae:	202c      	movs	r0, #44	; 0x2c
 80045b0:	f7ff ff14 	bl	80043dc <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80045b4:	887a      	ldrh	r2, [r7, #2]
 80045b6:	88fb      	ldrh	r3, [r7, #6]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	8839      	ldrh	r1, [r7, #0]
 80045be:	88ba      	ldrh	r2, [r7, #4]
 80045c0:	1a8a      	subs	r2, r1, r2
 80045c2:	3201      	adds	r2, #1
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 80045ca:	2200      	movs	r2, #0
 80045cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045d0:	4815      	ldr	r0, [pc, #84]	; (8004628 <ILI9341_INT_Fill+0xb4>)
 80045d2:	f001 f8a2 	bl	800571a <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80045d6:	2201      	movs	r2, #1
 80045d8:	2102      	movs	r1, #2
 80045da:	4813      	ldr	r0, [pc, #76]	; (8004628 <ILI9341_INT_Fill+0xb4>)
 80045dc:	f001 f89d 	bl	800571a <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80045e0:	2101      	movs	r1, #1
 80045e2:	4812      	ldr	r0, [pc, #72]	; (800462c <ILI9341_INT_Fill+0xb8>)
 80045e4:	f7fe f9f6 	bl	80029d4 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]
 80045ec:	e009      	b.n	8004602 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80045ee:	f107 030c 	add.w	r3, r7, #12
 80045f2:	2201      	movs	r2, #1
 80045f4:	4619      	mov	r1, r3
 80045f6:	480d      	ldr	r0, [pc, #52]	; (800462c <ILI9341_INT_Fill+0xb8>)
 80045f8:	f7fe f9b4 	bl	8002964 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	3301      	adds	r3, #1
 8004600:	617b      	str	r3, [r7, #20]
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	429a      	cmp	r2, r3
 8004608:	d3f1      	bcc.n	80045ee <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 800460a:	2201      	movs	r2, #1
 800460c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004610:	4805      	ldr	r0, [pc, #20]	; (8004628 <ILI9341_INT_Fill+0xb4>)
 8004612:	f001 f882 	bl	800571a <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8004616:	2100      	movs	r1, #0
 8004618:	4804      	ldr	r0, [pc, #16]	; (800462c <ILI9341_INT_Fill+0xb8>)
 800461a:	f7fe f9db 	bl	80029d4 <TM_SPI_SetDataSize>
}
 800461e:	bf00      	nop
 8004620:	371c      	adds	r7, #28
 8004622:	46bd      	mov	sp, r7
 8004624:	bd90      	pop	{r4, r7, pc}
 8004626:	bf00      	nop
 8004628:	40010c00 	.word	0x40010c00
 800462c:	40013000 	.word	0x40013000

08004630 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 800463a:	2036      	movs	r0, #54	; 0x36
 800463c:	f7ff fece 	bl	80043dc <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d103      	bne.n	800464e <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8004646:	2058      	movs	r0, #88	; 0x58
 8004648:	f7ff feec 	bl	8004424 <ILI9341_SendData>
 800464c:	e013      	b.n	8004676 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d103      	bne.n	800465c <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8004654:	2088      	movs	r0, #136	; 0x88
 8004656:	f7ff fee5 	bl	8004424 <ILI9341_SendData>
 800465a:	e00c      	b.n	8004676 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 800465c:	79fb      	ldrb	r3, [r7, #7]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d103      	bne.n	800466a <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8004662:	2028      	movs	r0, #40	; 0x28
 8004664:	f7ff fede 	bl	8004424 <ILI9341_SendData>
 8004668:	e005      	b.n	8004676 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	2b03      	cmp	r3, #3
 800466e:	d102      	bne.n	8004676 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004670:	20e8      	movs	r0, #232	; 0xe8
 8004672:	f7ff fed7 	bl	8004424 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8004676:	4a0e      	ldr	r2, [pc, #56]	; (80046b0 <ILI9341_Rotate+0x80>)
 8004678:	79fb      	ldrb	r3, [r7, #7]
 800467a:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 800467c:	79fb      	ldrb	r3, [r7, #7]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <ILI9341_Rotate+0x58>
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d107      	bne.n	8004698 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004688:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <ILI9341_Rotate+0x80>)
 800468a:	22f0      	movs	r2, #240	; 0xf0
 800468c:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800468e:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <ILI9341_Rotate+0x80>)
 8004690:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004694:	805a      	strh	r2, [r3, #2]
 8004696:	e007      	b.n	80046a8 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004698:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <ILI9341_Rotate+0x80>)
 800469a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800469e:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 80046a0:	4b03      	ldr	r3, [pc, #12]	; (80046b0 <ILI9341_Rotate+0x80>)
 80046a2:	22f0      	movs	r2, #240	; 0xf0
 80046a4:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 80046a6:	bf00      	nop
 80046a8:	bf00      	nop
 80046aa:	3708      	adds	r7, #8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	20001808 	.word	0x20001808

080046b4 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60ba      	str	r2, [r7, #8]
 80046bc:	607b      	str	r3, [r7, #4]
 80046be:	4603      	mov	r3, r0
 80046c0:	81fb      	strh	r3, [r7, #14]
 80046c2:	460b      	mov	r3, r1
 80046c4:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80046c6:	89fb      	ldrh	r3, [r7, #14]
 80046c8:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 80046ca:	4a31      	ldr	r2, [pc, #196]	; (8004790 <ILI9341_Puts+0xdc>)
 80046cc:	89fb      	ldrh	r3, [r7, #14]
 80046ce:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80046d0:	4a30      	ldr	r2, [pc, #192]	; (8004794 <ILI9341_Puts+0xe0>)
 80046d2:	89bb      	ldrh	r3, [r7, #12]
 80046d4:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 80046d6:	e051      	b.n	800477c <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b0a      	cmp	r3, #10
 80046de:	d11d      	bne.n	800471c <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	785b      	ldrb	r3, [r3, #1]
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	4b2b      	ldr	r3, [pc, #172]	; (8004794 <ILI9341_Puts+0xe0>)
 80046e8:	881b      	ldrh	r3, [r3, #0]
 80046ea:	4413      	add	r3, r2
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3301      	adds	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	4b28      	ldr	r3, [pc, #160]	; (8004794 <ILI9341_Puts+0xe0>)
 80046f4:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	3301      	adds	r3, #1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b0d      	cmp	r3, #13
 80046fe:	d106      	bne.n	800470e <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8004700:	4b23      	ldr	r3, [pc, #140]	; (8004790 <ILI9341_Puts+0xdc>)
 8004702:	2200      	movs	r2, #0
 8004704:	801a      	strh	r2, [r3, #0]
				str++;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	3301      	adds	r3, #1
 800470a:	60bb      	str	r3, [r7, #8]
 800470c:	e002      	b.n	8004714 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 800470e:	4a20      	ldr	r2, [pc, #128]	; (8004790 <ILI9341_Puts+0xdc>)
 8004710:	8afb      	ldrh	r3, [r7, #22]
 8004712:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	3301      	adds	r3, #1
 8004718:	60bb      	str	r3, [r7, #8]
			continue;
 800471a:	e02f      	b.n	800477c <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b0d      	cmp	r3, #13
 8004722:	d103      	bne.n	800472c <ILI9341_Puts+0x78>
			str++;
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	3301      	adds	r3, #1
 8004728:	60bb      	str	r3, [r7, #8]
			continue;
 800472a:	e027      	b.n	800477c <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 800472c:	4b18      	ldr	r3, [pc, #96]	; (8004790 <ILI9341_Puts+0xdc>)
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	4b19      	ldr	r3, [pc, #100]	; (8004798 <ILI9341_Puts+0xe4>)
 8004734:	881b      	ldrh	r3, [r3, #0]
 8004736:	4619      	mov	r1, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	1acb      	subs	r3, r1, r3
 800473e:	429a      	cmp	r2, r3
 8004740:	dd0d      	ble.n	800475e <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	785b      	ldrb	r3, [r3, #1]
 8004746:	b29a      	uxth	r2, r3
 8004748:	4b12      	ldr	r3, [pc, #72]	; (8004794 <ILI9341_Puts+0xe0>)
 800474a:	881b      	ldrh	r3, [r3, #0]
 800474c:	4413      	add	r3, r2
 800474e:	b29b      	uxth	r3, r3
 8004750:	3301      	adds	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <ILI9341_Puts+0xe0>)
 8004756:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8004758:	4a0d      	ldr	r2, [pc, #52]	; (8004790 <ILI9341_Puts+0xdc>)
 800475a:	8afb      	ldrh	r3, [r7, #22]
 800475c:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 800475e:	4b0c      	ldr	r3, [pc, #48]	; (8004790 <ILI9341_Puts+0xdc>)
 8004760:	8818      	ldrh	r0, [r3, #0]
 8004762:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <ILI9341_Puts+0xe0>)
 8004764:	8819      	ldrh	r1, [r3, #0]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	60ba      	str	r2, [r7, #8]
 800476c:	781a      	ldrb	r2, [r3, #0]
 800476e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004770:	9301      	str	r3, [sp, #4]
 8004772:	8c3b      	ldrh	r3, [r7, #32]
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f000 f89a 	bl	80048b0 <ILI9341_Putc>
	while (*str) {
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1a9      	bne.n	80046d8 <ILI9341_Puts+0x24>
	}
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20001804 	.word	0x20001804
 8004794:	2000180e 	.word	0x2000180e
 8004798:	20001808 	.word	0x20001808

0800479c <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 800479c:	b580      	push	{r7, lr}
 800479e:	b08a      	sub	sp, #40	; 0x28
 80047a0:	af04      	add	r7, sp, #16
 80047a2:	60ba      	str	r2, [r7, #8]
 80047a4:	607b      	str	r3, [r7, #4]
 80047a6:	4603      	mov	r3, r0
 80047a8:	81fb      	strh	r3, [r7, #14]
 80047aa:	460b      	mov	r3, r1
 80047ac:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80047ae:	89fb      	ldrh	r3, [r7, #14]
 80047b0:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 80047b2:	4a3c      	ldr	r2, [pc, #240]	; (80048a4 <ILI9341_PutBigs+0x108>)
 80047b4:	89fb      	ldrh	r3, [r7, #14]
 80047b6:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80047b8:	4a3b      	ldr	r2, [pc, #236]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 80047ba:	89bb      	ldrh	r3, [r7, #12]
 80047bc:	8013      	strh	r3, [r2, #0]

	while (*str) {
 80047be:	e068      	b.n	8004892 <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b0a      	cmp	r3, #10
 80047c6:	d123      	bne.n	8004810 <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	785b      	ldrb	r3, [r3, #1]
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	3301      	adds	r3, #1
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80047d6:	b292      	uxth	r2, r2
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	b29a      	uxth	r2, r3
 80047de:	4b32      	ldr	r3, [pc, #200]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 80047e0:	881b      	ldrh	r3, [r3, #0]
 80047e2:	4413      	add	r3, r2
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	4b30      	ldr	r3, [pc, #192]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 80047e8:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	3301      	adds	r3, #1
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	2b0d      	cmp	r3, #13
 80047f2:	d106      	bne.n	8004802 <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 80047f4:	4b2b      	ldr	r3, [pc, #172]	; (80048a4 <ILI9341_PutBigs+0x108>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	801a      	strh	r2, [r3, #0]
				str++;
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	3301      	adds	r3, #1
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	e002      	b.n	8004808 <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 8004802:	4a28      	ldr	r2, [pc, #160]	; (80048a4 <ILI9341_PutBigs+0x108>)
 8004804:	8afb      	ldrh	r3, [r7, #22]
 8004806:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	3301      	adds	r3, #1
 800480c:	60bb      	str	r3, [r7, #8]
			continue;
 800480e:	e040      	b.n	8004892 <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	2b0d      	cmp	r3, #13
 8004816:	d103      	bne.n	8004820 <ILI9341_PutBigs+0x84>
			str++;
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	3301      	adds	r3, #1
 800481c:	60bb      	str	r3, [r7, #8]
			continue;
 800481e:	e038      	b.n	8004892 <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8004820:	4b20      	ldr	r3, [pc, #128]	; (80048a4 <ILI9341_PutBigs+0x108>)
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	461a      	mov	r2, r3
 8004826:	4b21      	ldr	r3, [pc, #132]	; (80048ac <ILI9341_PutBigs+0x110>)
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	4619      	mov	r1, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	4618      	mov	r0, r3
 8004832:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004836:	fb03 f300 	mul.w	r3, r3, r0
 800483a:	1acb      	subs	r3, r1, r3
 800483c:	429a      	cmp	r2, r3
 800483e:	dd13      	ble.n	8004868 <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	785b      	ldrb	r3, [r3, #1]
 8004844:	b29b      	uxth	r3, r3
 8004846:	3301      	adds	r3, #1
 8004848:	b29b      	uxth	r3, r3
 800484a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800484e:	b292      	uxth	r2, r2
 8004850:	fb02 f303 	mul.w	r3, r2, r3
 8004854:	b29a      	uxth	r2, r3
 8004856:	4b14      	ldr	r3, [pc, #80]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	4413      	add	r3, r2
 800485c:	b29a      	uxth	r2, r3
 800485e:	4b12      	ldr	r3, [pc, #72]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 8004860:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8004862:	4a10      	ldr	r2, [pc, #64]	; (80048a4 <ILI9341_PutBigs+0x108>)
 8004864:	8afb      	ldrh	r3, [r7, #22]
 8004866:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 8004868:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <ILI9341_PutBigs+0x108>)
 800486a:	8818      	ldrh	r0, [r3, #0]
 800486c:	4b0e      	ldr	r3, [pc, #56]	; (80048a8 <ILI9341_PutBigs+0x10c>)
 800486e:	8819      	ldrh	r1, [r3, #0]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	60ba      	str	r2, [r7, #8]
 8004876:	781a      	ldrb	r2, [r3, #0]
 8004878:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800487c:	9303      	str	r3, [sp, #12]
 800487e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004882:	9302      	str	r3, [sp, #8]
 8004884:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004886:	9301      	str	r3, [sp, #4]
 8004888:	8c3b      	ldrh	r3, [r7, #32]
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f000 f8bf 	bl	8004a10 <ILI9341_PutBigc>
	while (*str) {
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d192      	bne.n	80047c0 <ILI9341_PutBigs+0x24>
	}
}
 800489a:	bf00      	nop
 800489c:	bf00      	nop
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	20001804 	.word	0x20001804
 80048a8:	2000180e 	.word	0x2000180e
 80048ac:	20001808 	.word	0x20001808

080048b0 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80048b0:	b590      	push	{r4, r7, lr}
 80048b2:	b08d      	sub	sp, #52	; 0x34
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	607b      	str	r3, [r7, #4]
 80048b8:	4603      	mov	r3, r0
 80048ba:	81fb      	strh	r3, [r7, #14]
 80048bc:	460b      	mov	r3, r1
 80048be:	81bb      	strh	r3, [r7, #12]
 80048c0:	4613      	mov	r3, r2
 80048c2:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80048c4:	4a4f      	ldr	r2, [pc, #316]	; (8004a04 <ILI9341_Putc+0x154>)
 80048c6:	89fb      	ldrh	r3, [r7, #14]
 80048c8:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80048ca:	4a4f      	ldr	r2, [pc, #316]	; (8004a08 <ILI9341_Putc+0x158>)
 80048cc:	89bb      	ldrh	r3, [r7, #12]
 80048ce:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80048d0:	4b4c      	ldr	r3, [pc, #304]	; (8004a04 <ILI9341_Putc+0x154>)
 80048d2:	881b      	ldrh	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	4413      	add	r3, r2
 80048dc:	4a4b      	ldr	r2, [pc, #300]	; (8004a0c <ILI9341_Putc+0x15c>)
 80048de:	8812      	ldrh	r2, [r2, #0]
 80048e0:	4293      	cmp	r3, r2
 80048e2:	dd0b      	ble.n	80048fc <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	785b      	ldrb	r3, [r3, #1]
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	4b47      	ldr	r3, [pc, #284]	; (8004a08 <ILI9341_Putc+0x158>)
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	4413      	add	r3, r2
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	4b45      	ldr	r3, [pc, #276]	; (8004a08 <ILI9341_Putc+0x158>)
 80048f4:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 80048f6:	4b43      	ldr	r3, [pc, #268]	; (8004a04 <ILI9341_Putc+0x154>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80048fc:	4b41      	ldr	r3, [pc, #260]	; (8004a04 <ILI9341_Putc+0x154>)
 80048fe:	8818      	ldrh	r0, [r3, #0]
 8004900:	4b41      	ldr	r3, [pc, #260]	; (8004a08 <ILI9341_Putc+0x158>)
 8004902:	8819      	ldrh	r1, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	b29a      	uxth	r2, r3
 800490a:	4b3e      	ldr	r3, [pc, #248]	; (8004a04 <ILI9341_Putc+0x154>)
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	4413      	add	r3, r2
 8004910:	b29c      	uxth	r4, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	785b      	ldrb	r3, [r3, #1]
 8004916:	b29a      	uxth	r2, r3
 8004918:	4b3b      	ldr	r3, [pc, #236]	; (8004a08 <ILI9341_Putc+0x158>)
 800491a:	881b      	ldrh	r3, [r3, #0]
 800491c:	4413      	add	r3, r2
 800491e:	b29a      	uxth	r2, r3
 8004920:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	4613      	mov	r3, r2
 8004926:	4622      	mov	r2, r4
 8004928:	f7ff fe24 	bl	8004574 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 800492c:	2300      	movs	r3, #0
 800492e:	627b      	str	r3, [r7, #36]	; 0x24
 8004930:	e054      	b.n	80049dc <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	7a1b      	ldrb	r3, [r3, #8]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d111      	bne.n	800495e <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8004940:	7afb      	ldrb	r3, [r7, #11]
 8004942:	3b20      	subs	r3, #32
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	7852      	ldrb	r2, [r2, #1]
 8004948:	fb02 f303 	mul.w	r3, r2, r3
 800494c:	461a      	mov	r2, r3
 800494e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004950:	4413      	add	r3, r2
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	4413      	add	r3, r2
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	623b      	str	r3, [r7, #32]
 800495c:	e017      	b.n	800498e <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	7a1b      	ldrb	r3, [r3, #8]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d111      	bne.n	800498a <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 800496c:	7afb      	ldrb	r3, [r7, #11]
 800496e:	3b20      	subs	r3, #32
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	7852      	ldrb	r2, [r2, #1]
 8004974:	fb02 f303 	mul.w	r3, r2, r3
 8004978:	461a      	mov	r2, r3
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	4413      	add	r3, r2
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	4413      	add	r3, r2
 8004984:	881b      	ldrh	r3, [r3, #0]
 8004986:	623b      	str	r3, [r7, #32]
 8004988:	e001      	b.n	800498e <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 800498a:	2300      	movs	r3, #0
 800498c:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	e01a      	b.n	80049ca <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8004994:	6a3a      	ldr	r2, [r7, #32]
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00f      	beq.n	80049c4 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	4b16      	ldr	r3, [pc, #88]	; (8004a04 <ILI9341_Putc+0x154>)
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	4413      	add	r3, r2
 80049ae:	b298      	uxth	r0, r3
 80049b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	4b14      	ldr	r3, [pc, #80]	; (8004a08 <ILI9341_Putc+0x158>)
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	4413      	add	r3, r2
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80049be:	4619      	mov	r1, r3
 80049c0:	f7ff fd54 	bl	800446c <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	3301      	adds	r3, #1
 80049c8:	61fb      	str	r3, [r7, #28]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d3de      	bcc.n	8004994 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	3301      	adds	r3, #1
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	785b      	ldrb	r3, [r3, #1]
 80049e0:	461a      	mov	r2, r3
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d3a4      	bcc.n	8004932 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	4b05      	ldr	r3, [pc, #20]	; (8004a04 <ILI9341_Putc+0x154>)
 80049f0:	881b      	ldrh	r3, [r3, #0]
 80049f2:	4413      	add	r3, r2
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <ILI9341_Putc+0x154>)
 80049f8:	801a      	strh	r2, [r3, #0]
}
 80049fa:	bf00      	nop
 80049fc:	372c      	adds	r7, #44	; 0x2c
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd90      	pop	{r4, r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20001804 	.word	0x20001804
 8004a08:	2000180e 	.word	0x2000180e
 8004a0c:	20001808 	.word	0x20001808

08004a10 <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8004a10:	b590      	push	{r4, r7, lr}
 8004a12:	b08f      	sub	sp, #60	; 0x3c
 8004a14:	af02      	add	r7, sp, #8
 8004a16:	607b      	str	r3, [r7, #4]
 8004a18:	4603      	mov	r3, r0
 8004a1a:	81fb      	strh	r3, [r7, #14]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	81bb      	strh	r3, [r7, #12]
 8004a20:	4613      	mov	r3, r2
 8004a22:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8004a24:	4a6e      	ldr	r2, [pc, #440]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004a26:	89fb      	ldrh	r3, [r7, #14]
 8004a28:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8004a2a:	4a6e      	ldr	r2, [pc, #440]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004a2c:	89bb      	ldrh	r3, [r7, #12]
 8004a2e:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8004a30:	4b6b      	ldr	r3, [pc, #428]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	461a      	mov	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	4a6a      	ldr	r2, [pc, #424]	; (8004be8 <ILI9341_PutBigc+0x1d8>)
 8004a3e:	8812      	ldrh	r2, [r2, #0]
 8004a40:	4293      	cmp	r3, r2
 8004a42:	dd0b      	ble.n	8004a5c <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	785b      	ldrb	r3, [r3, #1]
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	4b66      	ldr	r3, [pc, #408]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	4413      	add	r3, r2
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	4b64      	ldr	r3, [pc, #400]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004a54:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8004a56:	4b62      	ldr	r3, [pc, #392]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8004a5c:	4b60      	ldr	r3, [pc, #384]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004a5e:	8818      	ldrh	r0, [r3, #0]
 8004a60:	4b60      	ldr	r3, [pc, #384]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004a62:	8819      	ldrh	r1, [r3, #0]
 8004a64:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	7812      	ldrb	r2, [r2, #0]
 8004a6e:	b292      	uxth	r2, r2
 8004a70:	fb02 f303 	mul.w	r3, r2, r3
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	4b5a      	ldr	r3, [pc, #360]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004a78:	881b      	ldrh	r3, [r3, #0]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	b29c      	uxth	r4, r3
 8004a7e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	7852      	ldrb	r2, [r2, #1]
 8004a88:	b292      	uxth	r2, r2
 8004a8a:	fb02 f303 	mul.w	r3, r2, r3
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	4b54      	ldr	r3, [pc, #336]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	4413      	add	r3, r2
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004a9c:	9300      	str	r3, [sp, #0]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	4622      	mov	r2, r4
 8004aa2:	f7ff fd67 	bl	8004574 <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aaa:	e07f      	b.n	8004bac <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	7a1b      	ldrb	r3, [r3, #8]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d111      	bne.n	8004ad8 <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8004aba:	7afb      	ldrb	r3, [r7, #11]
 8004abc:	3b20      	subs	r3, #32
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	7852      	ldrb	r2, [r2, #1]
 8004ac2:	fb02 f303 	mul.w	r3, r2, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aca:	4413      	add	r3, r2
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4413      	add	r3, r2
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	021b      	lsls	r3, r3, #8
 8004ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ad6:	e017      	b.n	8004b08 <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	7a1b      	ldrb	r3, [r3, #8]
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d111      	bne.n	8004b04 <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8004ae6:	7afb      	ldrb	r3, [r7, #11]
 8004ae8:	3b20      	subs	r3, #32
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	7852      	ldrb	r2, [r2, #1]
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af6:	4413      	add	r3, r2
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	4413      	add	r3, r2
 8004afe:	881b      	ldrh	r3, [r3, #0]
 8004b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b02:	e001      	b.n	8004b08 <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 8004b04:	2300      	movs	r3, #0
 8004b06:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 8004b08:	2300      	movs	r3, #0
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b0c:	e045      	b.n	8004b9a <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 8004b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b12:	fa02 f303 	lsl.w	r3, r2, r3
 8004b16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d03a      	beq.n	8004b94 <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 8004b1e:	2300      	movs	r3, #0
 8004b20:	623b      	str	r3, [r7, #32]
 8004b22:	e032      	b.n	8004b8a <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 8004b24:	2300      	movs	r3, #0
 8004b26:	61fb      	str	r3, [r7, #28]
 8004b28:	e027      	b.n	8004b7a <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 8004b2a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b32:	b292      	uxth	r2, r2
 8004b34:	fb02 f303 	mul.w	r3, r2, r3
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	4b29      	ldr	r3, [pc, #164]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	4413      	add	r3, r2
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	4413      	add	r3, r2
 8004b48:	b298      	uxth	r0, r3
 8004b4a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b52:	b292      	uxth	r2, r2
 8004b54:	fb02 f303 	mul.w	r3, r2, r3
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	4b22      	ldr	r3, [pc, #136]	; (8004be4 <ILI9341_PutBigc+0x1d4>)
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	4413      	add	r3, r2
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	6a3b      	ldr	r3, [r7, #32]
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	4413      	add	r3, r2
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004b6e:	4619      	mov	r1, r3
 8004b70:	f7ff fc7c 	bl	800446c <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	3301      	adds	r3, #1
 8004b78:	61fb      	str	r3, [r7, #28]
 8004b7a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d3d2      	bcc.n	8004b2a <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	3301      	adds	r3, #1
 8004b88:	623b      	str	r3, [r7, #32]
 8004b8a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004b8e:	6a3a      	ldr	r2, [r7, #32]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d3c7      	bcc.n	8004b24 <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	3301      	adds	r3, #1
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d3b3      	bcc.n	8004b0e <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 8004ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba8:	3301      	adds	r3, #1
 8004baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	785b      	ldrb	r3, [r3, #1]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	f4ff af79 	bcc.w	8004aac <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8004bc4:	b292      	uxth	r2, r2
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004bce:	881b      	ldrh	r3, [r3, #0]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	4b02      	ldr	r3, [pc, #8]	; (8004be0 <ILI9341_PutBigc+0x1d0>)
 8004bd6:	801a      	strh	r2, [r3, #0]
}
 8004bd8:	bf00      	nop
 8004bda:	3734      	adds	r7, #52	; 0x34
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd90      	pop	{r4, r7, pc}
 8004be0:	20001804 	.word	0x20001804
 8004be4:	2000180e 	.word	0x2000180e
 8004be8:	20001808 	.word	0x20001808

08004bec <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8004bec:	b590      	push	{r4, r7, lr}
 8004bee:	b08d      	sub	sp, #52	; 0x34
 8004bf0:	af02      	add	r7, sp, #8
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	4608      	mov	r0, r1
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4623      	mov	r3, r4
 8004bfc:	80fb      	strh	r3, [r7, #6]
 8004bfe:	4603      	mov	r3, r0
 8004c00:	80bb      	strh	r3, [r7, #4]
 8004c02:	460b      	mov	r3, r1
 8004c04:	807b      	strh	r3, [r7, #2]
 8004c06:	4613      	mov	r3, r2
 8004c08:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61bb      	str	r3, [r7, #24]
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8004c12:	2300      	movs	r3, #0
 8004c14:	627b      	str	r3, [r7, #36]	; 0x24
 8004c16:	2300      	movs	r3, #0
 8004c18:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8004c26:	887a      	ldrh	r2, [r7, #2]
 8004c28:	88fb      	ldrh	r3, [r7, #6]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8004c2e:	883a      	ldrh	r2, [r7, #0]
 8004c30:	88bb      	ldrh	r3, [r7, #4]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d117      	bne.n	8004c6c <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004c3c:	883a      	ldrh	r2, [r7, #0]
 8004c3e:	88bb      	ldrh	r3, [r7, #4]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d909      	bls.n	8004c58 <ILI9341_DrawLine+0x6c>
 8004c44:	883c      	ldrh	r4, [r7, #0]
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	88b9      	ldrh	r1, [r7, #4]
 8004c4a:	88f8      	ldrh	r0, [r7, #6]
 8004c4c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	4623      	mov	r3, r4
 8004c52:	f7ff fc8f 	bl	8004574 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8004c56:	e0a6      	b.n	8004da6 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8004c58:	88bc      	ldrh	r4, [r7, #4]
 8004c5a:	88fa      	ldrh	r2, [r7, #6]
 8004c5c:	8839      	ldrh	r1, [r7, #0]
 8004c5e:	88f8      	ldrh	r0, [r7, #6]
 8004c60:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	4623      	mov	r3, r4
 8004c66:	f7ff fc85 	bl	8004574 <ILI9341_INT_Fill>
        return;
 8004c6a:	e09c      	b.n	8004da6 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	dd02      	ble.n	8004c78 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8004c72:	2301      	movs	r3, #1
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
 8004c76:	e002      	b.n	8004c7e <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8004c78:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d117      	bne.n	8004cb4 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004c84:	887a      	ldrh	r2, [r7, #2]
 8004c86:	88fb      	ldrh	r3, [r7, #6]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d909      	bls.n	8004ca0 <ILI9341_DrawLine+0xb4>
 8004c8c:	88bc      	ldrh	r4, [r7, #4]
 8004c8e:	887a      	ldrh	r2, [r7, #2]
 8004c90:	88b9      	ldrh	r1, [r7, #4]
 8004c92:	88f8      	ldrh	r0, [r7, #6]
 8004c94:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	4623      	mov	r3, r4
 8004c9a:	f7ff fc6b 	bl	8004574 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8004c9e:	e082      	b.n	8004da6 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8004ca0:	88bc      	ldrh	r4, [r7, #4]
 8004ca2:	88fa      	ldrh	r2, [r7, #6]
 8004ca4:	88b9      	ldrh	r1, [r7, #4]
 8004ca6:	8878      	ldrh	r0, [r7, #2]
 8004ca8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	4623      	mov	r3, r4
 8004cae:	f7ff fc61 	bl	8004574 <ILI9341_INT_Fill>
        return;
 8004cb2:	e078      	b.n	8004da6 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	dd02      	ble.n	8004cc0 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	623b      	str	r3, [r7, #32]
 8004cbe:	e002      	b.n	8004cc6 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8004cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc4:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cca:	fb02 f303 	mul.w	r3, r2, r3
 8004cce:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	6a3a      	ldr	r2, [r7, #32]
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	db2d      	blt.n	8004d4a <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8004cf6:	e01d      	b.n	8004d34 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8004cf8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004cfa:	88b9      	ldrh	r1, [r7, #4]
 8004cfc:	88fb      	ldrh	r3, [r7, #6]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff fbb4 	bl	800446c <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	88fb      	ldrh	r3, [r7, #6]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	da04      	bge.n	8004d1e <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4413      	add	r3, r2
 8004d1a:	61fb      	str	r3, [r7, #28]
 8004d1c:	e00a      	b.n	8004d34 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	69fa      	ldr	r2, [r7, #28]
 8004d26:	4413      	add	r3, r2
 8004d28:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	88bb      	ldrh	r3, [r7, #4]
 8004d30:	4413      	add	r3, r2
 8004d32:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8004d34:	88fa      	ldrh	r2, [r7, #6]
 8004d36:	887b      	ldrh	r3, [r7, #2]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d1dd      	bne.n	8004cf8 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004d3c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d3e:	88b9      	ldrh	r1, [r7, #4]
 8004d40:	88fb      	ldrh	r3, [r7, #6]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7ff fb92 	bl	800446c <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8004d48:	e02c      	b.n	8004da4 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8004d52:	e01d      	b.n	8004d90 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8004d54:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d56:	88b9      	ldrh	r1, [r7, #4]
 8004d58:	88fb      	ldrh	r3, [r7, #6]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7ff fb86 	bl	800446c <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	88bb      	ldrh	r3, [r7, #4]
 8004d66:	4413      	add	r3, r2
 8004d68:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	da04      	bge.n	8004d7a <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8004d70:	69fa      	ldr	r2, [r7, #28]
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	4413      	add	r3, r2
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	e00a      	b.n	8004d90 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	69fa      	ldr	r2, [r7, #28]
 8004d82:	4413      	add	r3, r2
 8004d84:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8004d90:	88ba      	ldrh	r2, [r7, #4]
 8004d92:	883b      	ldrh	r3, [r7, #0]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d1dd      	bne.n	8004d54 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8004d98:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d9a:	88b9      	ldrh	r1, [r7, #4]
 8004d9c:	88fb      	ldrh	r3, [r7, #6]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff fb64 	bl	800446c <ILI9341_DrawPixel>
    return;
 8004da4:	bf00      	nop
}
 8004da6:	372c      	adds	r7, #44	; 0x2c
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd90      	pop	{r4, r7, pc}

08004dac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004db0:	4b08      	ldr	r3, [pc, #32]	; (8004dd4 <HAL_Init+0x28>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a07      	ldr	r2, [pc, #28]	; (8004dd4 <HAL_Init+0x28>)
 8004db6:	f043 0310 	orr.w	r3, r3, #16
 8004dba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dbc:	2003      	movs	r0, #3
 8004dbe:	f000 f947 	bl	8005050 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004dc2:	200f      	movs	r0, #15
 8004dc4:	f000 f808 	bl	8004dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004dc8:	f7fd fe6c 	bl	8002aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40022000 	.word	0x40022000

08004dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004de0:	4b12      	ldr	r3, [pc, #72]	; (8004e2c <HAL_InitTick+0x54>)
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	4b12      	ldr	r3, [pc, #72]	; (8004e30 <HAL_InitTick+0x58>)
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	4619      	mov	r1, r3
 8004dea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8004df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 f95f 	bl	80050ba <HAL_SYSTICK_Config>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e00e      	b.n	8004e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b0f      	cmp	r3, #15
 8004e0a:	d80a      	bhi.n	8004e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	f04f 30ff 	mov.w	r0, #4294967295
 8004e14:	f000 f927 	bl	8005066 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e18:	4a06      	ldr	r2, [pc, #24]	; (8004e34 <HAL_InitTick+0x5c>)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e000      	b.n	8004e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3708      	adds	r7, #8
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	20000064 	.word	0x20000064
 8004e30:	20000084 	.word	0x20000084
 8004e34:	20000080 	.word	0x20000080

08004e38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e3c:	4b05      	ldr	r3, [pc, #20]	; (8004e54 <HAL_IncTick+0x1c>)
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	461a      	mov	r2, r3
 8004e42:	4b05      	ldr	r3, [pc, #20]	; (8004e58 <HAL_IncTick+0x20>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4413      	add	r3, r2
 8004e48:	4a03      	ldr	r2, [pc, #12]	; (8004e58 <HAL_IncTick+0x20>)
 8004e4a:	6013      	str	r3, [r2, #0]
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr
 8004e54:	20000084 	.word	0x20000084
 8004e58:	20001810 	.word	0x20001810

08004e5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <HAL_GetTick+0x10>)
 8004e62:	681b      	ldr	r3, [r3, #0]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr
 8004e6c:	20001810 	.word	0x20001810

08004e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e78:	f7ff fff0 	bl	8004e5c <HAL_GetTick>
 8004e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e88:	d005      	beq.n	8004e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	; (8004eb4 <HAL_Delay+0x44>)
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4413      	add	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e96:	bf00      	nop
 8004e98:	f7ff ffe0 	bl	8004e5c <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d8f7      	bhi.n	8004e98 <HAL_Delay+0x28>
  {
  }
}
 8004ea8:	bf00      	nop
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20000084 	.word	0x20000084

08004eb8 <__NVIC_SetPriorityGrouping>:
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ec8:	4b0c      	ldr	r3, [pc, #48]	; (8004efc <__NVIC_SetPriorityGrouping+0x44>)
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ee0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004eea:	4a04      	ldr	r2, [pc, #16]	; (8004efc <__NVIC_SetPriorityGrouping+0x44>)
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	60d3      	str	r3, [r2, #12]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	e000ed00 	.word	0xe000ed00

08004f00 <__NVIC_GetPriorityGrouping>:
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f04:	4b04      	ldr	r3, [pc, #16]	; (8004f18 <__NVIC_GetPriorityGrouping+0x18>)
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	0a1b      	lsrs	r3, r3, #8
 8004f0a:	f003 0307 	and.w	r3, r3, #7
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	e000ed00 	.word	0xe000ed00

08004f1c <__NVIC_EnableIRQ>:
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	4603      	mov	r3, r0
 8004f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	db0b      	blt.n	8004f46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f2e:	79fb      	ldrb	r3, [r7, #7]
 8004f30:	f003 021f 	and.w	r2, r3, #31
 8004f34:	4906      	ldr	r1, [pc, #24]	; (8004f50 <__NVIC_EnableIRQ+0x34>)
 8004f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f3a:	095b      	lsrs	r3, r3, #5
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr
 8004f50:	e000e100 	.word	0xe000e100

08004f54 <__NVIC_SetPriority>:
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	6039      	str	r1, [r7, #0]
 8004f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	db0a      	blt.n	8004f7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	490c      	ldr	r1, [pc, #48]	; (8004fa0 <__NVIC_SetPriority+0x4c>)
 8004f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f72:	0112      	lsls	r2, r2, #4
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	440b      	add	r3, r1
 8004f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004f7c:	e00a      	b.n	8004f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	4908      	ldr	r1, [pc, #32]	; (8004fa4 <__NVIC_SetPriority+0x50>)
 8004f84:	79fb      	ldrb	r3, [r7, #7]
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	3b04      	subs	r3, #4
 8004f8c:	0112      	lsls	r2, r2, #4
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	440b      	add	r3, r1
 8004f92:	761a      	strb	r2, [r3, #24]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	e000e100 	.word	0xe000e100
 8004fa4:	e000ed00 	.word	0xe000ed00

08004fa8 <NVIC_EncodePriority>:
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b089      	sub	sp, #36	; 0x24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f1c3 0307 	rsb	r3, r3, #7
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	bf28      	it	cs
 8004fc6:	2304      	movcs	r3, #4
 8004fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	2b06      	cmp	r3, #6
 8004fd0:	d902      	bls.n	8004fd8 <NVIC_EncodePriority+0x30>
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3b03      	subs	r3, #3
 8004fd6:	e000      	b.n	8004fda <NVIC_EncodePriority+0x32>
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	43da      	mvns	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	401a      	ands	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffa:	43d9      	mvns	r1, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005000:	4313      	orrs	r3, r2
}
 8005002:	4618      	mov	r0, r3
 8005004:	3724      	adds	r7, #36	; 0x24
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3b01      	subs	r3, #1
 8005018:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800501c:	d301      	bcc.n	8005022 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800501e:	2301      	movs	r3, #1
 8005020:	e00f      	b.n	8005042 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005022:	4a0a      	ldr	r2, [pc, #40]	; (800504c <SysTick_Config+0x40>)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	3b01      	subs	r3, #1
 8005028:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800502a:	210f      	movs	r1, #15
 800502c:	f04f 30ff 	mov.w	r0, #4294967295
 8005030:	f7ff ff90 	bl	8004f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005034:	4b05      	ldr	r3, [pc, #20]	; (800504c <SysTick_Config+0x40>)
 8005036:	2200      	movs	r2, #0
 8005038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800503a:	4b04      	ldr	r3, [pc, #16]	; (800504c <SysTick_Config+0x40>)
 800503c:	2207      	movs	r2, #7
 800503e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	e000e010 	.word	0xe000e010

08005050 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f7ff ff2d 	bl	8004eb8 <__NVIC_SetPriorityGrouping>
}
 800505e:	bf00      	nop
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005066:	b580      	push	{r7, lr}
 8005068:	b086      	sub	sp, #24
 800506a:	af00      	add	r7, sp, #0
 800506c:	4603      	mov	r3, r0
 800506e:	60b9      	str	r1, [r7, #8]
 8005070:	607a      	str	r2, [r7, #4]
 8005072:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005078:	f7ff ff42 	bl	8004f00 <__NVIC_GetPriorityGrouping>
 800507c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	6978      	ldr	r0, [r7, #20]
 8005084:	f7ff ff90 	bl	8004fa8 <NVIC_EncodePriority>
 8005088:	4602      	mov	r2, r0
 800508a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f7ff ff5f 	bl	8004f54 <__NVIC_SetPriority>
}
 8005096:	bf00      	nop
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b082      	sub	sp, #8
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	4603      	mov	r3, r0
 80050a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff ff35 	bl	8004f1c <__NVIC_EnableIRQ>
}
 80050b2:	bf00      	nop
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b082      	sub	sp, #8
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f7ff ffa2 	bl	800500c <SysTick_Config>
 80050c8:	4603      	mov	r3, r0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80050d6:	f000 f802 	bl	80050de <HAL_SYSTICK_Callback>
}
 80050da:	bf00      	nop
 80050dc:	bd80      	pop	{r7, pc}

080050de <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80050de:	b480      	push	{r7}
 80050e0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80050e2:	bf00      	nop
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bc80      	pop	{r7}
 80050e8:	4770      	bx	lr
	...

080050ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f4:	2300      	movs	r3, #0
 80050f6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d005      	beq.n	800510e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2204      	movs	r2, #4
 8005106:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	73fb      	strb	r3, [r7, #15]
 800510c:	e051      	b.n	80051b2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 020e 	bic.w	r2, r2, #14
 800511c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0201 	bic.w	r2, r2, #1
 800512c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a22      	ldr	r2, [pc, #136]	; (80051bc <HAL_DMA_Abort_IT+0xd0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d029      	beq.n	800518c <HAL_DMA_Abort_IT+0xa0>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a20      	ldr	r2, [pc, #128]	; (80051c0 <HAL_DMA_Abort_IT+0xd4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d022      	beq.n	8005188 <HAL_DMA_Abort_IT+0x9c>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a1f      	ldr	r2, [pc, #124]	; (80051c4 <HAL_DMA_Abort_IT+0xd8>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d01a      	beq.n	8005182 <HAL_DMA_Abort_IT+0x96>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a1d      	ldr	r2, [pc, #116]	; (80051c8 <HAL_DMA_Abort_IT+0xdc>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d012      	beq.n	800517c <HAL_DMA_Abort_IT+0x90>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a1c      	ldr	r2, [pc, #112]	; (80051cc <HAL_DMA_Abort_IT+0xe0>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00a      	beq.n	8005176 <HAL_DMA_Abort_IT+0x8a>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a1a      	ldr	r2, [pc, #104]	; (80051d0 <HAL_DMA_Abort_IT+0xe4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d102      	bne.n	8005170 <HAL_DMA_Abort_IT+0x84>
 800516a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800516e:	e00e      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 8005170:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005174:	e00b      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 8005176:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800517a:	e008      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 800517c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005180:	e005      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 8005182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005186:	e002      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 8005188:	2310      	movs	r3, #16
 800518a:	e000      	b.n	800518e <HAL_DMA_Abort_IT+0xa2>
 800518c:	2301      	movs	r3, #1
 800518e:	4a11      	ldr	r2, [pc, #68]	; (80051d4 <HAL_DMA_Abort_IT+0xe8>)
 8005190:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	4798      	blx	r3
    } 
  }
  return status;
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40020008 	.word	0x40020008
 80051c0:	4002001c 	.word	0x4002001c
 80051c4:	40020030 	.word	0x40020030
 80051c8:	40020044 	.word	0x40020044
 80051cc:	40020058 	.word	0x40020058
 80051d0:	4002006c 	.word	0x4002006c
 80051d4:	40020000 	.word	0x40020000

080051d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	2204      	movs	r2, #4
 80051f6:	409a      	lsls	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d04f      	beq.n	80052a0 <HAL_DMA_IRQHandler+0xc8>
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f003 0304 	and.w	r3, r3, #4
 8005206:	2b00      	cmp	r3, #0
 8005208:	d04a      	beq.n	80052a0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d107      	bne.n	8005228 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0204 	bic.w	r2, r2, #4
 8005226:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a66      	ldr	r2, [pc, #408]	; (80053c8 <HAL_DMA_IRQHandler+0x1f0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d029      	beq.n	8005286 <HAL_DMA_IRQHandler+0xae>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a65      	ldr	r2, [pc, #404]	; (80053cc <HAL_DMA_IRQHandler+0x1f4>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d022      	beq.n	8005282 <HAL_DMA_IRQHandler+0xaa>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a63      	ldr	r2, [pc, #396]	; (80053d0 <HAL_DMA_IRQHandler+0x1f8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d01a      	beq.n	800527c <HAL_DMA_IRQHandler+0xa4>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a62      	ldr	r2, [pc, #392]	; (80053d4 <HAL_DMA_IRQHandler+0x1fc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d012      	beq.n	8005276 <HAL_DMA_IRQHandler+0x9e>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a60      	ldr	r2, [pc, #384]	; (80053d8 <HAL_DMA_IRQHandler+0x200>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00a      	beq.n	8005270 <HAL_DMA_IRQHandler+0x98>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a5f      	ldr	r2, [pc, #380]	; (80053dc <HAL_DMA_IRQHandler+0x204>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d102      	bne.n	800526a <HAL_DMA_IRQHandler+0x92>
 8005264:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005268:	e00e      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 800526a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800526e:	e00b      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 8005270:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005274:	e008      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 8005276:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800527a:	e005      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 800527c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005280:	e002      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 8005282:	2340      	movs	r3, #64	; 0x40
 8005284:	e000      	b.n	8005288 <HAL_DMA_IRQHandler+0xb0>
 8005286:	2304      	movs	r3, #4
 8005288:	4a55      	ldr	r2, [pc, #340]	; (80053e0 <HAL_DMA_IRQHandler+0x208>)
 800528a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 8094 	beq.w	80053be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800529e:	e08e      	b.n	80053be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a4:	2202      	movs	r2, #2
 80052a6:	409a      	lsls	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4013      	ands	r3, r2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d056      	beq.n	800535e <HAL_DMA_IRQHandler+0x186>
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d051      	beq.n	800535e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0320 	and.w	r3, r3, #32
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10b      	bne.n	80052e0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 020a 	bic.w	r2, r2, #10
 80052d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a38      	ldr	r2, [pc, #224]	; (80053c8 <HAL_DMA_IRQHandler+0x1f0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d029      	beq.n	800533e <HAL_DMA_IRQHandler+0x166>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a37      	ldr	r2, [pc, #220]	; (80053cc <HAL_DMA_IRQHandler+0x1f4>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d022      	beq.n	800533a <HAL_DMA_IRQHandler+0x162>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a35      	ldr	r2, [pc, #212]	; (80053d0 <HAL_DMA_IRQHandler+0x1f8>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d01a      	beq.n	8005334 <HAL_DMA_IRQHandler+0x15c>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a34      	ldr	r2, [pc, #208]	; (80053d4 <HAL_DMA_IRQHandler+0x1fc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d012      	beq.n	800532e <HAL_DMA_IRQHandler+0x156>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a32      	ldr	r2, [pc, #200]	; (80053d8 <HAL_DMA_IRQHandler+0x200>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00a      	beq.n	8005328 <HAL_DMA_IRQHandler+0x150>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a31      	ldr	r2, [pc, #196]	; (80053dc <HAL_DMA_IRQHandler+0x204>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d102      	bne.n	8005322 <HAL_DMA_IRQHandler+0x14a>
 800531c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005320:	e00e      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 8005322:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005326:	e00b      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 8005328:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800532c:	e008      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 800532e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005332:	e005      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 8005334:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005338:	e002      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 800533a:	2320      	movs	r3, #32
 800533c:	e000      	b.n	8005340 <HAL_DMA_IRQHandler+0x168>
 800533e:	2302      	movs	r3, #2
 8005340:	4a27      	ldr	r2, [pc, #156]	; (80053e0 <HAL_DMA_IRQHandler+0x208>)
 8005342:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005350:	2b00      	cmp	r3, #0
 8005352:	d034      	beq.n	80053be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800535c:	e02f      	b.n	80053be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	2208      	movs	r2, #8
 8005364:	409a      	lsls	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	4013      	ands	r3, r2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d028      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x1e8>
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f003 0308 	and.w	r3, r3, #8
 8005374:	2b00      	cmp	r3, #0
 8005376:	d023      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f022 020e 	bic.w	r2, r2, #14
 8005386:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005390:	2101      	movs	r1, #1
 8005392:	fa01 f202 	lsl.w	r2, r1, r2
 8005396:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d004      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	4798      	blx	r3
    }
  }
  return;
 80053be:	bf00      	nop
 80053c0:	bf00      	nop
}
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40020008 	.word	0x40020008
 80053cc:	4002001c 	.word	0x4002001c
 80053d0:	40020030 	.word	0x40020030
 80053d4:	40020044 	.word	0x40020044
 80053d8:	40020058 	.word	0x40020058
 80053dc:	4002006c 	.word	0x4002006c
 80053e0:	40020000 	.word	0x40020000

080053e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b08b      	sub	sp, #44	; 0x2c
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80053ee:	2300      	movs	r3, #0
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80053f2:	2300      	movs	r3, #0
 80053f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053f6:	e169      	b.n	80056cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80053f8:	2201      	movs	r2, #1
 80053fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	69fa      	ldr	r2, [r7, #28]
 8005408:	4013      	ands	r3, r2
 800540a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800540c:	69ba      	ldr	r2, [r7, #24]
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	429a      	cmp	r2, r3
 8005412:	f040 8158 	bne.w	80056c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	4a9a      	ldr	r2, [pc, #616]	; (8005684 <HAL_GPIO_Init+0x2a0>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d05e      	beq.n	80054de <HAL_GPIO_Init+0xfa>
 8005420:	4a98      	ldr	r2, [pc, #608]	; (8005684 <HAL_GPIO_Init+0x2a0>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d875      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 8005426:	4a98      	ldr	r2, [pc, #608]	; (8005688 <HAL_GPIO_Init+0x2a4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d058      	beq.n	80054de <HAL_GPIO_Init+0xfa>
 800542c:	4a96      	ldr	r2, [pc, #600]	; (8005688 <HAL_GPIO_Init+0x2a4>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d86f      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 8005432:	4a96      	ldr	r2, [pc, #600]	; (800568c <HAL_GPIO_Init+0x2a8>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d052      	beq.n	80054de <HAL_GPIO_Init+0xfa>
 8005438:	4a94      	ldr	r2, [pc, #592]	; (800568c <HAL_GPIO_Init+0x2a8>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d869      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 800543e:	4a94      	ldr	r2, [pc, #592]	; (8005690 <HAL_GPIO_Init+0x2ac>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d04c      	beq.n	80054de <HAL_GPIO_Init+0xfa>
 8005444:	4a92      	ldr	r2, [pc, #584]	; (8005690 <HAL_GPIO_Init+0x2ac>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d863      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 800544a:	4a92      	ldr	r2, [pc, #584]	; (8005694 <HAL_GPIO_Init+0x2b0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d046      	beq.n	80054de <HAL_GPIO_Init+0xfa>
 8005450:	4a90      	ldr	r2, [pc, #576]	; (8005694 <HAL_GPIO_Init+0x2b0>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d85d      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 8005456:	2b12      	cmp	r3, #18
 8005458:	d82a      	bhi.n	80054b0 <HAL_GPIO_Init+0xcc>
 800545a:	2b12      	cmp	r3, #18
 800545c:	d859      	bhi.n	8005512 <HAL_GPIO_Init+0x12e>
 800545e:	a201      	add	r2, pc, #4	; (adr r2, 8005464 <HAL_GPIO_Init+0x80>)
 8005460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005464:	080054df 	.word	0x080054df
 8005468:	080054b9 	.word	0x080054b9
 800546c:	080054cb 	.word	0x080054cb
 8005470:	0800550d 	.word	0x0800550d
 8005474:	08005513 	.word	0x08005513
 8005478:	08005513 	.word	0x08005513
 800547c:	08005513 	.word	0x08005513
 8005480:	08005513 	.word	0x08005513
 8005484:	08005513 	.word	0x08005513
 8005488:	08005513 	.word	0x08005513
 800548c:	08005513 	.word	0x08005513
 8005490:	08005513 	.word	0x08005513
 8005494:	08005513 	.word	0x08005513
 8005498:	08005513 	.word	0x08005513
 800549c:	08005513 	.word	0x08005513
 80054a0:	08005513 	.word	0x08005513
 80054a4:	08005513 	.word	0x08005513
 80054a8:	080054c1 	.word	0x080054c1
 80054ac:	080054d5 	.word	0x080054d5
 80054b0:	4a79      	ldr	r2, [pc, #484]	; (8005698 <HAL_GPIO_Init+0x2b4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d013      	beq.n	80054de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80054b6:	e02c      	b.n	8005512 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	623b      	str	r3, [r7, #32]
          break;
 80054be:	e029      	b.n	8005514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	3304      	adds	r3, #4
 80054c6:	623b      	str	r3, [r7, #32]
          break;
 80054c8:	e024      	b.n	8005514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	3308      	adds	r3, #8
 80054d0:	623b      	str	r3, [r7, #32]
          break;
 80054d2:	e01f      	b.n	8005514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	330c      	adds	r3, #12
 80054da:	623b      	str	r3, [r7, #32]
          break;
 80054dc:	e01a      	b.n	8005514 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d102      	bne.n	80054ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80054e6:	2304      	movs	r3, #4
 80054e8:	623b      	str	r3, [r7, #32]
          break;
 80054ea:	e013      	b.n	8005514 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d105      	bne.n	8005500 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054f4:	2308      	movs	r3, #8
 80054f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	69fa      	ldr	r2, [r7, #28]
 80054fc:	611a      	str	r2, [r3, #16]
          break;
 80054fe:	e009      	b.n	8005514 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005500:	2308      	movs	r3, #8
 8005502:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	69fa      	ldr	r2, [r7, #28]
 8005508:	615a      	str	r2, [r3, #20]
          break;
 800550a:	e003      	b.n	8005514 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800550c:	2300      	movs	r3, #0
 800550e:	623b      	str	r3, [r7, #32]
          break;
 8005510:	e000      	b.n	8005514 <HAL_GPIO_Init+0x130>
          break;
 8005512:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	2bff      	cmp	r3, #255	; 0xff
 8005518:	d801      	bhi.n	800551e <HAL_GPIO_Init+0x13a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	e001      	b.n	8005522 <HAL_GPIO_Init+0x13e>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	3304      	adds	r3, #4
 8005522:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	2bff      	cmp	r3, #255	; 0xff
 8005528:	d802      	bhi.n	8005530 <HAL_GPIO_Init+0x14c>
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	e002      	b.n	8005536 <HAL_GPIO_Init+0x152>
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	3b08      	subs	r3, #8
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	210f      	movs	r1, #15
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	fa01 f303 	lsl.w	r3, r1, r3
 8005544:	43db      	mvns	r3, r3
 8005546:	401a      	ands	r2, r3
 8005548:	6a39      	ldr	r1, [r7, #32]
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	fa01 f303 	lsl.w	r3, r1, r3
 8005550:	431a      	orrs	r2, r3
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	f000 80b1 	beq.w	80056c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005564:	4b4d      	ldr	r3, [pc, #308]	; (800569c <HAL_GPIO_Init+0x2b8>)
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	4a4c      	ldr	r2, [pc, #304]	; (800569c <HAL_GPIO_Init+0x2b8>)
 800556a:	f043 0301 	orr.w	r3, r3, #1
 800556e:	6193      	str	r3, [r2, #24]
 8005570:	4b4a      	ldr	r3, [pc, #296]	; (800569c <HAL_GPIO_Init+0x2b8>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800557c:	4a48      	ldr	r2, [pc, #288]	; (80056a0 <HAL_GPIO_Init+0x2bc>)
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	089b      	lsrs	r3, r3, #2
 8005582:	3302      	adds	r3, #2
 8005584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005588:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	f003 0303 	and.w	r3, r3, #3
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	220f      	movs	r2, #15
 8005594:	fa02 f303 	lsl.w	r3, r2, r3
 8005598:	43db      	mvns	r3, r3
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4013      	ands	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a40      	ldr	r2, [pc, #256]	; (80056a4 <HAL_GPIO_Init+0x2c0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d013      	beq.n	80055d0 <HAL_GPIO_Init+0x1ec>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a3f      	ldr	r2, [pc, #252]	; (80056a8 <HAL_GPIO_Init+0x2c4>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d00d      	beq.n	80055cc <HAL_GPIO_Init+0x1e8>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a3e      	ldr	r2, [pc, #248]	; (80056ac <HAL_GPIO_Init+0x2c8>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d007      	beq.n	80055c8 <HAL_GPIO_Init+0x1e4>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a3d      	ldr	r2, [pc, #244]	; (80056b0 <HAL_GPIO_Init+0x2cc>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d101      	bne.n	80055c4 <HAL_GPIO_Init+0x1e0>
 80055c0:	2303      	movs	r3, #3
 80055c2:	e006      	b.n	80055d2 <HAL_GPIO_Init+0x1ee>
 80055c4:	2304      	movs	r3, #4
 80055c6:	e004      	b.n	80055d2 <HAL_GPIO_Init+0x1ee>
 80055c8:	2302      	movs	r3, #2
 80055ca:	e002      	b.n	80055d2 <HAL_GPIO_Init+0x1ee>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e000      	b.n	80055d2 <HAL_GPIO_Init+0x1ee>
 80055d0:	2300      	movs	r3, #0
 80055d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d4:	f002 0203 	and.w	r2, r2, #3
 80055d8:	0092      	lsls	r2, r2, #2
 80055da:	4093      	lsls	r3, r2
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80055e2:	492f      	ldr	r1, [pc, #188]	; (80056a0 <HAL_GPIO_Init+0x2bc>)
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	3302      	adds	r3, #2
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d006      	beq.n	800560a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80055fc:	4b2d      	ldr	r3, [pc, #180]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	492c      	ldr	r1, [pc, #176]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	4313      	orrs	r3, r2
 8005606:	600b      	str	r3, [r1, #0]
 8005608:	e006      	b.n	8005618 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800560a:	4b2a      	ldr	r3, [pc, #168]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	43db      	mvns	r3, r3
 8005612:	4928      	ldr	r1, [pc, #160]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005614:	4013      	ands	r3, r2
 8005616:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d006      	beq.n	8005632 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005624:	4b23      	ldr	r3, [pc, #140]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	4922      	ldr	r1, [pc, #136]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	4313      	orrs	r3, r2
 800562e:	604b      	str	r3, [r1, #4]
 8005630:	e006      	b.n	8005640 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005632:	4b20      	ldr	r3, [pc, #128]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	43db      	mvns	r3, r3
 800563a:	491e      	ldr	r1, [pc, #120]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800563c:	4013      	ands	r3, r2
 800563e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d006      	beq.n	800565a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800564c:	4b19      	ldr	r3, [pc, #100]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800564e:	689a      	ldr	r2, [r3, #8]
 8005650:	4918      	ldr	r1, [pc, #96]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	4313      	orrs	r3, r2
 8005656:	608b      	str	r3, [r1, #8]
 8005658:	e006      	b.n	8005668 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800565a:	4b16      	ldr	r3, [pc, #88]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	43db      	mvns	r3, r3
 8005662:	4914      	ldr	r1, [pc, #80]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005664:	4013      	ands	r3, r2
 8005666:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d021      	beq.n	80056b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005674:	4b0f      	ldr	r3, [pc, #60]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 8005676:	68da      	ldr	r2, [r3, #12]
 8005678:	490e      	ldr	r1, [pc, #56]	; (80056b4 <HAL_GPIO_Init+0x2d0>)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	4313      	orrs	r3, r2
 800567e:	60cb      	str	r3, [r1, #12]
 8005680:	e021      	b.n	80056c6 <HAL_GPIO_Init+0x2e2>
 8005682:	bf00      	nop
 8005684:	10320000 	.word	0x10320000
 8005688:	10310000 	.word	0x10310000
 800568c:	10220000 	.word	0x10220000
 8005690:	10210000 	.word	0x10210000
 8005694:	10120000 	.word	0x10120000
 8005698:	10110000 	.word	0x10110000
 800569c:	40021000 	.word	0x40021000
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40010800 	.word	0x40010800
 80056a8:	40010c00 	.word	0x40010c00
 80056ac:	40011000 	.word	0x40011000
 80056b0:	40011400 	.word	0x40011400
 80056b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80056b8:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <HAL_GPIO_Init+0x304>)
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	43db      	mvns	r3, r3
 80056c0:	4909      	ldr	r1, [pc, #36]	; (80056e8 <HAL_GPIO_Init+0x304>)
 80056c2:	4013      	ands	r3, r2
 80056c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80056c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c8:	3301      	adds	r3, #1
 80056ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	fa22 f303 	lsr.w	r3, r2, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f47f ae8e 	bne.w	80053f8 <HAL_GPIO_Init+0x14>
  }
}
 80056dc:	bf00      	nop
 80056de:	bf00      	nop
 80056e0:	372c      	adds	r7, #44	; 0x2c
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr
 80056e8:	40010400 	.word	0x40010400

080056ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	460b      	mov	r3, r1
 80056f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	887b      	ldrh	r3, [r7, #2]
 80056fe:	4013      	ands	r3, r2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005704:	2301      	movs	r3, #1
 8005706:	73fb      	strb	r3, [r7, #15]
 8005708:	e001      	b.n	800570e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800570a:	2300      	movs	r3, #0
 800570c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800570e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	bc80      	pop	{r7}
 8005718:	4770      	bx	lr

0800571a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
 8005722:	460b      	mov	r3, r1
 8005724:	807b      	strh	r3, [r7, #2]
 8005726:	4613      	mov	r3, r2
 8005728:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800572a:	787b      	ldrb	r3, [r7, #1]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005730:	887a      	ldrh	r2, [r7, #2]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005736:	e003      	b.n	8005740 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	041a      	lsls	r2, r3, #16
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	611a      	str	r2, [r3, #16]
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	bc80      	pop	{r7}
 8005748:	4770      	bx	lr
	...

0800574c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e26c      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8087 	beq.w	800587a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800576c:	4b92      	ldr	r3, [pc, #584]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f003 030c 	and.w	r3, r3, #12
 8005774:	2b04      	cmp	r3, #4
 8005776:	d00c      	beq.n	8005792 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005778:	4b8f      	ldr	r3, [pc, #572]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 030c 	and.w	r3, r3, #12
 8005780:	2b08      	cmp	r3, #8
 8005782:	d112      	bne.n	80057aa <HAL_RCC_OscConfig+0x5e>
 8005784:	4b8c      	ldr	r3, [pc, #560]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800578c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005790:	d10b      	bne.n	80057aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005792:	4b89      	ldr	r3, [pc, #548]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d06c      	beq.n	8005878 <HAL_RCC_OscConfig+0x12c>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d168      	bne.n	8005878 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e246      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b2:	d106      	bne.n	80057c2 <HAL_RCC_OscConfig+0x76>
 80057b4:	4b80      	ldr	r3, [pc, #512]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a7f      	ldr	r2, [pc, #508]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	e02e      	b.n	8005820 <HAL_RCC_OscConfig+0xd4>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10c      	bne.n	80057e4 <HAL_RCC_OscConfig+0x98>
 80057ca:	4b7b      	ldr	r3, [pc, #492]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a7a      	ldr	r2, [pc, #488]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	4b78      	ldr	r3, [pc, #480]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a77      	ldr	r2, [pc, #476]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	e01d      	b.n	8005820 <HAL_RCC_OscConfig+0xd4>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057ec:	d10c      	bne.n	8005808 <HAL_RCC_OscConfig+0xbc>
 80057ee:	4b72      	ldr	r3, [pc, #456]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a71      	ldr	r2, [pc, #452]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	4b6f      	ldr	r3, [pc, #444]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a6e      	ldr	r2, [pc, #440]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	e00b      	b.n	8005820 <HAL_RCC_OscConfig+0xd4>
 8005808:	4b6b      	ldr	r3, [pc, #428]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a6a      	ldr	r2, [pc, #424]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800580e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005812:	6013      	str	r3, [r2, #0]
 8005814:	4b68      	ldr	r3, [pc, #416]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a67      	ldr	r2, [pc, #412]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800581a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800581e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d013      	beq.n	8005850 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005828:	f7ff fb18 	bl	8004e5c <HAL_GetTick>
 800582c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582e:	e008      	b.n	8005842 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005830:	f7ff fb14 	bl	8004e5c <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b64      	cmp	r3, #100	; 0x64
 800583c:	d901      	bls.n	8005842 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e1fa      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005842:	4b5d      	ldr	r3, [pc, #372]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0f0      	beq.n	8005830 <HAL_RCC_OscConfig+0xe4>
 800584e:	e014      	b.n	800587a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7ff fb04 	bl	8004e5c <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005858:	f7ff fb00 	bl	8004e5c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b64      	cmp	r3, #100	; 0x64
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e1e6      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800586a:	4b53      	ldr	r3, [pc, #332]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0x10c>
 8005876:	e000      	b.n	800587a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005878:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d063      	beq.n	800594e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005886:	4b4c      	ldr	r3, [pc, #304]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f003 030c 	and.w	r3, r3, #12
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00b      	beq.n	80058aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005892:	4b49      	ldr	r3, [pc, #292]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	2b08      	cmp	r3, #8
 800589c:	d11c      	bne.n	80058d8 <HAL_RCC_OscConfig+0x18c>
 800589e:	4b46      	ldr	r3, [pc, #280]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d116      	bne.n	80058d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058aa:	4b43      	ldr	r3, [pc, #268]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d005      	beq.n	80058c2 <HAL_RCC_OscConfig+0x176>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d001      	beq.n	80058c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e1ba      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058c2:	4b3d      	ldr	r3, [pc, #244]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4939      	ldr	r1, [pc, #228]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058d6:	e03a      	b.n	800594e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d020      	beq.n	8005922 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058e0:	4b36      	ldr	r3, [pc, #216]	; (80059bc <HAL_RCC_OscConfig+0x270>)
 80058e2:	2201      	movs	r2, #1
 80058e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e6:	f7ff fab9 	bl	8004e5c <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058ee:	f7ff fab5 	bl	8004e5c <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e19b      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005900:	4b2d      	ldr	r3, [pc, #180]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800590c:	4b2a      	ldr	r3, [pc, #168]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	4927      	ldr	r1, [pc, #156]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 800591c:	4313      	orrs	r3, r2
 800591e:	600b      	str	r3, [r1, #0]
 8005920:	e015      	b.n	800594e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005922:	4b26      	ldr	r3, [pc, #152]	; (80059bc <HAL_RCC_OscConfig+0x270>)
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005928:	f7ff fa98 	bl	8004e5c <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005930:	f7ff fa94 	bl	8004e5c <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e17a      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005942:	4b1d      	ldr	r3, [pc, #116]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1f0      	bne.n	8005930 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0308 	and.w	r3, r3, #8
 8005956:	2b00      	cmp	r3, #0
 8005958:	d03a      	beq.n	80059d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d019      	beq.n	8005996 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005962:	4b17      	ldr	r3, [pc, #92]	; (80059c0 <HAL_RCC_OscConfig+0x274>)
 8005964:	2201      	movs	r2, #1
 8005966:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005968:	f7ff fa78 	bl	8004e5c <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005970:	f7ff fa74 	bl	8004e5c <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e15a      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005982:	4b0d      	ldr	r3, [pc, #52]	; (80059b8 <HAL_RCC_OscConfig+0x26c>)
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0f0      	beq.n	8005970 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800598e:	2001      	movs	r0, #1
 8005990:	f000 fad8 	bl	8005f44 <RCC_Delay>
 8005994:	e01c      	b.n	80059d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005996:	4b0a      	ldr	r3, [pc, #40]	; (80059c0 <HAL_RCC_OscConfig+0x274>)
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800599c:	f7ff fa5e 	bl	8004e5c <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059a2:	e00f      	b.n	80059c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a4:	f7ff fa5a 	bl	8004e5c <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d908      	bls.n	80059c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e140      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
 80059b6:	bf00      	nop
 80059b8:	40021000 	.word	0x40021000
 80059bc:	42420000 	.word	0x42420000
 80059c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059c4:	4b9e      	ldr	r3, [pc, #632]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 80059c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1e9      	bne.n	80059a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 80a6 	beq.w	8005b2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059de:	2300      	movs	r3, #0
 80059e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059e2:	4b97      	ldr	r3, [pc, #604]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10d      	bne.n	8005a0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ee:	4b94      	ldr	r3, [pc, #592]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	4a93      	ldr	r2, [pc, #588]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 80059f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059f8:	61d3      	str	r3, [r2, #28]
 80059fa:	4b91      	ldr	r3, [pc, #580]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a02:	60bb      	str	r3, [r7, #8]
 8005a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a06:	2301      	movs	r3, #1
 8005a08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a0a:	4b8e      	ldr	r3, [pc, #568]	; (8005c44 <HAL_RCC_OscConfig+0x4f8>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d118      	bne.n	8005a48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a16:	4b8b      	ldr	r3, [pc, #556]	; (8005c44 <HAL_RCC_OscConfig+0x4f8>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a8a      	ldr	r2, [pc, #552]	; (8005c44 <HAL_RCC_OscConfig+0x4f8>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a22:	f7ff fa1b 	bl	8004e5c <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a2a:	f7ff fa17 	bl	8004e5c <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b64      	cmp	r3, #100	; 0x64
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e0fd      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a3c:	4b81      	ldr	r3, [pc, #516]	; (8005c44 <HAL_RCC_OscConfig+0x4f8>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0f0      	beq.n	8005a2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d106      	bne.n	8005a5e <HAL_RCC_OscConfig+0x312>
 8005a50:	4b7b      	ldr	r3, [pc, #492]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a52:	6a1b      	ldr	r3, [r3, #32]
 8005a54:	4a7a      	ldr	r2, [pc, #488]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a56:	f043 0301 	orr.w	r3, r3, #1
 8005a5a:	6213      	str	r3, [r2, #32]
 8005a5c:	e02d      	b.n	8005aba <HAL_RCC_OscConfig+0x36e>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10c      	bne.n	8005a80 <HAL_RCC_OscConfig+0x334>
 8005a66:	4b76      	ldr	r3, [pc, #472]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	4a75      	ldr	r2, [pc, #468]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a6c:	f023 0301 	bic.w	r3, r3, #1
 8005a70:	6213      	str	r3, [r2, #32]
 8005a72:	4b73      	ldr	r3, [pc, #460]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	4a72      	ldr	r2, [pc, #456]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a78:	f023 0304 	bic.w	r3, r3, #4
 8005a7c:	6213      	str	r3, [r2, #32]
 8005a7e:	e01c      	b.n	8005aba <HAL_RCC_OscConfig+0x36e>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d10c      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x356>
 8005a88:	4b6d      	ldr	r3, [pc, #436]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	4a6c      	ldr	r2, [pc, #432]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a8e:	f043 0304 	orr.w	r3, r3, #4
 8005a92:	6213      	str	r3, [r2, #32]
 8005a94:	4b6a      	ldr	r3, [pc, #424]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	4a69      	ldr	r2, [pc, #420]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005a9a:	f043 0301 	orr.w	r3, r3, #1
 8005a9e:	6213      	str	r3, [r2, #32]
 8005aa0:	e00b      	b.n	8005aba <HAL_RCC_OscConfig+0x36e>
 8005aa2:	4b67      	ldr	r3, [pc, #412]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	4a66      	ldr	r2, [pc, #408]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	6213      	str	r3, [r2, #32]
 8005aae:	4b64      	ldr	r3, [pc, #400]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	4a63      	ldr	r2, [pc, #396]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005ab4:	f023 0304 	bic.w	r3, r3, #4
 8005ab8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d015      	beq.n	8005aee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ac2:	f7ff f9cb 	bl	8004e5c <HAL_GetTick>
 8005ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac8:	e00a      	b.n	8005ae0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aca:	f7ff f9c7 	bl	8004e5c <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d901      	bls.n	8005ae0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e0ab      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae0:	4b57      	ldr	r3, [pc, #348]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	f003 0302 	and.w	r3, r3, #2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0ee      	beq.n	8005aca <HAL_RCC_OscConfig+0x37e>
 8005aec:	e014      	b.n	8005b18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aee:	f7ff f9b5 	bl	8004e5c <HAL_GetTick>
 8005af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005af4:	e00a      	b.n	8005b0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005af6:	f7ff f9b1 	bl	8004e5c <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e095      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b0c:	4b4c      	ldr	r3, [pc, #304]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1ee      	bne.n	8005af6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b18:	7dfb      	ldrb	r3, [r7, #23]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d105      	bne.n	8005b2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b1e:	4b48      	ldr	r3, [pc, #288]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	4a47      	ldr	r2, [pc, #284]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8081 	beq.w	8005c36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b34:	4b42      	ldr	r3, [pc, #264]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f003 030c 	and.w	r3, r3, #12
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d061      	beq.n	8005c04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	69db      	ldr	r3, [r3, #28]
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d146      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b48:	4b3f      	ldr	r3, [pc, #252]	; (8005c48 <HAL_RCC_OscConfig+0x4fc>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4e:	f7ff f985 	bl	8004e5c <HAL_GetTick>
 8005b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b54:	e008      	b.n	8005b68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b56:	f7ff f981 	bl	8004e5c <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e067      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b68:	4b35      	ldr	r3, [pc, #212]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1f0      	bne.n	8005b56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b7c:	d108      	bne.n	8005b90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005b7e:	4b30      	ldr	r3, [pc, #192]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	492d      	ldr	r1, [pc, #180]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b90:	4b2b      	ldr	r3, [pc, #172]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a19      	ldr	r1, [r3, #32]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba0:	430b      	orrs	r3, r1
 8005ba2:	4927      	ldr	r1, [pc, #156]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ba8:	4b27      	ldr	r3, [pc, #156]	; (8005c48 <HAL_RCC_OscConfig+0x4fc>)
 8005baa:	2201      	movs	r2, #1
 8005bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bae:	f7ff f955 	bl	8004e5c <HAL_GetTick>
 8005bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bb4:	e008      	b.n	8005bc8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb6:	f7ff f951 	bl	8004e5c <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e037      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bc8:	4b1d      	ldr	r3, [pc, #116]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0f0      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x46a>
 8005bd4:	e02f      	b.n	8005c36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bd6:	4b1c      	ldr	r3, [pc, #112]	; (8005c48 <HAL_RCC_OscConfig+0x4fc>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bdc:	f7ff f93e 	bl	8004e5c <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be4:	f7ff f93a 	bl	8004e5c <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e020      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bf6:	4b12      	ldr	r3, [pc, #72]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0x498>
 8005c02:	e018      	b.n	8005c36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d101      	bne.n	8005c10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e013      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c10:	4b0b      	ldr	r3, [pc, #44]	; (8005c40 <HAL_RCC_OscConfig+0x4f4>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a1b      	ldr	r3, [r3, #32]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d106      	bne.n	8005c32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d001      	beq.n	8005c36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e000      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40021000 	.word	0x40021000
 8005c44:	40007000 	.word	0x40007000
 8005c48:	42420060 	.word	0x42420060

08005c4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e0d0      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c60:	4b6a      	ldr	r3, [pc, #424]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d910      	bls.n	8005c90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c6e:	4b67      	ldr	r3, [pc, #412]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f023 0207 	bic.w	r2, r3, #7
 8005c76:	4965      	ldr	r1, [pc, #404]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c7e:	4b63      	ldr	r3, [pc, #396]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0307 	and.w	r3, r3, #7
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e0b8      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d020      	beq.n	8005cde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ca8:	4b59      	ldr	r3, [pc, #356]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	4a58      	ldr	r2, [pc, #352]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005cb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cc0:	4b53      	ldr	r3, [pc, #332]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4a52      	ldr	r2, [pc, #328]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005cca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ccc:	4b50      	ldr	r3, [pc, #320]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	494d      	ldr	r1, [pc, #308]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d040      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d107      	bne.n	8005d02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf2:	4b47      	ldr	r3, [pc, #284]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d115      	bne.n	8005d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e07f      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d107      	bne.n	8005d1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d0a:	4b41      	ldr	r3, [pc, #260]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d109      	bne.n	8005d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e073      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d1a:	4b3d      	ldr	r3, [pc, #244]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e06b      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d2a:	4b39      	ldr	r3, [pc, #228]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f023 0203 	bic.w	r2, r3, #3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	4936      	ldr	r1, [pc, #216]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d3c:	f7ff f88e 	bl	8004e5c <HAL_GetTick>
 8005d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d42:	e00a      	b.n	8005d5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d44:	f7ff f88a 	bl	8004e5c <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e053      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d5a:	4b2d      	ldr	r3, [pc, #180]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f003 020c 	and.w	r2, r3, #12
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d1eb      	bne.n	8005d44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d6c:	4b27      	ldr	r3, [pc, #156]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0307 	and.w	r3, r3, #7
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d210      	bcs.n	8005d9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d7a:	4b24      	ldr	r3, [pc, #144]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f023 0207 	bic.w	r2, r3, #7
 8005d82:	4922      	ldr	r1, [pc, #136]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8a:	4b20      	ldr	r3, [pc, #128]	; (8005e0c <HAL_RCC_ClockConfig+0x1c0>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0307 	and.w	r3, r3, #7
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d001      	beq.n	8005d9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e032      	b.n	8005e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d008      	beq.n	8005dba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005da8:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	4916      	ldr	r1, [pc, #88]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0308 	and.w	r3, r3, #8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d009      	beq.n	8005dda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005dc6:	4b12      	ldr	r3, [pc, #72]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	490e      	ldr	r1, [pc, #56]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005dda:	f000 f821 	bl	8005e20 <HAL_RCC_GetSysClockFreq>
 8005dde:	4602      	mov	r2, r0
 8005de0:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCC_ClockConfig+0x1c4>)
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	091b      	lsrs	r3, r3, #4
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	490a      	ldr	r1, [pc, #40]	; (8005e14 <HAL_RCC_ClockConfig+0x1c8>)
 8005dec:	5ccb      	ldrb	r3, [r1, r3]
 8005dee:	fa22 f303 	lsr.w	r3, r2, r3
 8005df2:	4a09      	ldr	r2, [pc, #36]	; (8005e18 <HAL_RCC_ClockConfig+0x1cc>)
 8005df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005df6:	4b09      	ldr	r3, [pc, #36]	; (8005e1c <HAL_RCC_ClockConfig+0x1d0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fe ffec 	bl	8004dd8 <HAL_InitTick>

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40022000 	.word	0x40022000
 8005e10:	40021000 	.word	0x40021000
 8005e14:	0800d998 	.word	0x0800d998
 8005e18:	20000064 	.word	0x20000064
 8005e1c:	20000080 	.word	0x20000080

08005e20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e20:	b490      	push	{r4, r7}
 8005e22:	b08a      	sub	sp, #40	; 0x28
 8005e24:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005e26:	4b2a      	ldr	r3, [pc, #168]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005e28:	1d3c      	adds	r4, r7, #4
 8005e2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005e2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005e30:	f240 2301 	movw	r3, #513	; 0x201
 8005e34:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	61fb      	str	r3, [r7, #28]
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	61bb      	str	r3, [r7, #24]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	627b      	str	r3, [r7, #36]	; 0x24
 8005e42:	2300      	movs	r3, #0
 8005e44:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005e46:	2300      	movs	r3, #0
 8005e48:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e4a:	4b22      	ldr	r3, [pc, #136]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	f003 030c 	and.w	r3, r3, #12
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	d002      	beq.n	8005e60 <HAL_RCC_GetSysClockFreq+0x40>
 8005e5a:	2b08      	cmp	r3, #8
 8005e5c:	d003      	beq.n	8005e66 <HAL_RCC_GetSysClockFreq+0x46>
 8005e5e:	e02d      	b.n	8005ebc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e60:	4b1d      	ldr	r3, [pc, #116]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e62:	623b      	str	r3, [r7, #32]
      break;
 8005e64:	e02d      	b.n	8005ec2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	0c9b      	lsrs	r3, r3, #18
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e72:	4413      	add	r3, r2
 8005e74:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005e78:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d013      	beq.n	8005eac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005e84:	4b13      	ldr	r3, [pc, #76]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	0c5b      	lsrs	r3, r3, #17
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e92:	4413      	add	r3, r2
 8005e94:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005e98:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	4a0e      	ldr	r2, [pc, #56]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e9e:	fb02 f203 	mul.w	r2, r2, r3
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eaa:	e004      	b.n	8005eb6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	4a0b      	ldr	r2, [pc, #44]	; (8005edc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005eb0:	fb02 f303 	mul.w	r3, r2, r3
 8005eb4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb8:	623b      	str	r3, [r7, #32]
      break;
 8005eba:	e002      	b.n	8005ec2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ebc:	4b06      	ldr	r3, [pc, #24]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ebe:	623b      	str	r3, [r7, #32]
      break;
 8005ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ec2:	6a3b      	ldr	r3, [r7, #32]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3728      	adds	r7, #40	; 0x28
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc90      	pop	{r4, r7}
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	0800d980 	.word	0x0800d980
 8005ed4:	40021000 	.word	0x40021000
 8005ed8:	007a1200 	.word	0x007a1200
 8005edc:	003d0900 	.word	0x003d0900

08005ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ee4:	4b02      	ldr	r3, [pc, #8]	; (8005ef0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr
 8005ef0:	20000064 	.word	0x20000064

08005ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ef8:	f7ff fff2 	bl	8005ee0 <HAL_RCC_GetHCLKFreq>
 8005efc:	4602      	mov	r2, r0
 8005efe:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	0a1b      	lsrs	r3, r3, #8
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	4903      	ldr	r1, [pc, #12]	; (8005f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f0a:	5ccb      	ldrb	r3, [r1, r3]
 8005f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	40021000 	.word	0x40021000
 8005f18:	0800d9a8 	.word	0x0800d9a8

08005f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f20:	f7ff ffde 	bl	8005ee0 <HAL_RCC_GetHCLKFreq>
 8005f24:	4602      	mov	r2, r0
 8005f26:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	0adb      	lsrs	r3, r3, #11
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	4903      	ldr	r1, [pc, #12]	; (8005f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f32:	5ccb      	ldrb	r3, [r1, r3]
 8005f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40021000 	.word	0x40021000
 8005f40:	0800d9a8 	.word	0x0800d9a8

08005f44 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f4c:	4b0a      	ldr	r3, [pc, #40]	; (8005f78 <RCC_Delay+0x34>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a0a      	ldr	r2, [pc, #40]	; (8005f7c <RCC_Delay+0x38>)
 8005f52:	fba2 2303 	umull	r2, r3, r2, r3
 8005f56:	0a5b      	lsrs	r3, r3, #9
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	fb02 f303 	mul.w	r3, r2, r3
 8005f5e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005f60:	bf00      	nop
  }
  while (Delay --);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	1e5a      	subs	r2, r3, #1
 8005f66:	60fa      	str	r2, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1f9      	bne.n	8005f60 <RCC_Delay+0x1c>
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	20000064 	.word	0x20000064
 8005f7c:	10624dd3 	.word	0x10624dd3

08005f80 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bc80      	pop	{r7}
 8005f90:	4770      	bx	lr

08005f92 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b08a      	sub	sp, #40	; 0x28
 8005f96:	af02      	add	r7, sp, #8
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	603b      	str	r3, [r7, #0]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_SPI_Transmit+0x26>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e148      	b.n	800624a <HAL_SPI_Transmit+0x2b8>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc0:	f7fe ff4c 	bl	8004e5c <HAL_GetTick>
 8005fc4:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d002      	beq.n	8005fd8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fd6:	e12f      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d002      	beq.n	8005fe4 <HAL_SPI_Transmit+0x52>
 8005fde:	88fb      	ldrh	r3, [r7, #6]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d102      	bne.n	8005fea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fe8:	e126      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2203      	movs	r2, #3
 8005fee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	88fa      	ldrh	r2, [r7, #6]
 8006002:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	88fa      	ldrh	r2, [r7, #6]
 8006008:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006030:	d107      	bne.n	8006042 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006040:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800604a:	d110      	bne.n	800606e <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6819      	ldr	r1, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800605a:	400b      	ands	r3, r1
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800606c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006078:	2b40      	cmp	r3, #64	; 0x40
 800607a:	d007      	beq.n	800608c <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800608a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006094:	d147      	bne.n	8006126 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d004      	beq.n	80060a8 <HAL_SPI_Transmit+0x116>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d138      	bne.n	800611a <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	881a      	ldrh	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	3302      	adds	r3, #2
 80060b6:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060bc:	b29b      	uxth	r3, r3
 80060be:	3b01      	subs	r3, #1
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060c6:	e028      	b.n	800611a <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d10f      	bne.n	80060f6 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	881a      	ldrh	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	3302      	adds	r3, #2
 80060e4:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	86da      	strh	r2, [r3, #54]	; 0x36
 80060f4:	e011      	b.n	800611a <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d00b      	beq.n	8006114 <HAL_SPI_Transmit+0x182>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006102:	d00a      	beq.n	800611a <HAL_SPI_Transmit+0x188>
 8006104:	f7fe feaa 	bl	8004e5c <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d802      	bhi.n	800611a <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006118:	e08e      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611e:	b29b      	uxth	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1d1      	bne.n	80060c8 <HAL_SPI_Transmit+0x136>
 8006124:	e048      	b.n	80061b8 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d004      	beq.n	8006138 <HAL_SPI_Transmit+0x1a6>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006132:	b29b      	uxth	r3, r3
 8006134:	2b01      	cmp	r3, #1
 8006136:	d13a      	bne.n	80061ae <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	330c      	adds	r3, #12
 800613e:	68ba      	ldr	r2, [r7, #8]
 8006140:	7812      	ldrb	r2, [r2, #0]
 8006142:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	3301      	adds	r3, #1
 8006148:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800614e:	b29b      	uxth	r3, r3
 8006150:	3b01      	subs	r3, #1
 8006152:	b29a      	uxth	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006158:	e029      	b.n	80061ae <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b02      	cmp	r3, #2
 8006166:	d110      	bne.n	800618a <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	330c      	adds	r3, #12
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	7812      	ldrb	r2, [r2, #0]
 8006172:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	3301      	adds	r3, #1
 8006178:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	86da      	strh	r2, [r3, #54]	; 0x36
 8006188:	e011      	b.n	80061ae <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00b      	beq.n	80061a8 <HAL_SPI_Transmit+0x216>
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006196:	d00a      	beq.n	80061ae <HAL_SPI_Transmit+0x21c>
 8006198:	f7fe fe60 	bl	8004e5c <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d802      	bhi.n	80061ae <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061ac:	e044      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1d0      	bne.n	800615a <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2201      	movs	r2, #1
 80061c0:	2102      	movs	r1, #2
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 f845 	bl	8006252 <SPI_WaitFlagStateUntilTimeout>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d002      	beq.n	80061d4 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80061d2:	e031      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f000 f8a3 	bl	8006324 <SPI_CheckFlag_BSY>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2220      	movs	r2, #32
 80061ec:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80061ee:	e023      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10a      	bne.n	800620e <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061f8:	2300      	movs	r3, #0
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006216:	d107      	bne.n	8006228 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006226:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	77fb      	strb	r3, [r7, #31]
 8006234:	e000      	b.n	8006238 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8006236:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006248:	7ffb      	ldrb	r3, [r7, #31]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3720      	adds	r7, #32
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b084      	sub	sp, #16
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	607a      	str	r2, [r7, #4]
 800625e:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006260:	e04d      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006268:	d049      	beq.n	80062fe <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d007      	beq.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8006270:	f7fe fdf4 	bl	8004e5c <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	429a      	cmp	r2, r3
 800627e:	d83e      	bhi.n	80062fe <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800628e:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006298:	d111      	bne.n	80062be <SPI_WaitFlagStateUntilTimeout+0x6c>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062a2:	d004      	beq.n	80062ae <SPI_WaitFlagStateUntilTimeout+0x5c>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ac:	d107      	bne.n	80062be <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062c6:	d110      	bne.n	80062ea <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6819      	ldr	r1, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80062d6:	400b      	ands	r3, r1
 80062d8:	6013      	str	r3, [r2, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e00e      	b.n	800631c <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	4013      	ands	r3, r2
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	429a      	cmp	r2, r3
 800630c:	d101      	bne.n	8006312 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800630e:	2201      	movs	r2, #1
 8006310:	e000      	b.n	8006314 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8006312:	2200      	movs	r2, #0
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	429a      	cmp	r2, r3
 8006318:	d1a3      	bne.n	8006262 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af02      	add	r7, sp, #8
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2200      	movs	r2, #0
 8006338:	2180      	movs	r1, #128	; 0x80
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f7ff ff89 	bl	8006252 <SPI_WaitFlagStateUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d007      	beq.n	8006356 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800634a:	f043 0220 	orr.w	r2, r3, #32
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006352:	2303      	movs	r3, #3
 8006354:	e000      	b.n	8006358 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3710      	adds	r7, #16
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d101      	bne.n	8006372 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e057      	b.n	8006422 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d102      	bne.n	8006384 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7ff fdfe 	bl	8005f80 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	431a      	orrs	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	431a      	orrs	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	431a      	orrs	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063c0:	431a      	orrs	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	431a      	orrs	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	ea42 0103 	orr.w	r1, r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	430a      	orrs	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	0c1b      	lsrs	r3, r3, #16
 80063e2:	f003 0104 	and.w	r1, r3, #4
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063fa:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	69da      	ldr	r2, [r3, #28]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800640a:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 800640c:	4b07      	ldr	r3, [pc, #28]	; (800642c <HAL_SPI_Init+0xcc>)
 800640e:	2200      	movs	r2, #0
 8006410:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3708      	adds	r7, #8
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	2000102c 	.word	0x2000102c

08006430 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e01d      	b.n	800647e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f815 	bl	8006486 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	4619      	mov	r1, r3
 800646e:	4610      	mov	r0, r2
 8006470:	f000 f836 	bl	80064e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006486:	b480      	push	{r7}
 8006488:	b083      	sub	sp, #12
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800648e:	bf00      	nop
 8006490:	370c      	adds	r7, #12
 8006492:	46bd      	mov	sp, r7
 8006494:	bc80      	pop	{r7}
 8006496:	4770      	bx	lr

08006498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0201 	orr.w	r2, r2, #1
 80064ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 0307 	and.w	r3, r3, #7
 80064ba:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2b06      	cmp	r3, #6
 80064c0:	d007      	beq.n	80064d2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f042 0201 	orr.w	r2, r2, #1
 80064d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3714      	adds	r7, #20
 80064d8:	46bd      	mov	sp, r7
 80064da:	bc80      	pop	{r7}
 80064dc:	4770      	bx	lr
	...

080064e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a29      	ldr	r2, [pc, #164]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00b      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fe:	d007      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a25      	ldr	r2, [pc, #148]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d108      	bne.n	8006522 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a1c      	ldr	r2, [pc, #112]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d00b      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006530:	d007      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a19      	ldr	r2, [pc, #100]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d003      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a18      	ldr	r2, [pc, #96]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d108      	bne.n	8006554 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4313      	orrs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689a      	ldr	r2, [r3, #8]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a07      	ldr	r2, [pc, #28]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d103      	bne.n	8006588 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	615a      	str	r2, [r3, #20]
}
 800658e:	bf00      	nop
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr
 8006598:	40012c00 	.word	0x40012c00
 800659c:	40000400 	.word	0x40000400
 80065a0:	40000800 	.word	0x40000800

080065a4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e03f      	b.n	8006636 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fd fa16 	bl	80039fc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2224      	movs	r2, #36	; 0x24
 80065d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065e6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 fae3 	bl	8006bb4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695a      	ldr	r2, [r3, #20]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800660c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800661c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2220      	movs	r2, #32
 8006628:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3708      	adds	r7, #8
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800663e:	b480      	push	{r7}
 8006640:	b085      	sub	sp, #20
 8006642:	af00      	add	r7, sp, #0
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	60b9      	str	r1, [r7, #8]
 8006648:	4613      	mov	r3, r2
 800664a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2b20      	cmp	r3, #32
 8006656:	d130      	bne.n	80066ba <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d002      	beq.n	8006664 <HAL_UART_Transmit_IT+0x26>
 800665e:	88fb      	ldrh	r3, [r7, #6]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e029      	b.n	80066bc <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800666e:	2b01      	cmp	r3, #1
 8006670:	d101      	bne.n	8006676 <HAL_UART_Transmit_IT+0x38>
 8006672:	2302      	movs	r3, #2
 8006674:	e022      	b.n	80066bc <HAL_UART_Transmit_IT+0x7e>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	88fa      	ldrh	r2, [r7, #6]
 8006688:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	88fa      	ldrh	r2, [r7, #6]
 800668e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2221      	movs	r2, #33	; 0x21
 800669a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80066b6:	2300      	movs	r3, #0
 80066b8:	e000      	b.n	80066bc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80066ba:	2302      	movs	r3, #2
  }
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc80      	pop	{r7}
 80066c4:	4770      	bx	lr

080066c6 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b085      	sub	sp, #20
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	60f8      	str	r0, [r7, #12]
 80066ce:	60b9      	str	r1, [r7, #8]
 80066d0:	4613      	mov	r3, r2
 80066d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b20      	cmp	r3, #32
 80066de:	d140      	bne.n	8006762 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <HAL_UART_Receive_IT+0x26>
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e039      	b.n	8006764 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_UART_Receive_IT+0x38>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e032      	b.n	8006764 <HAL_UART_Receive_IT+0x9e>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	68ba      	ldr	r2, [r7, #8]
 800670a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	88fa      	ldrh	r2, [r7, #6]
 8006710:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2222      	movs	r2, #34	; 0x22
 8006722:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68da      	ldr	r2, [r3, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800673c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	695a      	ldr	r2, [r3, #20]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f042 0201 	orr.w	r2, r2, #1
 800674c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f042 0220 	orr.w	r2, r2, #32
 800675c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800675e:	2300      	movs	r3, #0
 8006760:	e000      	b.n	8006764 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006762:	2302      	movs	r3, #2
  }
}
 8006764:	4618      	mov	r0, r3
 8006766:	3714      	adds	r7, #20
 8006768:	46bd      	mov	sp, r7
 800676a:	bc80      	pop	{r7}
 800676c:	4770      	bx	lr
	...

08006770 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006790:	2300      	movs	r3, #0
 8006792:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006794:	2300      	movs	r3, #0
 8006796:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f003 030f 	and.w	r3, r3, #15
 800679e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10d      	bne.n	80067c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	f003 0320 	and.w	r3, r3, #32
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d008      	beq.n	80067c2 <HAL_UART_IRQHandler+0x52>
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	f003 0320 	and.w	r3, r3, #32
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f979 	bl	8006ab2 <UART_Receive_IT>
      return;
 80067c0:	e0cb      	b.n	800695a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 80ab 	beq.w	8006920 <HAL_UART_IRQHandler+0x1b0>
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d105      	bne.n	80067e0 <HAL_UART_IRQHandler+0x70>
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f000 80a0 	beq.w	8006920 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <HAL_UART_IRQHandler+0x90>
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d005      	beq.n	8006800 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f8:	f043 0201 	orr.w	r2, r3, #1
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <HAL_UART_IRQHandler+0xb0>
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b00      	cmp	r3, #0
 8006812:	d005      	beq.n	8006820 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006818:	f043 0202 	orr.w	r2, r3, #2
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <HAL_UART_IRQHandler+0xd0>
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d005      	beq.n	8006840 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006838:	f043 0204 	orr.w	r2, r3, #4
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	f003 0308 	and.w	r3, r3, #8
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <HAL_UART_IRQHandler+0xf0>
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d005      	beq.n	8006860 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006858:	f043 0208 	orr.w	r2, r3, #8
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006864:	2b00      	cmp	r3, #0
 8006866:	d077      	beq.n	8006958 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b00      	cmp	r3, #0
 8006870:	d007      	beq.n	8006882 <HAL_UART_IRQHandler+0x112>
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	f003 0320 	and.w	r3, r3, #32
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 f918 	bl	8006ab2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688c:	2b00      	cmp	r3, #0
 800688e:	bf14      	ite	ne
 8006890:	2301      	movne	r3, #1
 8006892:	2300      	moveq	r3, #0
 8006894:	b2db      	uxtb	r3, r3
 8006896:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d102      	bne.n	80068aa <HAL_UART_IRQHandler+0x13a>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d031      	beq.n	800690e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 f863 	bl	8006976 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d023      	beq.n	8006906 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	695a      	ldr	r2, [r3, #20]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d013      	beq.n	80068fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068da:	4a21      	ldr	r2, [pc, #132]	; (8006960 <HAL_UART_IRQHandler+0x1f0>)
 80068dc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e2:	4618      	mov	r0, r3
 80068e4:	f7fe fc02 	bl	80050ec <HAL_DMA_Abort_IT>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d016      	beq.n	800691c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80068f8:	4610      	mov	r0, r2
 80068fa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068fc:	e00e      	b.n	800691c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fd f93a 	bl	8003b78 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006904:	e00a      	b.n	800691c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fd f936 	bl	8003b78 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800690c:	e006      	b.n	800691c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7fd f932 	bl	8003b78 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800691a:	e01d      	b.n	8006958 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800691c:	bf00      	nop
    return;
 800691e:	e01b      	b.n	8006958 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006926:	2b00      	cmp	r3, #0
 8006928:	d008      	beq.n	800693c <HAL_UART_IRQHandler+0x1cc>
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006930:	2b00      	cmp	r3, #0
 8006932:	d003      	beq.n	800693c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f84f 	bl	80069d8 <UART_Transmit_IT>
    return;
 800693a:	e00e      	b.n	800695a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006942:	2b00      	cmp	r3, #0
 8006944:	d009      	beq.n	800695a <HAL_UART_IRQHandler+0x1ea>
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	d004      	beq.n	800695a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f896 	bl	8006a82 <UART_EndTransmit_IT>
    return;
 8006956:	e000      	b.n	800695a <HAL_UART_IRQHandler+0x1ea>
    return;
 8006958:	bf00      	nop
  }
}
 800695a:	3720      	adds	r7, #32
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	080069b1 	.word	0x080069b1

08006964 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr

08006976 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006976:	b480      	push	{r7}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800698c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	695a      	ldr	r2, [r3, #20]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0201 	bic.w	r2, r2, #1
 800699c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr

080069b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f7fd f8d4 	bl	8003b78 <HAL_UART_ErrorCallback>
}
 80069d0:	bf00      	nop
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b21      	cmp	r3, #33	; 0x21
 80069ea:	d144      	bne.n	8006a76 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069f4:	d11a      	bne.n	8006a2c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a0a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d105      	bne.n	8006a20 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	1c9a      	adds	r2, r3, #2
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	621a      	str	r2, [r3, #32]
 8006a1e:	e00e      	b.n	8006a3e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	1c5a      	adds	r2, r3, #1
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	621a      	str	r2, [r3, #32]
 8006a2a:	e008      	b.n	8006a3e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	1c59      	adds	r1, r3, #1
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	6211      	str	r1, [r2, #32]
 8006a36:	781a      	ldrb	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10f      	bne.n	8006a72 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	e000      	b.n	8006a78 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006a76:	2302      	movs	r3, #2
  }
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bc80      	pop	{r7}
 8006a80:	4770      	bx	lr

08006a82 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b082      	sub	sp, #8
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68da      	ldr	r2, [r3, #12]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a98:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2220      	movs	r2, #32
 8006a9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7ff ff5e 	bl	8006964 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3708      	adds	r7, #8
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b084      	sub	sp, #16
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b22      	cmp	r3, #34	; 0x22
 8006ac4:	d171      	bne.n	8006baa <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ace:	d123      	bne.n	8006b18 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10e      	bne.n	8006afc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af4:	1c9a      	adds	r2, r3, #2
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	629a      	str	r2, [r3, #40]	; 0x28
 8006afa:	e029      	b.n	8006b50 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b10:	1c5a      	adds	r2, r3, #1
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	629a      	str	r2, [r3, #40]	; 0x28
 8006b16:	e01b      	b.n	8006b50 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10a      	bne.n	8006b36 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6858      	ldr	r0, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2a:	1c59      	adds	r1, r3, #1
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6291      	str	r1, [r2, #40]	; 0x28
 8006b30:	b2c2      	uxtb	r2, r0
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	e00c      	b.n	8006b50 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	b2da      	uxtb	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b42:	1c58      	adds	r0, r3, #1
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	6288      	str	r0, [r1, #40]	; 0x28
 8006b48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b4c:	b2d2      	uxtb	r2, r2
 8006b4e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	3b01      	subs	r3, #1
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d120      	bne.n	8006ba6 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 0220 	bic.w	r2, r2, #32
 8006b72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b82:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	695a      	ldr	r2, [r3, #20]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f022 0201 	bic.w	r2, r2, #1
 8006b92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2220      	movs	r2, #32
 8006b98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7fc fedb 	bl	8003958 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	e002      	b.n	8006bac <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e000      	b.n	8006bac <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006baa:	2302      	movs	r3, #2
  }
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb4:	b5b0      	push	{r4, r5, r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	689a      	ldr	r2, [r3, #8]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	431a      	orrs	r2, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	695b      	ldr	r3, [r3, #20]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006bf6:	f023 030c 	bic.w	r3, r3, #12
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	68f9      	ldr	r1, [r7, #12]
 8006c00:	430b      	orrs	r3, r1
 8006c02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	430a      	orrs	r2, r1
 8006c18:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a6f      	ldr	r2, [pc, #444]	; (8006ddc <UART_SetConfig+0x228>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d16b      	bne.n	8006cfc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006c24:	f7ff f97a 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4413      	add	r3, r2
 8006c30:	009a      	lsls	r2, r3, #2
 8006c32:	441a      	add	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c3e:	4a68      	ldr	r2, [pc, #416]	; (8006de0 <UART_SetConfig+0x22c>)
 8006c40:	fba2 2303 	umull	r2, r3, r2, r3
 8006c44:	095b      	lsrs	r3, r3, #5
 8006c46:	011c      	lsls	r4, r3, #4
 8006c48:	f7ff f968 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	4613      	mov	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	009a      	lsls	r2, r3, #2
 8006c56:	441a      	add	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c62:	f7ff f95b 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8006c66:	4602      	mov	r2, r0
 8006c68:	4613      	mov	r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4413      	add	r3, r2
 8006c6e:	009a      	lsls	r2, r3, #2
 8006c70:	441a      	add	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c7c:	4a58      	ldr	r2, [pc, #352]	; (8006de0 <UART_SetConfig+0x22c>)
 8006c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c82:	095b      	lsrs	r3, r3, #5
 8006c84:	2264      	movs	r2, #100	; 0x64
 8006c86:	fb02 f303 	mul.w	r3, r2, r3
 8006c8a:	1aeb      	subs	r3, r5, r3
 8006c8c:	011b      	lsls	r3, r3, #4
 8006c8e:	3332      	adds	r3, #50	; 0x32
 8006c90:	4a53      	ldr	r2, [pc, #332]	; (8006de0 <UART_SetConfig+0x22c>)
 8006c92:	fba2 2303 	umull	r2, r3, r2, r3
 8006c96:	095b      	lsrs	r3, r3, #5
 8006c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c9c:	441c      	add	r4, r3
 8006c9e:	f7ff f93d 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4413      	add	r3, r2
 8006caa:	009a      	lsls	r2, r3, #2
 8006cac:	441a      	add	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	fbb2 f5f3 	udiv	r5, r2, r3
 8006cb8:	f7ff f930 	bl	8005f1c <HAL_RCC_GetPCLK2Freq>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009a      	lsls	r2, r3, #2
 8006cc6:	441a      	add	r2, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd2:	4a43      	ldr	r2, [pc, #268]	; (8006de0 <UART_SetConfig+0x22c>)
 8006cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd8:	095b      	lsrs	r3, r3, #5
 8006cda:	2264      	movs	r2, #100	; 0x64
 8006cdc:	fb02 f303 	mul.w	r3, r2, r3
 8006ce0:	1aeb      	subs	r3, r5, r3
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	3332      	adds	r3, #50	; 0x32
 8006ce6:	4a3e      	ldr	r2, [pc, #248]	; (8006de0 <UART_SetConfig+0x22c>)
 8006ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cec:	095b      	lsrs	r3, r3, #5
 8006cee:	f003 020f 	and.w	r2, r3, #15
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4422      	add	r2, r4
 8006cf8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006cfa:	e06a      	b.n	8006dd2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006cfc:	f7ff f8fa 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8006d00:	4602      	mov	r2, r0
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009a      	lsls	r2, r3, #2
 8006d0a:	441a      	add	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d16:	4a32      	ldr	r2, [pc, #200]	; (8006de0 <UART_SetConfig+0x22c>)
 8006d18:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1c:	095b      	lsrs	r3, r3, #5
 8006d1e:	011c      	lsls	r4, r3, #4
 8006d20:	f7ff f8e8 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8006d24:	4602      	mov	r2, r0
 8006d26:	4613      	mov	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	4413      	add	r3, r2
 8006d2c:	009a      	lsls	r2, r3, #2
 8006d2e:	441a      	add	r2, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d3a:	f7ff f8db 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	4613      	mov	r3, r2
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4413      	add	r3, r2
 8006d46:	009a      	lsls	r2, r3, #2
 8006d48:	441a      	add	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d54:	4a22      	ldr	r2, [pc, #136]	; (8006de0 <UART_SetConfig+0x22c>)
 8006d56:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5a:	095b      	lsrs	r3, r3, #5
 8006d5c:	2264      	movs	r2, #100	; 0x64
 8006d5e:	fb02 f303 	mul.w	r3, r2, r3
 8006d62:	1aeb      	subs	r3, r5, r3
 8006d64:	011b      	lsls	r3, r3, #4
 8006d66:	3332      	adds	r3, #50	; 0x32
 8006d68:	4a1d      	ldr	r2, [pc, #116]	; (8006de0 <UART_SetConfig+0x22c>)
 8006d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6e:	095b      	lsrs	r3, r3, #5
 8006d70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d74:	441c      	add	r4, r3
 8006d76:	f7ff f8bd 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	009a      	lsls	r2, r3, #2
 8006d84:	441a      	add	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d90:	f7ff f8b0 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8006d94:	4602      	mov	r2, r0
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009a      	lsls	r2, r3, #2
 8006d9e:	441a      	add	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006daa:	4a0d      	ldr	r2, [pc, #52]	; (8006de0 <UART_SetConfig+0x22c>)
 8006dac:	fba2 2303 	umull	r2, r3, r2, r3
 8006db0:	095b      	lsrs	r3, r3, #5
 8006db2:	2264      	movs	r2, #100	; 0x64
 8006db4:	fb02 f303 	mul.w	r3, r2, r3
 8006db8:	1aeb      	subs	r3, r5, r3
 8006dba:	011b      	lsls	r3, r3, #4
 8006dbc:	3332      	adds	r3, #50	; 0x32
 8006dbe:	4a08      	ldr	r2, [pc, #32]	; (8006de0 <UART_SetConfig+0x22c>)
 8006dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc4:	095b      	lsrs	r3, r3, #5
 8006dc6:	f003 020f 	and.w	r2, r3, #15
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4422      	add	r2, r4
 8006dd0:	609a      	str	r2, [r3, #8]
}
 8006dd2:	bf00      	nop
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40013800 	.word	0x40013800
 8006de0:	51eb851f 	.word	0x51eb851f

08006de4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006de4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006de6:	e003      	b.n	8006df0 <LoopCopyDataInit>

08006de8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006de8:	4b12      	ldr	r3, [pc, #72]	; (8006e34 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8006dea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006dec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006dee:	3104      	adds	r1, #4

08006df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006df0:	4811      	ldr	r0, [pc, #68]	; (8006e38 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8006df2:	4b12      	ldr	r3, [pc, #72]	; (8006e3c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006df4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006df6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006df8:	d3f6      	bcc.n	8006de8 <CopyDataInit>
  ldr r2, =_sbss
 8006dfa:	4a11      	ldr	r2, [pc, #68]	; (8006e40 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006dfc:	e002      	b.n	8006e04 <LoopFillZerobss>

08006dfe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006dfe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006e00:	f842 3b04 	str.w	r3, [r2], #4

08006e04 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006e04:	4b0f      	ldr	r3, [pc, #60]	; (8006e44 <LoopPaintStack+0x30>)
  cmp r2, r3
 8006e06:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006e08:	d3f9      	bcc.n	8006dfe <FillZerobss>

  ldr r3, =0x55555555
 8006e0a:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8006e0e:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8006e12:	4a0c      	ldr	r2, [pc, #48]	; (8006e44 <LoopPaintStack+0x30>)

08006e14 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8006e14:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8006e18:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8006e1a:	d1fb      	bne.n	8006e14 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006e1c:	f7fd f848 	bl	8003eb0 <SystemInit>
    bl  SystemCoreClockUpdate
 8006e20:	f7fd f87a 	bl	8003f18 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006e24:	f7fb fe98 	bl	8002b58 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8006e28:	f000 f816 	bl	8006e58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006e2c:	f7fa f9de 	bl	80011ec <main>
  b Infinite_Loop
 8006e30:	f000 b80a 	b.w	8006e48 <Default_Handler>
  ldr r3, =_sidata
 8006e34:	0800ee98 	.word	0x0800ee98
  ldr r0, =_sdata
 8006e38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006e3c:	20000a38 	.word	0x20000a38
  ldr r2, =_sbss
 8006e40:	20000a38 	.word	0x20000a38
  ldr r3, = _ebss
 8006e44:	20001824 	.word	0x20001824

08006e48 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006e48:	e7fe      	b.n	8006e48 <Default_Handler>
	...

08006e4c <__errno>:
 8006e4c:	4b01      	ldr	r3, [pc, #4]	; (8006e54 <__errno+0x8>)
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	20000088 	.word	0x20000088

08006e58 <__libc_init_array>:
 8006e58:	b570      	push	{r4, r5, r6, lr}
 8006e5a:	2600      	movs	r6, #0
 8006e5c:	4d0c      	ldr	r5, [pc, #48]	; (8006e90 <__libc_init_array+0x38>)
 8006e5e:	4c0d      	ldr	r4, [pc, #52]	; (8006e94 <__libc_init_array+0x3c>)
 8006e60:	1b64      	subs	r4, r4, r5
 8006e62:	10a4      	asrs	r4, r4, #2
 8006e64:	42a6      	cmp	r6, r4
 8006e66:	d109      	bne.n	8006e7c <__libc_init_array+0x24>
 8006e68:	f006 f94e 	bl	800d108 <_init>
 8006e6c:	2600      	movs	r6, #0
 8006e6e:	4d0a      	ldr	r5, [pc, #40]	; (8006e98 <__libc_init_array+0x40>)
 8006e70:	4c0a      	ldr	r4, [pc, #40]	; (8006e9c <__libc_init_array+0x44>)
 8006e72:	1b64      	subs	r4, r4, r5
 8006e74:	10a4      	asrs	r4, r4, #2
 8006e76:	42a6      	cmp	r6, r4
 8006e78:	d105      	bne.n	8006e86 <__libc_init_array+0x2e>
 8006e7a:	bd70      	pop	{r4, r5, r6, pc}
 8006e7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e80:	4798      	blx	r3
 8006e82:	3601      	adds	r6, #1
 8006e84:	e7ee      	b.n	8006e64 <__libc_init_array+0xc>
 8006e86:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e8a:	4798      	blx	r3
 8006e8c:	3601      	adds	r6, #1
 8006e8e:	e7f2      	b.n	8006e76 <__libc_init_array+0x1e>
 8006e90:	0800ee8c 	.word	0x0800ee8c
 8006e94:	0800ee8c 	.word	0x0800ee8c
 8006e98:	0800ee8c 	.word	0x0800ee8c
 8006e9c:	0800ee94 	.word	0x0800ee94

08006ea0 <malloc>:
 8006ea0:	4b02      	ldr	r3, [pc, #8]	; (8006eac <malloc+0xc>)
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	6818      	ldr	r0, [r3, #0]
 8006ea6:	f000 b803 	b.w	8006eb0 <_malloc_r>
 8006eaa:	bf00      	nop
 8006eac:	20000088 	.word	0x20000088

08006eb0 <_malloc_r>:
 8006eb0:	f101 030b 	add.w	r3, r1, #11
 8006eb4:	2b16      	cmp	r3, #22
 8006eb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eba:	4605      	mov	r5, r0
 8006ebc:	d906      	bls.n	8006ecc <_malloc_r+0x1c>
 8006ebe:	f033 0707 	bics.w	r7, r3, #7
 8006ec2:	d504      	bpl.n	8006ece <_malloc_r+0x1e>
 8006ec4:	230c      	movs	r3, #12
 8006ec6:	602b      	str	r3, [r5, #0]
 8006ec8:	2400      	movs	r4, #0
 8006eca:	e1ae      	b.n	800722a <_malloc_r+0x37a>
 8006ecc:	2710      	movs	r7, #16
 8006ece:	42b9      	cmp	r1, r7
 8006ed0:	d8f8      	bhi.n	8006ec4 <_malloc_r+0x14>
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	f000 fa36 	bl	8007344 <__malloc_lock>
 8006ed8:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8006edc:	4ec3      	ldr	r6, [pc, #780]	; (80071ec <_malloc_r+0x33c>)
 8006ede:	d238      	bcs.n	8006f52 <_malloc_r+0xa2>
 8006ee0:	f107 0208 	add.w	r2, r7, #8
 8006ee4:	4432      	add	r2, r6
 8006ee6:	6854      	ldr	r4, [r2, #4]
 8006ee8:	f1a2 0108 	sub.w	r1, r2, #8
 8006eec:	428c      	cmp	r4, r1
 8006eee:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006ef2:	d102      	bne.n	8006efa <_malloc_r+0x4a>
 8006ef4:	68d4      	ldr	r4, [r2, #12]
 8006ef6:	42a2      	cmp	r2, r4
 8006ef8:	d010      	beq.n	8006f1c <_malloc_r+0x6c>
 8006efa:	6863      	ldr	r3, [r4, #4]
 8006efc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006f00:	f023 0303 	bic.w	r3, r3, #3
 8006f04:	60ca      	str	r2, [r1, #12]
 8006f06:	4423      	add	r3, r4
 8006f08:	6091      	str	r1, [r2, #8]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	f042 0201 	orr.w	r2, r2, #1
 8006f10:	605a      	str	r2, [r3, #4]
 8006f12:	4628      	mov	r0, r5
 8006f14:	f000 fa1c 	bl	8007350 <__malloc_unlock>
 8006f18:	3408      	adds	r4, #8
 8006f1a:	e186      	b.n	800722a <_malloc_r+0x37a>
 8006f1c:	3302      	adds	r3, #2
 8006f1e:	4ab4      	ldr	r2, [pc, #720]	; (80071f0 <_malloc_r+0x340>)
 8006f20:	6934      	ldr	r4, [r6, #16]
 8006f22:	4611      	mov	r1, r2
 8006f24:	4294      	cmp	r4, r2
 8006f26:	d077      	beq.n	8007018 <_malloc_r+0x168>
 8006f28:	6860      	ldr	r0, [r4, #4]
 8006f2a:	f020 0c03 	bic.w	ip, r0, #3
 8006f2e:	ebac 0007 	sub.w	r0, ip, r7
 8006f32:	280f      	cmp	r0, #15
 8006f34:	dd48      	ble.n	8006fc8 <_malloc_r+0x118>
 8006f36:	19e1      	adds	r1, r4, r7
 8006f38:	f040 0301 	orr.w	r3, r0, #1
 8006f3c:	f047 0701 	orr.w	r7, r7, #1
 8006f40:	6067      	str	r7, [r4, #4]
 8006f42:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006f46:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8006f4a:	604b      	str	r3, [r1, #4]
 8006f4c:	f844 000c 	str.w	r0, [r4, ip]
 8006f50:	e7df      	b.n	8006f12 <_malloc_r+0x62>
 8006f52:	0a7b      	lsrs	r3, r7, #9
 8006f54:	d02a      	beq.n	8006fac <_malloc_r+0xfc>
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	d812      	bhi.n	8006f80 <_malloc_r+0xd0>
 8006f5a:	09bb      	lsrs	r3, r7, #6
 8006f5c:	3338      	adds	r3, #56	; 0x38
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006f64:	6854      	ldr	r4, [r2, #4]
 8006f66:	f1a2 0c08 	sub.w	ip, r2, #8
 8006f6a:	4564      	cmp	r4, ip
 8006f6c:	d006      	beq.n	8006f7c <_malloc_r+0xcc>
 8006f6e:	6862      	ldr	r2, [r4, #4]
 8006f70:	f022 0203 	bic.w	r2, r2, #3
 8006f74:	1bd0      	subs	r0, r2, r7
 8006f76:	280f      	cmp	r0, #15
 8006f78:	dd1c      	ble.n	8006fb4 <_malloc_r+0x104>
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	e7ce      	b.n	8006f1e <_malloc_r+0x6e>
 8006f80:	2b14      	cmp	r3, #20
 8006f82:	d801      	bhi.n	8006f88 <_malloc_r+0xd8>
 8006f84:	335b      	adds	r3, #91	; 0x5b
 8006f86:	e7ea      	b.n	8006f5e <_malloc_r+0xae>
 8006f88:	2b54      	cmp	r3, #84	; 0x54
 8006f8a:	d802      	bhi.n	8006f92 <_malloc_r+0xe2>
 8006f8c:	0b3b      	lsrs	r3, r7, #12
 8006f8e:	336e      	adds	r3, #110	; 0x6e
 8006f90:	e7e5      	b.n	8006f5e <_malloc_r+0xae>
 8006f92:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006f96:	d802      	bhi.n	8006f9e <_malloc_r+0xee>
 8006f98:	0bfb      	lsrs	r3, r7, #15
 8006f9a:	3377      	adds	r3, #119	; 0x77
 8006f9c:	e7df      	b.n	8006f5e <_malloc_r+0xae>
 8006f9e:	f240 5254 	movw	r2, #1364	; 0x554
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d804      	bhi.n	8006fb0 <_malloc_r+0x100>
 8006fa6:	0cbb      	lsrs	r3, r7, #18
 8006fa8:	337c      	adds	r3, #124	; 0x7c
 8006faa:	e7d8      	b.n	8006f5e <_malloc_r+0xae>
 8006fac:	233f      	movs	r3, #63	; 0x3f
 8006fae:	e7d6      	b.n	8006f5e <_malloc_r+0xae>
 8006fb0:	237e      	movs	r3, #126	; 0x7e
 8006fb2:	e7d4      	b.n	8006f5e <_malloc_r+0xae>
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	68e1      	ldr	r1, [r4, #12]
 8006fb8:	db04      	blt.n	8006fc4 <_malloc_r+0x114>
 8006fba:	68a3      	ldr	r3, [r4, #8]
 8006fbc:	60d9      	str	r1, [r3, #12]
 8006fbe:	608b      	str	r3, [r1, #8]
 8006fc0:	18a3      	adds	r3, r4, r2
 8006fc2:	e7a2      	b.n	8006f0a <_malloc_r+0x5a>
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	e7d0      	b.n	8006f6a <_malloc_r+0xba>
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006fce:	db07      	blt.n	8006fe0 <_malloc_r+0x130>
 8006fd0:	44a4      	add	ip, r4
 8006fd2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006fd6:	f043 0301 	orr.w	r3, r3, #1
 8006fda:	f8cc 3004 	str.w	r3, [ip, #4]
 8006fde:	e798      	b.n	8006f12 <_malloc_r+0x62>
 8006fe0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8006fe4:	6870      	ldr	r0, [r6, #4]
 8006fe6:	f080 809e 	bcs.w	8007126 <_malloc_r+0x276>
 8006fea:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006fee:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006ff2:	f04f 0c01 	mov.w	ip, #1
 8006ff6:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006ffa:	ea4c 0000 	orr.w	r0, ip, r0
 8006ffe:	3201      	adds	r2, #1
 8007000:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007004:	6070      	str	r0, [r6, #4]
 8007006:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800700a:	3808      	subs	r0, #8
 800700c:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007010:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007014:	f8cc 400c 	str.w	r4, [ip, #12]
 8007018:	2001      	movs	r0, #1
 800701a:	109a      	asrs	r2, r3, #2
 800701c:	fa00 f202 	lsl.w	r2, r0, r2
 8007020:	6870      	ldr	r0, [r6, #4]
 8007022:	4290      	cmp	r0, r2
 8007024:	d326      	bcc.n	8007074 <_malloc_r+0x1c4>
 8007026:	4210      	tst	r0, r2
 8007028:	d106      	bne.n	8007038 <_malloc_r+0x188>
 800702a:	f023 0303 	bic.w	r3, r3, #3
 800702e:	0052      	lsls	r2, r2, #1
 8007030:	4210      	tst	r0, r2
 8007032:	f103 0304 	add.w	r3, r3, #4
 8007036:	d0fa      	beq.n	800702e <_malloc_r+0x17e>
 8007038:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800703c:	46c1      	mov	r9, r8
 800703e:	469e      	mov	lr, r3
 8007040:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007044:	454c      	cmp	r4, r9
 8007046:	f040 80b3 	bne.w	80071b0 <_malloc_r+0x300>
 800704a:	f10e 0e01 	add.w	lr, lr, #1
 800704e:	f01e 0f03 	tst.w	lr, #3
 8007052:	f109 0908 	add.w	r9, r9, #8
 8007056:	d1f3      	bne.n	8007040 <_malloc_r+0x190>
 8007058:	0798      	lsls	r0, r3, #30
 800705a:	f040 80ec 	bne.w	8007236 <_malloc_r+0x386>
 800705e:	6873      	ldr	r3, [r6, #4]
 8007060:	ea23 0302 	bic.w	r3, r3, r2
 8007064:	6073      	str	r3, [r6, #4]
 8007066:	6870      	ldr	r0, [r6, #4]
 8007068:	0052      	lsls	r2, r2, #1
 800706a:	4290      	cmp	r0, r2
 800706c:	d302      	bcc.n	8007074 <_malloc_r+0x1c4>
 800706e:	2a00      	cmp	r2, #0
 8007070:	f040 80ed 	bne.w	800724e <_malloc_r+0x39e>
 8007074:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8007078:	f8db 1004 	ldr.w	r1, [fp, #4]
 800707c:	f021 0903 	bic.w	r9, r1, #3
 8007080:	45b9      	cmp	r9, r7
 8007082:	d304      	bcc.n	800708e <_malloc_r+0x1de>
 8007084:	eba9 0207 	sub.w	r2, r9, r7
 8007088:	2a0f      	cmp	r2, #15
 800708a:	f300 8148 	bgt.w	800731e <_malloc_r+0x46e>
 800708e:	4a59      	ldr	r2, [pc, #356]	; (80071f4 <_malloc_r+0x344>)
 8007090:	eb0b 0309 	add.w	r3, fp, r9
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	2008      	movs	r0, #8
 8007098:	3110      	adds	r1, #16
 800709a:	4439      	add	r1, r7
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	9100      	str	r1, [sp, #0]
 80070a0:	f001 fc50 	bl	8008944 <sysconf>
 80070a4:	e9dd 1300 	ldrd	r1, r3, [sp]
 80070a8:	4680      	mov	r8, r0
 80070aa:	4a53      	ldr	r2, [pc, #332]	; (80071f8 <_malloc_r+0x348>)
 80070ac:	6810      	ldr	r0, [r2, #0]
 80070ae:	3001      	adds	r0, #1
 80070b0:	bf1f      	itttt	ne
 80070b2:	f101 31ff 	addne.w	r1, r1, #4294967295
 80070b6:	4441      	addne	r1, r8
 80070b8:	f1c8 0000 	rsbne	r0, r8, #0
 80070bc:	4001      	andne	r1, r0
 80070be:	4628      	mov	r0, r5
 80070c0:	e9cd 1300 	strd	r1, r3, [sp]
 80070c4:	f7fb fde4 	bl	8002c90 <_sbrk_r>
 80070c8:	1c42      	adds	r2, r0, #1
 80070ca:	4604      	mov	r4, r0
 80070cc:	f000 80fb 	beq.w	80072c6 <_malloc_r+0x416>
 80070d0:	9b01      	ldr	r3, [sp, #4]
 80070d2:	9900      	ldr	r1, [sp, #0]
 80070d4:	4283      	cmp	r3, r0
 80070d6:	4a48      	ldr	r2, [pc, #288]	; (80071f8 <_malloc_r+0x348>)
 80070d8:	d902      	bls.n	80070e0 <_malloc_r+0x230>
 80070da:	45b3      	cmp	fp, r6
 80070dc:	f040 80f3 	bne.w	80072c6 <_malloc_r+0x416>
 80070e0:	f8df a120 	ldr.w	sl, [pc, #288]	; 8007204 <_malloc_r+0x354>
 80070e4:	42a3      	cmp	r3, r4
 80070e6:	f8da 0000 	ldr.w	r0, [sl]
 80070ea:	f108 3cff 	add.w	ip, r8, #4294967295
 80070ee:	eb00 0e01 	add.w	lr, r0, r1
 80070f2:	f8ca e000 	str.w	lr, [sl]
 80070f6:	f040 80ac 	bne.w	8007252 <_malloc_r+0x3a2>
 80070fa:	ea13 0f0c 	tst.w	r3, ip
 80070fe:	f040 80a8 	bne.w	8007252 <_malloc_r+0x3a2>
 8007102:	68b3      	ldr	r3, [r6, #8]
 8007104:	4449      	add	r1, r9
 8007106:	f041 0101 	orr.w	r1, r1, #1
 800710a:	6059      	str	r1, [r3, #4]
 800710c:	4a3b      	ldr	r2, [pc, #236]	; (80071fc <_malloc_r+0x34c>)
 800710e:	f8da 3000 	ldr.w	r3, [sl]
 8007112:	6811      	ldr	r1, [r2, #0]
 8007114:	428b      	cmp	r3, r1
 8007116:	bf88      	it	hi
 8007118:	6013      	strhi	r3, [r2, #0]
 800711a:	4a39      	ldr	r2, [pc, #228]	; (8007200 <_malloc_r+0x350>)
 800711c:	6811      	ldr	r1, [r2, #0]
 800711e:	428b      	cmp	r3, r1
 8007120:	bf88      	it	hi
 8007122:	6013      	strhi	r3, [r2, #0]
 8007124:	e0cf      	b.n	80072c6 <_malloc_r+0x416>
 8007126:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800712a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800712e:	d218      	bcs.n	8007162 <_malloc_r+0x2b2>
 8007130:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007134:	3238      	adds	r2, #56	; 0x38
 8007136:	f102 0e01 	add.w	lr, r2, #1
 800713a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800713e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8007142:	45f0      	cmp	r8, lr
 8007144:	d12b      	bne.n	800719e <_malloc_r+0x2ee>
 8007146:	f04f 0c01 	mov.w	ip, #1
 800714a:	1092      	asrs	r2, r2, #2
 800714c:	fa0c f202 	lsl.w	r2, ip, r2
 8007150:	4310      	orrs	r0, r2
 8007152:	6070      	str	r0, [r6, #4]
 8007154:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007158:	f8c8 4008 	str.w	r4, [r8, #8]
 800715c:	f8ce 400c 	str.w	r4, [lr, #12]
 8007160:	e75a      	b.n	8007018 <_malloc_r+0x168>
 8007162:	2a14      	cmp	r2, #20
 8007164:	d801      	bhi.n	800716a <_malloc_r+0x2ba>
 8007166:	325b      	adds	r2, #91	; 0x5b
 8007168:	e7e5      	b.n	8007136 <_malloc_r+0x286>
 800716a:	2a54      	cmp	r2, #84	; 0x54
 800716c:	d803      	bhi.n	8007176 <_malloc_r+0x2c6>
 800716e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007172:	326e      	adds	r2, #110	; 0x6e
 8007174:	e7df      	b.n	8007136 <_malloc_r+0x286>
 8007176:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800717a:	d803      	bhi.n	8007184 <_malloc_r+0x2d4>
 800717c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007180:	3277      	adds	r2, #119	; 0x77
 8007182:	e7d8      	b.n	8007136 <_malloc_r+0x286>
 8007184:	f240 5e54 	movw	lr, #1364	; 0x554
 8007188:	4572      	cmp	r2, lr
 800718a:	bf96      	itet	ls
 800718c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007190:	227e      	movhi	r2, #126	; 0x7e
 8007192:	327c      	addls	r2, #124	; 0x7c
 8007194:	e7cf      	b.n	8007136 <_malloc_r+0x286>
 8007196:	f8de e008 	ldr.w	lr, [lr, #8]
 800719a:	45f0      	cmp	r8, lr
 800719c:	d005      	beq.n	80071aa <_malloc_r+0x2fa>
 800719e:	f8de 2004 	ldr.w	r2, [lr, #4]
 80071a2:	f022 0203 	bic.w	r2, r2, #3
 80071a6:	4562      	cmp	r2, ip
 80071a8:	d8f5      	bhi.n	8007196 <_malloc_r+0x2e6>
 80071aa:	f8de 800c 	ldr.w	r8, [lr, #12]
 80071ae:	e7d1      	b.n	8007154 <_malloc_r+0x2a4>
 80071b0:	6860      	ldr	r0, [r4, #4]
 80071b2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80071b6:	f020 0003 	bic.w	r0, r0, #3
 80071ba:	eba0 0a07 	sub.w	sl, r0, r7
 80071be:	f1ba 0f0f 	cmp.w	sl, #15
 80071c2:	dd21      	ble.n	8007208 <_malloc_r+0x358>
 80071c4:	68a3      	ldr	r3, [r4, #8]
 80071c6:	19e2      	adds	r2, r4, r7
 80071c8:	f047 0701 	orr.w	r7, r7, #1
 80071cc:	6067      	str	r7, [r4, #4]
 80071ce:	f8c3 c00c 	str.w	ip, [r3, #12]
 80071d2:	f8cc 3008 	str.w	r3, [ip, #8]
 80071d6:	f04a 0301 	orr.w	r3, sl, #1
 80071da:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80071de:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80071e2:	6053      	str	r3, [r2, #4]
 80071e4:	f844 a000 	str.w	sl, [r4, r0]
 80071e8:	e693      	b.n	8006f12 <_malloc_r+0x62>
 80071ea:	bf00      	nop
 80071ec:	200004b8 	.word	0x200004b8
 80071f0:	200004c0 	.word	0x200004c0
 80071f4:	20001060 	.word	0x20001060
 80071f8:	200008c0 	.word	0x200008c0
 80071fc:	20001058 	.word	0x20001058
 8007200:	2000105c 	.word	0x2000105c
 8007204:	20001030 	.word	0x20001030
 8007208:	f1ba 0f00 	cmp.w	sl, #0
 800720c:	db11      	blt.n	8007232 <_malloc_r+0x382>
 800720e:	4420      	add	r0, r4
 8007210:	6843      	ldr	r3, [r0, #4]
 8007212:	f043 0301 	orr.w	r3, r3, #1
 8007216:	6043      	str	r3, [r0, #4]
 8007218:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800721c:	4628      	mov	r0, r5
 800721e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007222:	f8cc 3008 	str.w	r3, [ip, #8]
 8007226:	f000 f893 	bl	8007350 <__malloc_unlock>
 800722a:	4620      	mov	r0, r4
 800722c:	b003      	add	sp, #12
 800722e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007232:	4664      	mov	r4, ip
 8007234:	e706      	b.n	8007044 <_malloc_r+0x194>
 8007236:	f858 0908 	ldr.w	r0, [r8], #-8
 800723a:	3b01      	subs	r3, #1
 800723c:	4540      	cmp	r0, r8
 800723e:	f43f af0b 	beq.w	8007058 <_malloc_r+0x1a8>
 8007242:	e710      	b.n	8007066 <_malloc_r+0x1b6>
 8007244:	3304      	adds	r3, #4
 8007246:	0052      	lsls	r2, r2, #1
 8007248:	4210      	tst	r0, r2
 800724a:	d0fb      	beq.n	8007244 <_malloc_r+0x394>
 800724c:	e6f4      	b.n	8007038 <_malloc_r+0x188>
 800724e:	4673      	mov	r3, lr
 8007250:	e7fa      	b.n	8007248 <_malloc_r+0x398>
 8007252:	6810      	ldr	r0, [r2, #0]
 8007254:	3001      	adds	r0, #1
 8007256:	bf1b      	ittet	ne
 8007258:	1ae3      	subne	r3, r4, r3
 800725a:	4473      	addne	r3, lr
 800725c:	6014      	streq	r4, [r2, #0]
 800725e:	f8ca 3000 	strne.w	r3, [sl]
 8007262:	f014 0307 	ands.w	r3, r4, #7
 8007266:	bf0e      	itee	eq
 8007268:	4618      	moveq	r0, r3
 800726a:	f1c3 0008 	rsbne	r0, r3, #8
 800726e:	1824      	addne	r4, r4, r0
 8007270:	1862      	adds	r2, r4, r1
 8007272:	ea02 010c 	and.w	r1, r2, ip
 8007276:	4480      	add	r8, r0
 8007278:	eba8 0801 	sub.w	r8, r8, r1
 800727c:	ea08 080c 	and.w	r8, r8, ip
 8007280:	4641      	mov	r1, r8
 8007282:	4628      	mov	r0, r5
 8007284:	9301      	str	r3, [sp, #4]
 8007286:	9200      	str	r2, [sp, #0]
 8007288:	f7fb fd02 	bl	8002c90 <_sbrk_r>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007292:	d105      	bne.n	80072a0 <_malloc_r+0x3f0>
 8007294:	b32b      	cbz	r3, 80072e2 <_malloc_r+0x432>
 8007296:	f04f 0800 	mov.w	r8, #0
 800729a:	f1a3 0008 	sub.w	r0, r3, #8
 800729e:	4410      	add	r0, r2
 80072a0:	f8da 2000 	ldr.w	r2, [sl]
 80072a4:	1b00      	subs	r0, r0, r4
 80072a6:	4440      	add	r0, r8
 80072a8:	4442      	add	r2, r8
 80072aa:	f040 0001 	orr.w	r0, r0, #1
 80072ae:	45b3      	cmp	fp, r6
 80072b0:	60b4      	str	r4, [r6, #8]
 80072b2:	f8ca 2000 	str.w	r2, [sl]
 80072b6:	6060      	str	r0, [r4, #4]
 80072b8:	f43f af28 	beq.w	800710c <_malloc_r+0x25c>
 80072bc:	f1b9 0f0f 	cmp.w	r9, #15
 80072c0:	d812      	bhi.n	80072e8 <_malloc_r+0x438>
 80072c2:	2301      	movs	r3, #1
 80072c4:	6063      	str	r3, [r4, #4]
 80072c6:	68b3      	ldr	r3, [r6, #8]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f023 0303 	bic.w	r3, r3, #3
 80072ce:	42bb      	cmp	r3, r7
 80072d0:	eba3 0207 	sub.w	r2, r3, r7
 80072d4:	d301      	bcc.n	80072da <_malloc_r+0x42a>
 80072d6:	2a0f      	cmp	r2, #15
 80072d8:	dc21      	bgt.n	800731e <_malloc_r+0x46e>
 80072da:	4628      	mov	r0, r5
 80072dc:	f000 f838 	bl	8007350 <__malloc_unlock>
 80072e0:	e5f2      	b.n	8006ec8 <_malloc_r+0x18>
 80072e2:	4610      	mov	r0, r2
 80072e4:	4698      	mov	r8, r3
 80072e6:	e7db      	b.n	80072a0 <_malloc_r+0x3f0>
 80072e8:	2205      	movs	r2, #5
 80072ea:	f8db 3004 	ldr.w	r3, [fp, #4]
 80072ee:	f1a9 090c 	sub.w	r9, r9, #12
 80072f2:	f029 0907 	bic.w	r9, r9, #7
 80072f6:	f003 0301 	and.w	r3, r3, #1
 80072fa:	ea43 0309 	orr.w	r3, r3, r9
 80072fe:	f8cb 3004 	str.w	r3, [fp, #4]
 8007302:	f1b9 0f0f 	cmp.w	r9, #15
 8007306:	eb0b 0309 	add.w	r3, fp, r9
 800730a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800730e:	f67f aefd 	bls.w	800710c <_malloc_r+0x25c>
 8007312:	4628      	mov	r0, r5
 8007314:	f10b 0108 	add.w	r1, fp, #8
 8007318:	f003 fdfa 	bl	800af10 <_free_r>
 800731c:	e6f6      	b.n	800710c <_malloc_r+0x25c>
 800731e:	68b4      	ldr	r4, [r6, #8]
 8007320:	f047 0301 	orr.w	r3, r7, #1
 8007324:	f042 0201 	orr.w	r2, r2, #1
 8007328:	4427      	add	r7, r4
 800732a:	6063      	str	r3, [r4, #4]
 800732c:	60b7      	str	r7, [r6, #8]
 800732e:	607a      	str	r2, [r7, #4]
 8007330:	e5ef      	b.n	8006f12 <_malloc_r+0x62>
 8007332:	bf00      	nop

08007334 <memset>:
 8007334:	4603      	mov	r3, r0
 8007336:	4402      	add	r2, r0
 8007338:	4293      	cmp	r3, r2
 800733a:	d100      	bne.n	800733e <memset+0xa>
 800733c:	4770      	bx	lr
 800733e:	f803 1b01 	strb.w	r1, [r3], #1
 8007342:	e7f9      	b.n	8007338 <memset+0x4>

08007344 <__malloc_lock>:
 8007344:	4801      	ldr	r0, [pc, #4]	; (800734c <__malloc_lock+0x8>)
 8007346:	f004 b813 	b.w	800b370 <__retarget_lock_acquire_recursive>
 800734a:	bf00      	nop
 800734c:	20001818 	.word	0x20001818

08007350 <__malloc_unlock>:
 8007350:	4801      	ldr	r0, [pc, #4]	; (8007358 <__malloc_unlock+0x8>)
 8007352:	f004 b80e 	b.w	800b372 <__retarget_lock_release_recursive>
 8007356:	bf00      	nop
 8007358:	20001818 	.word	0x20001818

0800735c <printf>:
 800735c:	b40f      	push	{r0, r1, r2, r3}
 800735e:	b507      	push	{r0, r1, r2, lr}
 8007360:	4906      	ldr	r1, [pc, #24]	; (800737c <printf+0x20>)
 8007362:	ab04      	add	r3, sp, #16
 8007364:	6808      	ldr	r0, [r1, #0]
 8007366:	f853 2b04 	ldr.w	r2, [r3], #4
 800736a:	6881      	ldr	r1, [r0, #8]
 800736c:	9301      	str	r3, [sp, #4]
 800736e:	f001 faf7 	bl	8008960 <_vfprintf_r>
 8007372:	b003      	add	sp, #12
 8007374:	f85d eb04 	ldr.w	lr, [sp], #4
 8007378:	b004      	add	sp, #16
 800737a:	4770      	bx	lr
 800737c:	20000088 	.word	0x20000088

08007380 <setvbuf>:
 8007380:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007384:	461d      	mov	r5, r3
 8007386:	4b59      	ldr	r3, [pc, #356]	; (80074ec <setvbuf+0x16c>)
 8007388:	4604      	mov	r4, r0
 800738a:	681f      	ldr	r7, [r3, #0]
 800738c:	460e      	mov	r6, r1
 800738e:	4690      	mov	r8, r2
 8007390:	b127      	cbz	r7, 800739c <setvbuf+0x1c>
 8007392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007394:	b913      	cbnz	r3, 800739c <setvbuf+0x1c>
 8007396:	4638      	mov	r0, r7
 8007398:	f003 fd2a 	bl	800adf0 <__sinit>
 800739c:	f1b8 0f02 	cmp.w	r8, #2
 80073a0:	d006      	beq.n	80073b0 <setvbuf+0x30>
 80073a2:	f1b8 0f01 	cmp.w	r8, #1
 80073a6:	f200 809b 	bhi.w	80074e0 <setvbuf+0x160>
 80073aa:	2d00      	cmp	r5, #0
 80073ac:	f2c0 8098 	blt.w	80074e0 <setvbuf+0x160>
 80073b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073b2:	07db      	lsls	r3, r3, #31
 80073b4:	d405      	bmi.n	80073c2 <setvbuf+0x42>
 80073b6:	89a3      	ldrh	r3, [r4, #12]
 80073b8:	0598      	lsls	r0, r3, #22
 80073ba:	d402      	bmi.n	80073c2 <setvbuf+0x42>
 80073bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073be:	f003 ffd7 	bl	800b370 <__retarget_lock_acquire_recursive>
 80073c2:	4621      	mov	r1, r4
 80073c4:	4638      	mov	r0, r7
 80073c6:	f003 fca7 	bl	800ad18 <_fflush_r>
 80073ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80073cc:	b141      	cbz	r1, 80073e0 <setvbuf+0x60>
 80073ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80073d2:	4299      	cmp	r1, r3
 80073d4:	d002      	beq.n	80073dc <setvbuf+0x5c>
 80073d6:	4638      	mov	r0, r7
 80073d8:	f003 fd9a 	bl	800af10 <_free_r>
 80073dc:	2300      	movs	r3, #0
 80073de:	6323      	str	r3, [r4, #48]	; 0x30
 80073e0:	2300      	movs	r3, #0
 80073e2:	61a3      	str	r3, [r4, #24]
 80073e4:	6063      	str	r3, [r4, #4]
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	0619      	lsls	r1, r3, #24
 80073ea:	d503      	bpl.n	80073f4 <setvbuf+0x74>
 80073ec:	4638      	mov	r0, r7
 80073ee:	6921      	ldr	r1, [r4, #16]
 80073f0:	f003 fd8e 	bl	800af10 <_free_r>
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	f1b8 0f02 	cmp.w	r8, #2
 80073fa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80073fe:	f023 0303 	bic.w	r3, r3, #3
 8007402:	81a3      	strh	r3, [r4, #12]
 8007404:	d068      	beq.n	80074d8 <setvbuf+0x158>
 8007406:	ab01      	add	r3, sp, #4
 8007408:	466a      	mov	r2, sp
 800740a:	4621      	mov	r1, r4
 800740c:	4638      	mov	r0, r7
 800740e:	f003 ffb1 	bl	800b374 <__swhatbuf_r>
 8007412:	89a3      	ldrh	r3, [r4, #12]
 8007414:	4318      	orrs	r0, r3
 8007416:	81a0      	strh	r0, [r4, #12]
 8007418:	bb35      	cbnz	r5, 8007468 <setvbuf+0xe8>
 800741a:	9d00      	ldr	r5, [sp, #0]
 800741c:	4628      	mov	r0, r5
 800741e:	f7ff fd3f 	bl	8006ea0 <malloc>
 8007422:	4606      	mov	r6, r0
 8007424:	2800      	cmp	r0, #0
 8007426:	d152      	bne.n	80074ce <setvbuf+0x14e>
 8007428:	f8dd 9000 	ldr.w	r9, [sp]
 800742c:	45a9      	cmp	r9, r5
 800742e:	d147      	bne.n	80074c0 <setvbuf+0x140>
 8007430:	f04f 35ff 	mov.w	r5, #4294967295
 8007434:	2200      	movs	r2, #0
 8007436:	60a2      	str	r2, [r4, #8]
 8007438:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800743c:	6022      	str	r2, [r4, #0]
 800743e:	6122      	str	r2, [r4, #16]
 8007440:	2201      	movs	r2, #1
 8007442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007446:	6162      	str	r2, [r4, #20]
 8007448:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800744a:	f043 0302 	orr.w	r3, r3, #2
 800744e:	07d2      	lsls	r2, r2, #31
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	d405      	bmi.n	8007460 <setvbuf+0xe0>
 8007454:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007458:	d102      	bne.n	8007460 <setvbuf+0xe0>
 800745a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800745c:	f003 ff89 	bl	800b372 <__retarget_lock_release_recursive>
 8007460:	4628      	mov	r0, r5
 8007462:	b003      	add	sp, #12
 8007464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007468:	2e00      	cmp	r6, #0
 800746a:	d0d7      	beq.n	800741c <setvbuf+0x9c>
 800746c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746e:	b913      	cbnz	r3, 8007476 <setvbuf+0xf6>
 8007470:	4638      	mov	r0, r7
 8007472:	f003 fcbd 	bl	800adf0 <__sinit>
 8007476:	9b00      	ldr	r3, [sp, #0]
 8007478:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800747c:	42ab      	cmp	r3, r5
 800747e:	bf18      	it	ne
 8007480:	89a3      	ldrhne	r3, [r4, #12]
 8007482:	6026      	str	r6, [r4, #0]
 8007484:	bf1c      	itt	ne
 8007486:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800748a:	81a3      	strhne	r3, [r4, #12]
 800748c:	f1b8 0f01 	cmp.w	r8, #1
 8007490:	bf02      	ittt	eq
 8007492:	89a3      	ldrheq	r3, [r4, #12]
 8007494:	f043 0301 	orreq.w	r3, r3, #1
 8007498:	81a3      	strheq	r3, [r4, #12]
 800749a:	89a2      	ldrh	r2, [r4, #12]
 800749c:	f012 0308 	ands.w	r3, r2, #8
 80074a0:	d01c      	beq.n	80074dc <setvbuf+0x15c>
 80074a2:	07d3      	lsls	r3, r2, #31
 80074a4:	bf41      	itttt	mi
 80074a6:	2300      	movmi	r3, #0
 80074a8:	426d      	negmi	r5, r5
 80074aa:	60a3      	strmi	r3, [r4, #8]
 80074ac:	61a5      	strmi	r5, [r4, #24]
 80074ae:	bf58      	it	pl
 80074b0:	60a5      	strpl	r5, [r4, #8]
 80074b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80074b4:	f015 0501 	ands.w	r5, r5, #1
 80074b8:	d115      	bne.n	80074e6 <setvbuf+0x166>
 80074ba:	f412 7f00 	tst.w	r2, #512	; 0x200
 80074be:	e7cb      	b.n	8007458 <setvbuf+0xd8>
 80074c0:	4648      	mov	r0, r9
 80074c2:	f7ff fced 	bl	8006ea0 <malloc>
 80074c6:	4606      	mov	r6, r0
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d0b1      	beq.n	8007430 <setvbuf+0xb0>
 80074cc:	464d      	mov	r5, r9
 80074ce:	89a3      	ldrh	r3, [r4, #12]
 80074d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d4:	81a3      	strh	r3, [r4, #12]
 80074d6:	e7c9      	b.n	800746c <setvbuf+0xec>
 80074d8:	2500      	movs	r5, #0
 80074da:	e7ab      	b.n	8007434 <setvbuf+0xb4>
 80074dc:	60a3      	str	r3, [r4, #8]
 80074de:	e7e8      	b.n	80074b2 <setvbuf+0x132>
 80074e0:	f04f 35ff 	mov.w	r5, #4294967295
 80074e4:	e7bc      	b.n	8007460 <setvbuf+0xe0>
 80074e6:	2500      	movs	r5, #0
 80074e8:	e7ba      	b.n	8007460 <setvbuf+0xe0>
 80074ea:	bf00      	nop
 80074ec:	20000088 	.word	0x20000088

080074f0 <snprintf>:
 80074f0:	b40c      	push	{r2, r3}
 80074f2:	b530      	push	{r4, r5, lr}
 80074f4:	4b17      	ldr	r3, [pc, #92]	; (8007554 <snprintf+0x64>)
 80074f6:	1e0c      	subs	r4, r1, #0
 80074f8:	681d      	ldr	r5, [r3, #0]
 80074fa:	b09d      	sub	sp, #116	; 0x74
 80074fc:	da08      	bge.n	8007510 <snprintf+0x20>
 80074fe:	238b      	movs	r3, #139	; 0x8b
 8007500:	f04f 30ff 	mov.w	r0, #4294967295
 8007504:	602b      	str	r3, [r5, #0]
 8007506:	b01d      	add	sp, #116	; 0x74
 8007508:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800750c:	b002      	add	sp, #8
 800750e:	4770      	bx	lr
 8007510:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007514:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007518:	bf0c      	ite	eq
 800751a:	4623      	moveq	r3, r4
 800751c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007520:	9304      	str	r3, [sp, #16]
 8007522:	9307      	str	r3, [sp, #28]
 8007524:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007528:	9002      	str	r0, [sp, #8]
 800752a:	9006      	str	r0, [sp, #24]
 800752c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007530:	4628      	mov	r0, r5
 8007532:	ab21      	add	r3, sp, #132	; 0x84
 8007534:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007536:	a902      	add	r1, sp, #8
 8007538:	9301      	str	r3, [sp, #4]
 800753a:	f000 f82d 	bl	8007598 <_svfprintf_r>
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	bfbc      	itt	lt
 8007542:	238b      	movlt	r3, #139	; 0x8b
 8007544:	602b      	strlt	r3, [r5, #0]
 8007546:	2c00      	cmp	r4, #0
 8007548:	d0dd      	beq.n	8007506 <snprintf+0x16>
 800754a:	2200      	movs	r2, #0
 800754c:	9b02      	ldr	r3, [sp, #8]
 800754e:	701a      	strb	r2, [r3, #0]
 8007550:	e7d9      	b.n	8007506 <snprintf+0x16>
 8007552:	bf00      	nop
 8007554:	20000088 	.word	0x20000088

08007558 <sprintf>:
 8007558:	b40e      	push	{r1, r2, r3}
 800755a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800755e:	b500      	push	{lr}
 8007560:	b09c      	sub	sp, #112	; 0x70
 8007562:	ab1d      	add	r3, sp, #116	; 0x74
 8007564:	9002      	str	r0, [sp, #8]
 8007566:	9006      	str	r0, [sp, #24]
 8007568:	9107      	str	r1, [sp, #28]
 800756a:	9104      	str	r1, [sp, #16]
 800756c:	4808      	ldr	r0, [pc, #32]	; (8007590 <sprintf+0x38>)
 800756e:	4909      	ldr	r1, [pc, #36]	; (8007594 <sprintf+0x3c>)
 8007570:	f853 2b04 	ldr.w	r2, [r3], #4
 8007574:	9105      	str	r1, [sp, #20]
 8007576:	6800      	ldr	r0, [r0, #0]
 8007578:	a902      	add	r1, sp, #8
 800757a:	9301      	str	r3, [sp, #4]
 800757c:	f000 f80c 	bl	8007598 <_svfprintf_r>
 8007580:	2200      	movs	r2, #0
 8007582:	9b02      	ldr	r3, [sp, #8]
 8007584:	701a      	strb	r2, [r3, #0]
 8007586:	b01c      	add	sp, #112	; 0x70
 8007588:	f85d eb04 	ldr.w	lr, [sp], #4
 800758c:	b003      	add	sp, #12
 800758e:	4770      	bx	lr
 8007590:	20000088 	.word	0x20000088
 8007594:	ffff0208 	.word	0xffff0208

08007598 <_svfprintf_r>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	b0d3      	sub	sp, #332	; 0x14c
 800759e:	468b      	mov	fp, r1
 80075a0:	9207      	str	r2, [sp, #28]
 80075a2:	461e      	mov	r6, r3
 80075a4:	4681      	mov	r9, r0
 80075a6:	f003 fedd 	bl	800b364 <_localeconv_r>
 80075aa:	6803      	ldr	r3, [r0, #0]
 80075ac:	4618      	mov	r0, r3
 80075ae:	9318      	str	r3, [sp, #96]	; 0x60
 80075b0:	f7f8 fdce 	bl	8000150 <strlen>
 80075b4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80075b8:	9012      	str	r0, [sp, #72]	; 0x48
 80075ba:	061a      	lsls	r2, r3, #24
 80075bc:	d518      	bpl.n	80075f0 <_svfprintf_r+0x58>
 80075be:	f8db 3010 	ldr.w	r3, [fp, #16]
 80075c2:	b9ab      	cbnz	r3, 80075f0 <_svfprintf_r+0x58>
 80075c4:	2140      	movs	r1, #64	; 0x40
 80075c6:	4648      	mov	r0, r9
 80075c8:	f7ff fc72 	bl	8006eb0 <_malloc_r>
 80075cc:	f8cb 0000 	str.w	r0, [fp]
 80075d0:	f8cb 0010 	str.w	r0, [fp, #16]
 80075d4:	b948      	cbnz	r0, 80075ea <_svfprintf_r+0x52>
 80075d6:	230c      	movs	r3, #12
 80075d8:	f8c9 3000 	str.w	r3, [r9]
 80075dc:	f04f 33ff 	mov.w	r3, #4294967295
 80075e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80075e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80075e4:	b053      	add	sp, #332	; 0x14c
 80075e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ea:	2340      	movs	r3, #64	; 0x40
 80075ec:	f8cb 3014 	str.w	r3, [fp, #20]
 80075f0:	2500      	movs	r5, #0
 80075f2:	2200      	movs	r2, #0
 80075f4:	2300      	movs	r3, #0
 80075f6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80075fa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80075fe:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007602:	ac29      	add	r4, sp, #164	; 0xa4
 8007604:	9426      	str	r4, [sp, #152]	; 0x98
 8007606:	9508      	str	r5, [sp, #32]
 8007608:	950e      	str	r5, [sp, #56]	; 0x38
 800760a:	9516      	str	r5, [sp, #88]	; 0x58
 800760c:	9519      	str	r5, [sp, #100]	; 0x64
 800760e:	9513      	str	r5, [sp, #76]	; 0x4c
 8007610:	9b07      	ldr	r3, [sp, #28]
 8007612:	461d      	mov	r5, r3
 8007614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007618:	b10a      	cbz	r2, 800761e <_svfprintf_r+0x86>
 800761a:	2a25      	cmp	r2, #37	; 0x25
 800761c:	d1f9      	bne.n	8007612 <_svfprintf_r+0x7a>
 800761e:	9b07      	ldr	r3, [sp, #28]
 8007620:	1aef      	subs	r7, r5, r3
 8007622:	d00d      	beq.n	8007640 <_svfprintf_r+0xa8>
 8007624:	e9c4 3700 	strd	r3, r7, [r4]
 8007628:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800762a:	443b      	add	r3, r7
 800762c:	9328      	str	r3, [sp, #160]	; 0xa0
 800762e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007630:	3301      	adds	r3, #1
 8007632:	2b07      	cmp	r3, #7
 8007634:	9327      	str	r3, [sp, #156]	; 0x9c
 8007636:	dc78      	bgt.n	800772a <_svfprintf_r+0x192>
 8007638:	3408      	adds	r4, #8
 800763a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800763c:	443b      	add	r3, r7
 800763e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007640:	782b      	ldrb	r3, [r5, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	f001 8142 	beq.w	80088cc <_svfprintf_r+0x1334>
 8007648:	2300      	movs	r3, #0
 800764a:	f04f 38ff 	mov.w	r8, #4294967295
 800764e:	469a      	mov	sl, r3
 8007650:	270a      	movs	r7, #10
 8007652:	212b      	movs	r1, #43	; 0x2b
 8007654:	3501      	adds	r5, #1
 8007656:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800765a:	9314      	str	r3, [sp, #80]	; 0x50
 800765c:	462a      	mov	r2, r5
 800765e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007662:	930b      	str	r3, [sp, #44]	; 0x2c
 8007664:	920f      	str	r2, [sp, #60]	; 0x3c
 8007666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007668:	3b20      	subs	r3, #32
 800766a:	2b5a      	cmp	r3, #90	; 0x5a
 800766c:	f200 85a0 	bhi.w	80081b0 <_svfprintf_r+0xc18>
 8007670:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007674:	059e007e 	.word	0x059e007e
 8007678:	0086059e 	.word	0x0086059e
 800767c:	059e059e 	.word	0x059e059e
 8007680:	0065059e 	.word	0x0065059e
 8007684:	059e059e 	.word	0x059e059e
 8007688:	00930089 	.word	0x00930089
 800768c:	0090059e 	.word	0x0090059e
 8007690:	059e0096 	.word	0x059e0096
 8007694:	00b300b0 	.word	0x00b300b0
 8007698:	00b300b3 	.word	0x00b300b3
 800769c:	00b300b3 	.word	0x00b300b3
 80076a0:	00b300b3 	.word	0x00b300b3
 80076a4:	00b300b3 	.word	0x00b300b3
 80076a8:	059e059e 	.word	0x059e059e
 80076ac:	059e059e 	.word	0x059e059e
 80076b0:	059e059e 	.word	0x059e059e
 80076b4:	011d059e 	.word	0x011d059e
 80076b8:	00e0059e 	.word	0x00e0059e
 80076bc:	011d00f3 	.word	0x011d00f3
 80076c0:	011d011d 	.word	0x011d011d
 80076c4:	059e059e 	.word	0x059e059e
 80076c8:	059e059e 	.word	0x059e059e
 80076cc:	059e00c3 	.word	0x059e00c3
 80076d0:	0471059e 	.word	0x0471059e
 80076d4:	059e059e 	.word	0x059e059e
 80076d8:	04b8059e 	.word	0x04b8059e
 80076dc:	04da059e 	.word	0x04da059e
 80076e0:	059e059e 	.word	0x059e059e
 80076e4:	059e04f9 	.word	0x059e04f9
 80076e8:	059e059e 	.word	0x059e059e
 80076ec:	059e059e 	.word	0x059e059e
 80076f0:	059e059e 	.word	0x059e059e
 80076f4:	011d059e 	.word	0x011d059e
 80076f8:	00e0059e 	.word	0x00e0059e
 80076fc:	011d00f5 	.word	0x011d00f5
 8007700:	011d011d 	.word	0x011d011d
 8007704:	00f500c6 	.word	0x00f500c6
 8007708:	059e00da 	.word	0x059e00da
 800770c:	059e00d3 	.word	0x059e00d3
 8007710:	0473044e 	.word	0x0473044e
 8007714:	00da04a7 	.word	0x00da04a7
 8007718:	04b8059e 	.word	0x04b8059e
 800771c:	04dc007c 	.word	0x04dc007c
 8007720:	059e059e 	.word	0x059e059e
 8007724:	059e0516 	.word	0x059e0516
 8007728:	007c      	.short	0x007c
 800772a:	4659      	mov	r1, fp
 800772c:	4648      	mov	r0, r9
 800772e:	aa26      	add	r2, sp, #152	; 0x98
 8007730:	f004 fc2a 	bl	800bf88 <__ssprint_r>
 8007734:	2800      	cmp	r0, #0
 8007736:	f040 8128 	bne.w	800798a <_svfprintf_r+0x3f2>
 800773a:	ac29      	add	r4, sp, #164	; 0xa4
 800773c:	e77d      	b.n	800763a <_svfprintf_r+0xa2>
 800773e:	4648      	mov	r0, r9
 8007740:	f003 fe10 	bl	800b364 <_localeconv_r>
 8007744:	6843      	ldr	r3, [r0, #4]
 8007746:	4618      	mov	r0, r3
 8007748:	9319      	str	r3, [sp, #100]	; 0x64
 800774a:	f7f8 fd01 	bl	8000150 <strlen>
 800774e:	9016      	str	r0, [sp, #88]	; 0x58
 8007750:	4648      	mov	r0, r9
 8007752:	f003 fe07 	bl	800b364 <_localeconv_r>
 8007756:	6883      	ldr	r3, [r0, #8]
 8007758:	212b      	movs	r1, #43	; 0x2b
 800775a:	930e      	str	r3, [sp, #56]	; 0x38
 800775c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800775e:	b12b      	cbz	r3, 800776c <_svfprintf_r+0x1d4>
 8007760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007762:	b11b      	cbz	r3, 800776c <_svfprintf_r+0x1d4>
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	b10b      	cbz	r3, 800776c <_svfprintf_r+0x1d4>
 8007768:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800776c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800776e:	e775      	b.n	800765c <_svfprintf_r+0xc4>
 8007770:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1f9      	bne.n	800776c <_svfprintf_r+0x1d4>
 8007778:	2320      	movs	r3, #32
 800777a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800777e:	e7f5      	b.n	800776c <_svfprintf_r+0x1d4>
 8007780:	f04a 0a01 	orr.w	sl, sl, #1
 8007784:	e7f2      	b.n	800776c <_svfprintf_r+0x1d4>
 8007786:	f856 3b04 	ldr.w	r3, [r6], #4
 800778a:	2b00      	cmp	r3, #0
 800778c:	9314      	str	r3, [sp, #80]	; 0x50
 800778e:	daed      	bge.n	800776c <_svfprintf_r+0x1d4>
 8007790:	425b      	negs	r3, r3
 8007792:	9314      	str	r3, [sp, #80]	; 0x50
 8007794:	f04a 0a04 	orr.w	sl, sl, #4
 8007798:	e7e8      	b.n	800776c <_svfprintf_r+0x1d4>
 800779a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800779e:	e7e5      	b.n	800776c <_svfprintf_r+0x1d4>
 80077a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077a2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077a6:	2b2a      	cmp	r3, #42	; 0x2a
 80077a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80077aa:	d110      	bne.n	80077ce <_svfprintf_r+0x236>
 80077ac:	f856 0b04 	ldr.w	r0, [r6], #4
 80077b0:	920f      	str	r2, [sp, #60]	; 0x3c
 80077b2:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80077b6:	e7d9      	b.n	800776c <_svfprintf_r+0x1d4>
 80077b8:	fb07 3808 	mla	r8, r7, r8, r3
 80077bc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80077c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077c4:	3b30      	subs	r3, #48	; 0x30
 80077c6:	2b09      	cmp	r3, #9
 80077c8:	d9f6      	bls.n	80077b8 <_svfprintf_r+0x220>
 80077ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80077cc:	e74b      	b.n	8007666 <_svfprintf_r+0xce>
 80077ce:	f04f 0800 	mov.w	r8, #0
 80077d2:	e7f6      	b.n	80077c2 <_svfprintf_r+0x22a>
 80077d4:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80077d8:	e7c8      	b.n	800776c <_svfprintf_r+0x1d4>
 80077da:	2300      	movs	r3, #0
 80077dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077de:	9314      	str	r3, [sp, #80]	; 0x50
 80077e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077e2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80077e4:	3b30      	subs	r3, #48	; 0x30
 80077e6:	fb07 3300 	mla	r3, r7, r0, r3
 80077ea:	9314      	str	r3, [sp, #80]	; 0x50
 80077ec:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80077f2:	3b30      	subs	r3, #48	; 0x30
 80077f4:	2b09      	cmp	r3, #9
 80077f6:	d9f3      	bls.n	80077e0 <_svfprintf_r+0x248>
 80077f8:	e7e7      	b.n	80077ca <_svfprintf_r+0x232>
 80077fa:	f04a 0a08 	orr.w	sl, sl, #8
 80077fe:	e7b5      	b.n	800776c <_svfprintf_r+0x1d4>
 8007800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	2b68      	cmp	r3, #104	; 0x68
 8007806:	bf01      	itttt	eq
 8007808:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800780a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800780e:	3301      	addeq	r3, #1
 8007810:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007812:	bf18      	it	ne
 8007814:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007818:	e7a8      	b.n	800776c <_svfprintf_r+0x1d4>
 800781a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	2b6c      	cmp	r3, #108	; 0x6c
 8007820:	d105      	bne.n	800782e <_svfprintf_r+0x296>
 8007822:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007824:	3301      	adds	r3, #1
 8007826:	930f      	str	r3, [sp, #60]	; 0x3c
 8007828:	f04a 0a20 	orr.w	sl, sl, #32
 800782c:	e79e      	b.n	800776c <_svfprintf_r+0x1d4>
 800782e:	f04a 0a10 	orr.w	sl, sl, #16
 8007832:	e79b      	b.n	800776c <_svfprintf_r+0x1d4>
 8007834:	4632      	mov	r2, r6
 8007836:	2000      	movs	r0, #0
 8007838:	f852 3b04 	ldr.w	r3, [r2], #4
 800783c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007840:	920a      	str	r2, [sp, #40]	; 0x28
 8007842:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007846:	ab39      	add	r3, sp, #228	; 0xe4
 8007848:	4607      	mov	r7, r0
 800784a:	f04f 0801 	mov.w	r8, #1
 800784e:	4606      	mov	r6, r0
 8007850:	4605      	mov	r5, r0
 8007852:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007856:	9307      	str	r3, [sp, #28]
 8007858:	e1a9      	b.n	8007bae <_svfprintf_r+0x616>
 800785a:	f04a 0a10 	orr.w	sl, sl, #16
 800785e:	f01a 0f20 	tst.w	sl, #32
 8007862:	d011      	beq.n	8007888 <_svfprintf_r+0x2f0>
 8007864:	3607      	adds	r6, #7
 8007866:	f026 0307 	bic.w	r3, r6, #7
 800786a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800786e:	930a      	str	r3, [sp, #40]	; 0x28
 8007870:	2e00      	cmp	r6, #0
 8007872:	f177 0300 	sbcs.w	r3, r7, #0
 8007876:	da05      	bge.n	8007884 <_svfprintf_r+0x2ec>
 8007878:	232d      	movs	r3, #45	; 0x2d
 800787a:	4276      	negs	r6, r6
 800787c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007880:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007884:	2301      	movs	r3, #1
 8007886:	e377      	b.n	8007f78 <_svfprintf_r+0x9e0>
 8007888:	1d33      	adds	r3, r6, #4
 800788a:	f01a 0f10 	tst.w	sl, #16
 800788e:	930a      	str	r3, [sp, #40]	; 0x28
 8007890:	d002      	beq.n	8007898 <_svfprintf_r+0x300>
 8007892:	6836      	ldr	r6, [r6, #0]
 8007894:	17f7      	asrs	r7, r6, #31
 8007896:	e7eb      	b.n	8007870 <_svfprintf_r+0x2d8>
 8007898:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800789c:	6836      	ldr	r6, [r6, #0]
 800789e:	d001      	beq.n	80078a4 <_svfprintf_r+0x30c>
 80078a0:	b236      	sxth	r6, r6
 80078a2:	e7f7      	b.n	8007894 <_svfprintf_r+0x2fc>
 80078a4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80078a8:	bf18      	it	ne
 80078aa:	b276      	sxtbne	r6, r6
 80078ac:	e7f2      	b.n	8007894 <_svfprintf_r+0x2fc>
 80078ae:	3607      	adds	r6, #7
 80078b0:	f026 0307 	bic.w	r3, r6, #7
 80078b4:	4619      	mov	r1, r3
 80078b6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80078ba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80078be:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80078c2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80078c6:	910a      	str	r1, [sp, #40]	; 0x28
 80078c8:	f04f 32ff 	mov.w	r2, #4294967295
 80078cc:	4630      	mov	r0, r6
 80078ce:	4629      	mov	r1, r5
 80078d0:	4b32      	ldr	r3, [pc, #200]	; (800799c <_svfprintf_r+0x404>)
 80078d2:	f7f9 f89b 	bl	8000a0c <__aeabi_dcmpun>
 80078d6:	bb08      	cbnz	r0, 800791c <_svfprintf_r+0x384>
 80078d8:	f04f 32ff 	mov.w	r2, #4294967295
 80078dc:	4630      	mov	r0, r6
 80078de:	4629      	mov	r1, r5
 80078e0:	4b2e      	ldr	r3, [pc, #184]	; (800799c <_svfprintf_r+0x404>)
 80078e2:	f7f9 f875 	bl	80009d0 <__aeabi_dcmple>
 80078e6:	b9c8      	cbnz	r0, 800791c <_svfprintf_r+0x384>
 80078e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078ec:	2200      	movs	r2, #0
 80078ee:	2300      	movs	r3, #0
 80078f0:	f7f9 f864 	bl	80009bc <__aeabi_dcmplt>
 80078f4:	b110      	cbz	r0, 80078fc <_svfprintf_r+0x364>
 80078f6:	232d      	movs	r3, #45	; 0x2d
 80078f8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80078fc:	4a28      	ldr	r2, [pc, #160]	; (80079a0 <_svfprintf_r+0x408>)
 80078fe:	4829      	ldr	r0, [pc, #164]	; (80079a4 <_svfprintf_r+0x40c>)
 8007900:	4613      	mov	r3, r2
 8007902:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007904:	2700      	movs	r7, #0
 8007906:	2947      	cmp	r1, #71	; 0x47
 8007908:	bfc8      	it	gt
 800790a:	4603      	movgt	r3, r0
 800790c:	f04f 0803 	mov.w	r8, #3
 8007910:	9307      	str	r3, [sp, #28]
 8007912:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007916:	463e      	mov	r6, r7
 8007918:	f000 bc24 	b.w	8008164 <_svfprintf_r+0xbcc>
 800791c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007920:	4610      	mov	r0, r2
 8007922:	4619      	mov	r1, r3
 8007924:	f7f9 f872 	bl	8000a0c <__aeabi_dcmpun>
 8007928:	4607      	mov	r7, r0
 800792a:	b148      	cbz	r0, 8007940 <_svfprintf_r+0x3a8>
 800792c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800792e:	4a1e      	ldr	r2, [pc, #120]	; (80079a8 <_svfprintf_r+0x410>)
 8007930:	2b00      	cmp	r3, #0
 8007932:	bfb8      	it	lt
 8007934:	232d      	movlt	r3, #45	; 0x2d
 8007936:	481d      	ldr	r0, [pc, #116]	; (80079ac <_svfprintf_r+0x414>)
 8007938:	bfb8      	it	lt
 800793a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800793e:	e7df      	b.n	8007900 <_svfprintf_r+0x368>
 8007940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007942:	f023 0320 	bic.w	r3, r3, #32
 8007946:	2b41      	cmp	r3, #65	; 0x41
 8007948:	930c      	str	r3, [sp, #48]	; 0x30
 800794a:	d131      	bne.n	80079b0 <_svfprintf_r+0x418>
 800794c:	2330      	movs	r3, #48	; 0x30
 800794e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007954:	f04a 0a02 	orr.w	sl, sl, #2
 8007958:	2b61      	cmp	r3, #97	; 0x61
 800795a:	bf0c      	ite	eq
 800795c:	2378      	moveq	r3, #120	; 0x78
 800795e:	2358      	movne	r3, #88	; 0x58
 8007960:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007964:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007968:	f340 81fa 	ble.w	8007d60 <_svfprintf_r+0x7c8>
 800796c:	4648      	mov	r0, r9
 800796e:	f108 0101 	add.w	r1, r8, #1
 8007972:	f7ff fa9d 	bl	8006eb0 <_malloc_r>
 8007976:	9007      	str	r0, [sp, #28]
 8007978:	2800      	cmp	r0, #0
 800797a:	f040 81f4 	bne.w	8007d66 <_svfprintf_r+0x7ce>
 800797e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007986:	f8ab 300c 	strh.w	r3, [fp, #12]
 800798a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800798e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007992:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007994:	bf18      	it	ne
 8007996:	f04f 33ff 	movne.w	r3, #4294967295
 800799a:	e621      	b.n	80075e0 <_svfprintf_r+0x48>
 800799c:	7fefffff 	.word	0x7fefffff
 80079a0:	0800eac8 	.word	0x0800eac8
 80079a4:	0800eacc 	.word	0x0800eacc
 80079a8:	0800ead0 	.word	0x0800ead0
 80079ac:	0800ead4 	.word	0x0800ead4
 80079b0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80079b4:	f000 81d9 	beq.w	8007d6a <_svfprintf_r+0x7d2>
 80079b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ba:	2b47      	cmp	r3, #71	; 0x47
 80079bc:	d105      	bne.n	80079ca <_svfprintf_r+0x432>
 80079be:	f1b8 0f00 	cmp.w	r8, #0
 80079c2:	d102      	bne.n	80079ca <_svfprintf_r+0x432>
 80079c4:	4647      	mov	r7, r8
 80079c6:	f04f 0801 	mov.w	r8, #1
 80079ca:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80079ce:	9315      	str	r3, [sp, #84]	; 0x54
 80079d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079d2:	1e1d      	subs	r5, r3, #0
 80079d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079d6:	9308      	str	r3, [sp, #32]
 80079d8:	bfb7      	itett	lt
 80079da:	462b      	movlt	r3, r5
 80079dc:	2300      	movge	r3, #0
 80079de:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80079e2:	232d      	movlt	r3, #45	; 0x2d
 80079e4:	931c      	str	r3, [sp, #112]	; 0x70
 80079e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079e8:	2b41      	cmp	r3, #65	; 0x41
 80079ea:	f040 81d7 	bne.w	8007d9c <_svfprintf_r+0x804>
 80079ee:	aa20      	add	r2, sp, #128	; 0x80
 80079f0:	4629      	mov	r1, r5
 80079f2:	9808      	ldr	r0, [sp, #32]
 80079f4:	f004 fa3e 	bl	800be74 <frexp>
 80079f8:	2200      	movs	r2, #0
 80079fa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80079fe:	f7f8 fd6b 	bl	80004d8 <__aeabi_dmul>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	f7f8 ffcb 	bl	80009a8 <__aeabi_dcmpeq>
 8007a12:	b108      	cbz	r0, 8007a18 <_svfprintf_r+0x480>
 8007a14:	2301      	movs	r3, #1
 8007a16:	9320      	str	r3, [sp, #128]	; 0x80
 8007a18:	4eb4      	ldr	r6, [pc, #720]	; (8007cec <_svfprintf_r+0x754>)
 8007a1a:	4bb5      	ldr	r3, [pc, #724]	; (8007cf0 <_svfprintf_r+0x758>)
 8007a1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a1e:	9d07      	ldr	r5, [sp, #28]
 8007a20:	2a61      	cmp	r2, #97	; 0x61
 8007a22:	bf18      	it	ne
 8007a24:	461e      	movne	r6, r3
 8007a26:	9617      	str	r6, [sp, #92]	; 0x5c
 8007a28:	f108 36ff 	add.w	r6, r8, #4294967295
 8007a2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a30:	2200      	movs	r2, #0
 8007a32:	4bb0      	ldr	r3, [pc, #704]	; (8007cf4 <_svfprintf_r+0x75c>)
 8007a34:	f7f8 fd50 	bl	80004d8 <__aeabi_dmul>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a40:	f7f8 fffa 	bl	8000a38 <__aeabi_d2iz>
 8007a44:	901d      	str	r0, [sp, #116]	; 0x74
 8007a46:	f7f8 fcdd 	bl	8000404 <__aeabi_i2d>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a52:	f7f8 fb89 	bl	8000168 <__aeabi_dsub>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a5e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a60:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007a62:	960d      	str	r6, [sp, #52]	; 0x34
 8007a64:	5c9b      	ldrb	r3, [r3, r2]
 8007a66:	f805 3b01 	strb.w	r3, [r5], #1
 8007a6a:	1c73      	adds	r3, r6, #1
 8007a6c:	d006      	beq.n	8007a7c <_svfprintf_r+0x4e4>
 8007a6e:	2200      	movs	r2, #0
 8007a70:	2300      	movs	r3, #0
 8007a72:	3e01      	subs	r6, #1
 8007a74:	f7f8 ff98 	bl	80009a8 <__aeabi_dcmpeq>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d0d7      	beq.n	8007a2c <_svfprintf_r+0x494>
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a82:	4b9d      	ldr	r3, [pc, #628]	; (8007cf8 <_svfprintf_r+0x760>)
 8007a84:	f7f8 ffb8 	bl	80009f8 <__aeabi_dcmpgt>
 8007a88:	b960      	cbnz	r0, 8007aa4 <_svfprintf_r+0x50c>
 8007a8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	4b99      	ldr	r3, [pc, #612]	; (8007cf8 <_svfprintf_r+0x760>)
 8007a92:	f7f8 ff89 	bl	80009a8 <__aeabi_dcmpeq>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f000 817b 	beq.w	8007d92 <_svfprintf_r+0x7fa>
 8007a9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a9e:	07d8      	lsls	r0, r3, #31
 8007aa0:	f140 8177 	bpl.w	8007d92 <_svfprintf_r+0x7fa>
 8007aa4:	2030      	movs	r0, #48	; 0x30
 8007aa6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007aa8:	9524      	str	r5, [sp, #144]	; 0x90
 8007aaa:	7bd9      	ldrb	r1, [r3, #15]
 8007aac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007aae:	1e53      	subs	r3, r2, #1
 8007ab0:	9324      	str	r3, [sp, #144]	; 0x90
 8007ab2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007ab6:	428b      	cmp	r3, r1
 8007ab8:	f000 815a 	beq.w	8007d70 <_svfprintf_r+0x7d8>
 8007abc:	2b39      	cmp	r3, #57	; 0x39
 8007abe:	bf0b      	itete	eq
 8007ac0:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007ac2:	3301      	addne	r3, #1
 8007ac4:	7a9b      	ldrbeq	r3, [r3, #10]
 8007ac6:	b2db      	uxtbne	r3, r3
 8007ac8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007acc:	9b07      	ldr	r3, [sp, #28]
 8007ace:	1aeb      	subs	r3, r5, r3
 8007ad0:	9308      	str	r3, [sp, #32]
 8007ad2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ad4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007ad6:	2b47      	cmp	r3, #71	; 0x47
 8007ad8:	f040 81ad 	bne.w	8007e36 <_svfprintf_r+0x89e>
 8007adc:	1ce9      	adds	r1, r5, #3
 8007ade:	db02      	blt.n	8007ae6 <_svfprintf_r+0x54e>
 8007ae0:	45a8      	cmp	r8, r5
 8007ae2:	f280 81cf 	bge.w	8007e84 <_svfprintf_r+0x8ec>
 8007ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae8:	3b02      	subs	r3, #2
 8007aea:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007aee:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007af2:	f021 0120 	bic.w	r1, r1, #32
 8007af6:	2941      	cmp	r1, #65	; 0x41
 8007af8:	bf08      	it	eq
 8007afa:	320f      	addeq	r2, #15
 8007afc:	f105 33ff 	add.w	r3, r5, #4294967295
 8007b00:	bf06      	itte	eq
 8007b02:	b2d2      	uxtbeq	r2, r2
 8007b04:	2101      	moveq	r1, #1
 8007b06:	2100      	movne	r1, #0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007b0e:	bfb4      	ite	lt
 8007b10:	222d      	movlt	r2, #45	; 0x2d
 8007b12:	222b      	movge	r2, #43	; 0x2b
 8007b14:	9320      	str	r3, [sp, #128]	; 0x80
 8007b16:	bfb8      	it	lt
 8007b18:	f1c5 0301 	rsblt	r3, r5, #1
 8007b1c:	2b09      	cmp	r3, #9
 8007b1e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007b22:	f340 819e 	ble.w	8007e62 <_svfprintf_r+0x8ca>
 8007b26:	260a      	movs	r6, #10
 8007b28:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007b2c:	fb93 f5f6 	sdiv	r5, r3, r6
 8007b30:	4611      	mov	r1, r2
 8007b32:	fb06 3015 	mls	r0, r6, r5, r3
 8007b36:	3030      	adds	r0, #48	; 0x30
 8007b38:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	2863      	cmp	r0, #99	; 0x63
 8007b40:	462b      	mov	r3, r5
 8007b42:	f102 32ff 	add.w	r2, r2, #4294967295
 8007b46:	dcf1      	bgt.n	8007b2c <_svfprintf_r+0x594>
 8007b48:	3330      	adds	r3, #48	; 0x30
 8007b4a:	1e88      	subs	r0, r1, #2
 8007b4c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b50:	4603      	mov	r3, r0
 8007b52:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007b56:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007b5a:	42ab      	cmp	r3, r5
 8007b5c:	f0c0 817c 	bcc.w	8007e58 <_svfprintf_r+0x8c0>
 8007b60:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007b64:	1a52      	subs	r2, r2, r1
 8007b66:	42a8      	cmp	r0, r5
 8007b68:	bf88      	it	hi
 8007b6a:	2200      	movhi	r2, #0
 8007b6c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007b70:	441a      	add	r2, r3
 8007b72:	ab22      	add	r3, sp, #136	; 0x88
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	9a08      	ldr	r2, [sp, #32]
 8007b78:	931a      	str	r3, [sp, #104]	; 0x68
 8007b7a:	2a01      	cmp	r2, #1
 8007b7c:	eb03 0802 	add.w	r8, r3, r2
 8007b80:	dc02      	bgt.n	8007b88 <_svfprintf_r+0x5f0>
 8007b82:	f01a 0f01 	tst.w	sl, #1
 8007b86:	d001      	beq.n	8007b8c <_svfprintf_r+0x5f4>
 8007b88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b8a:	4498      	add	r8, r3
 8007b8c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8007b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b94:	9315      	str	r3, [sp, #84]	; 0x54
 8007b96:	2300      	movs	r3, #0
 8007b98:	461d      	mov	r5, r3
 8007b9a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007b9e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007ba0:	b113      	cbz	r3, 8007ba8 <_svfprintf_r+0x610>
 8007ba2:	232d      	movs	r3, #45	; 0x2d
 8007ba4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ba8:	2600      	movs	r6, #0
 8007baa:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8007bae:	4546      	cmp	r6, r8
 8007bb0:	4633      	mov	r3, r6
 8007bb2:	bfb8      	it	lt
 8007bb4:	4643      	movlt	r3, r8
 8007bb6:	9315      	str	r3, [sp, #84]	; 0x54
 8007bb8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007bbc:	b113      	cbz	r3, 8007bc4 <_svfprintf_r+0x62c>
 8007bbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	9315      	str	r3, [sp, #84]	; 0x54
 8007bc4:	f01a 0302 	ands.w	r3, sl, #2
 8007bc8:	931c      	str	r3, [sp, #112]	; 0x70
 8007bca:	bf1e      	ittt	ne
 8007bcc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007bce:	3302      	addne	r3, #2
 8007bd0:	9315      	strne	r3, [sp, #84]	; 0x54
 8007bd2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007bd6:	931d      	str	r3, [sp, #116]	; 0x74
 8007bd8:	d121      	bne.n	8007c1e <_svfprintf_r+0x686>
 8007bda:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007bde:	1a9b      	subs	r3, r3, r2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	9317      	str	r3, [sp, #92]	; 0x5c
 8007be4:	dd1b      	ble.n	8007c1e <_svfprintf_r+0x686>
 8007be6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bea:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007bec:	3301      	adds	r3, #1
 8007bee:	2810      	cmp	r0, #16
 8007bf0:	4842      	ldr	r0, [pc, #264]	; (8007cfc <_svfprintf_r+0x764>)
 8007bf2:	f104 0108 	add.w	r1, r4, #8
 8007bf6:	6020      	str	r0, [r4, #0]
 8007bf8:	f300 82e6 	bgt.w	80081c8 <_svfprintf_r+0xc30>
 8007bfc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007bfe:	2b07      	cmp	r3, #7
 8007c00:	4402      	add	r2, r0
 8007c02:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c06:	6060      	str	r0, [r4, #4]
 8007c08:	f340 82f3 	ble.w	80081f2 <_svfprintf_r+0xc5a>
 8007c0c:	4659      	mov	r1, fp
 8007c0e:	4648      	mov	r0, r9
 8007c10:	aa26      	add	r2, sp, #152	; 0x98
 8007c12:	f004 f9b9 	bl	800bf88 <__ssprint_r>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	f040 8636 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8007c1c:	ac29      	add	r4, sp, #164	; 0xa4
 8007c1e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007c22:	b173      	cbz	r3, 8007c42 <_svfprintf_r+0x6aa>
 8007c24:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	6063      	str	r3, [r4, #4]
 8007c2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c30:	3301      	adds	r3, #1
 8007c32:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c36:	3301      	adds	r3, #1
 8007c38:	2b07      	cmp	r3, #7
 8007c3a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c3c:	f300 82db 	bgt.w	80081f6 <_svfprintf_r+0xc5e>
 8007c40:	3408      	adds	r4, #8
 8007c42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007c44:	b16b      	cbz	r3, 8007c62 <_svfprintf_r+0x6ca>
 8007c46:	ab1f      	add	r3, sp, #124	; 0x7c
 8007c48:	6023      	str	r3, [r4, #0]
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	6063      	str	r3, [r4, #4]
 8007c4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c50:	3302      	adds	r3, #2
 8007c52:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c54:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c56:	3301      	adds	r3, #1
 8007c58:	2b07      	cmp	r3, #7
 8007c5a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c5c:	f300 82d5 	bgt.w	800820a <_svfprintf_r+0xc72>
 8007c60:	3408      	adds	r4, #8
 8007c62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c64:	2b80      	cmp	r3, #128	; 0x80
 8007c66:	d121      	bne.n	8007cac <_svfprintf_r+0x714>
 8007c68:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007c6c:	1a9b      	subs	r3, r3, r2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c72:	dd1b      	ble.n	8007cac <_svfprintf_r+0x714>
 8007c74:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c78:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	2810      	cmp	r0, #16
 8007c7e:	4820      	ldr	r0, [pc, #128]	; (8007d00 <_svfprintf_r+0x768>)
 8007c80:	f104 0108 	add.w	r1, r4, #8
 8007c84:	6020      	str	r0, [r4, #0]
 8007c86:	f300 82ca 	bgt.w	800821e <_svfprintf_r+0xc86>
 8007c8a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007c8c:	2b07      	cmp	r3, #7
 8007c8e:	4402      	add	r2, r0
 8007c90:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c94:	6060      	str	r0, [r4, #4]
 8007c96:	f340 82d7 	ble.w	8008248 <_svfprintf_r+0xcb0>
 8007c9a:	4659      	mov	r1, fp
 8007c9c:	4648      	mov	r0, r9
 8007c9e:	aa26      	add	r2, sp, #152	; 0x98
 8007ca0:	f004 f972 	bl	800bf88 <__ssprint_r>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	f040 85ef 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8007caa:	ac29      	add	r4, sp, #164	; 0xa4
 8007cac:	eba6 0608 	sub.w	r6, r6, r8
 8007cb0:	2e00      	cmp	r6, #0
 8007cb2:	dd27      	ble.n	8007d04 <_svfprintf_r+0x76c>
 8007cb4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007cb8:	4811      	ldr	r0, [pc, #68]	; (8007d00 <_svfprintf_r+0x768>)
 8007cba:	2e10      	cmp	r6, #16
 8007cbc:	f103 0301 	add.w	r3, r3, #1
 8007cc0:	f104 0108 	add.w	r1, r4, #8
 8007cc4:	6020      	str	r0, [r4, #0]
 8007cc6:	f300 82c1 	bgt.w	800824c <_svfprintf_r+0xcb4>
 8007cca:	6066      	str	r6, [r4, #4]
 8007ccc:	2b07      	cmp	r3, #7
 8007cce:	4416      	add	r6, r2
 8007cd0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007cd4:	f340 82cd 	ble.w	8008272 <_svfprintf_r+0xcda>
 8007cd8:	4659      	mov	r1, fp
 8007cda:	4648      	mov	r0, r9
 8007cdc:	aa26      	add	r2, sp, #152	; 0x98
 8007cde:	f004 f953 	bl	800bf88 <__ssprint_r>
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	f040 85d0 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8007ce8:	ac29      	add	r4, sp, #164	; 0xa4
 8007cea:	e00b      	b.n	8007d04 <_svfprintf_r+0x76c>
 8007cec:	0800ead8 	.word	0x0800ead8
 8007cf0:	0800eae9 	.word	0x0800eae9
 8007cf4:	40300000 	.word	0x40300000
 8007cf8:	3fe00000 	.word	0x3fe00000
 8007cfc:	0800eafc 	.word	0x0800eafc
 8007d00:	0800eb0c 	.word	0x0800eb0c
 8007d04:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007d08:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007d0a:	f040 82b9 	bne.w	8008280 <_svfprintf_r+0xce8>
 8007d0e:	9b07      	ldr	r3, [sp, #28]
 8007d10:	4446      	add	r6, r8
 8007d12:	e9c4 3800 	strd	r3, r8, [r4]
 8007d16:	9628      	str	r6, [sp, #160]	; 0xa0
 8007d18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	2b07      	cmp	r3, #7
 8007d1e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d20:	f300 82f4 	bgt.w	800830c <_svfprintf_r+0xd74>
 8007d24:	3408      	adds	r4, #8
 8007d26:	f01a 0f04 	tst.w	sl, #4
 8007d2a:	f040 858e 	bne.w	800884a <_svfprintf_r+0x12b2>
 8007d2e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007d32:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007d34:	428a      	cmp	r2, r1
 8007d36:	bfac      	ite	ge
 8007d38:	189b      	addge	r3, r3, r2
 8007d3a:	185b      	addlt	r3, r3, r1
 8007d3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d40:	b13b      	cbz	r3, 8007d52 <_svfprintf_r+0x7ba>
 8007d42:	4659      	mov	r1, fp
 8007d44:	4648      	mov	r0, r9
 8007d46:	aa26      	add	r2, sp, #152	; 0x98
 8007d48:	f004 f91e 	bl	800bf88 <__ssprint_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	f040 859b 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8007d52:	2300      	movs	r3, #0
 8007d54:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d56:	2f00      	cmp	r7, #0
 8007d58:	f040 85b2 	bne.w	80088c0 <_svfprintf_r+0x1328>
 8007d5c:	ac29      	add	r4, sp, #164	; 0xa4
 8007d5e:	e0e3      	b.n	8007f28 <_svfprintf_r+0x990>
 8007d60:	ab39      	add	r3, sp, #228	; 0xe4
 8007d62:	9307      	str	r3, [sp, #28]
 8007d64:	e631      	b.n	80079ca <_svfprintf_r+0x432>
 8007d66:	9f07      	ldr	r7, [sp, #28]
 8007d68:	e62f      	b.n	80079ca <_svfprintf_r+0x432>
 8007d6a:	f04f 0806 	mov.w	r8, #6
 8007d6e:	e62c      	b.n	80079ca <_svfprintf_r+0x432>
 8007d70:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007d74:	e69a      	b.n	8007aac <_svfprintf_r+0x514>
 8007d76:	f803 0b01 	strb.w	r0, [r3], #1
 8007d7a:	1aca      	subs	r2, r1, r3
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	dafa      	bge.n	8007d76 <_svfprintf_r+0x7de>
 8007d80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d84:	3201      	adds	r2, #1
 8007d86:	f103 0301 	add.w	r3, r3, #1
 8007d8a:	bfb8      	it	lt
 8007d8c:	2300      	movlt	r3, #0
 8007d8e:	441d      	add	r5, r3
 8007d90:	e69c      	b.n	8007acc <_svfprintf_r+0x534>
 8007d92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d94:	462b      	mov	r3, r5
 8007d96:	2030      	movs	r0, #48	; 0x30
 8007d98:	18a9      	adds	r1, r5, r2
 8007d9a:	e7ee      	b.n	8007d7a <_svfprintf_r+0x7e2>
 8007d9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d9e:	2b46      	cmp	r3, #70	; 0x46
 8007da0:	d005      	beq.n	8007dae <_svfprintf_r+0x816>
 8007da2:	2b45      	cmp	r3, #69	; 0x45
 8007da4:	d11b      	bne.n	8007dde <_svfprintf_r+0x846>
 8007da6:	f108 0601 	add.w	r6, r8, #1
 8007daa:	2302      	movs	r3, #2
 8007dac:	e001      	b.n	8007db2 <_svfprintf_r+0x81a>
 8007dae:	4646      	mov	r6, r8
 8007db0:	2303      	movs	r3, #3
 8007db2:	aa24      	add	r2, sp, #144	; 0x90
 8007db4:	9204      	str	r2, [sp, #16]
 8007db6:	aa21      	add	r2, sp, #132	; 0x84
 8007db8:	9203      	str	r2, [sp, #12]
 8007dba:	aa20      	add	r2, sp, #128	; 0x80
 8007dbc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	4648      	mov	r0, r9
 8007dc4:	462b      	mov	r3, r5
 8007dc6:	9a08      	ldr	r2, [sp, #32]
 8007dc8:	f002 f95a 	bl	800a080 <_dtoa_r>
 8007dcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dce:	9007      	str	r0, [sp, #28]
 8007dd0:	2b47      	cmp	r3, #71	; 0x47
 8007dd2:	d106      	bne.n	8007de2 <_svfprintf_r+0x84a>
 8007dd4:	f01a 0f01 	tst.w	sl, #1
 8007dd8:	d103      	bne.n	8007de2 <_svfprintf_r+0x84a>
 8007dda:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007ddc:	e676      	b.n	8007acc <_svfprintf_r+0x534>
 8007dde:	4646      	mov	r6, r8
 8007de0:	e7e3      	b.n	8007daa <_svfprintf_r+0x812>
 8007de2:	9b07      	ldr	r3, [sp, #28]
 8007de4:	4433      	add	r3, r6
 8007de6:	930d      	str	r3, [sp, #52]	; 0x34
 8007de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dea:	2b46      	cmp	r3, #70	; 0x46
 8007dec:	d111      	bne.n	8007e12 <_svfprintf_r+0x87a>
 8007dee:	9b07      	ldr	r3, [sp, #28]
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	2b30      	cmp	r3, #48	; 0x30
 8007df4:	d109      	bne.n	8007e0a <_svfprintf_r+0x872>
 8007df6:	2200      	movs	r2, #0
 8007df8:	2300      	movs	r3, #0
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	9808      	ldr	r0, [sp, #32]
 8007dfe:	f7f8 fdd3 	bl	80009a8 <__aeabi_dcmpeq>
 8007e02:	b910      	cbnz	r0, 8007e0a <_svfprintf_r+0x872>
 8007e04:	f1c6 0601 	rsb	r6, r6, #1
 8007e08:	9620      	str	r6, [sp, #128]	; 0x80
 8007e0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007e0e:	441a      	add	r2, r3
 8007e10:	920d      	str	r2, [sp, #52]	; 0x34
 8007e12:	2200      	movs	r2, #0
 8007e14:	2300      	movs	r3, #0
 8007e16:	4629      	mov	r1, r5
 8007e18:	9808      	ldr	r0, [sp, #32]
 8007e1a:	f7f8 fdc5 	bl	80009a8 <__aeabi_dcmpeq>
 8007e1e:	b108      	cbz	r0, 8007e24 <_svfprintf_r+0x88c>
 8007e20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e22:	9324      	str	r3, [sp, #144]	; 0x90
 8007e24:	2230      	movs	r2, #48	; 0x30
 8007e26:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e28:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007e2a:	4299      	cmp	r1, r3
 8007e2c:	d9d5      	bls.n	8007dda <_svfprintf_r+0x842>
 8007e2e:	1c59      	adds	r1, r3, #1
 8007e30:	9124      	str	r1, [sp, #144]	; 0x90
 8007e32:	701a      	strb	r2, [r3, #0]
 8007e34:	e7f7      	b.n	8007e26 <_svfprintf_r+0x88e>
 8007e36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e38:	2b46      	cmp	r3, #70	; 0x46
 8007e3a:	f47f ae57 	bne.w	8007aec <_svfprintf_r+0x554>
 8007e3e:	f00a 0301 	and.w	r3, sl, #1
 8007e42:	2d00      	cmp	r5, #0
 8007e44:	ea43 0308 	orr.w	r3, r3, r8
 8007e48:	dd18      	ble.n	8007e7c <_svfprintf_r+0x8e4>
 8007e4a:	b383      	cbz	r3, 8007eae <_svfprintf_r+0x916>
 8007e4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e4e:	18eb      	adds	r3, r5, r3
 8007e50:	4498      	add	r8, r3
 8007e52:	2366      	movs	r3, #102	; 0x66
 8007e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e56:	e030      	b.n	8007eba <_svfprintf_r+0x922>
 8007e58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e5c:	f802 6b01 	strb.w	r6, [r2], #1
 8007e60:	e67b      	b.n	8007b5a <_svfprintf_r+0x5c2>
 8007e62:	b941      	cbnz	r1, 8007e76 <_svfprintf_r+0x8de>
 8007e64:	2230      	movs	r2, #48	; 0x30
 8007e66:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007e6a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007e6e:	3330      	adds	r3, #48	; 0x30
 8007e70:	f802 3b01 	strb.w	r3, [r2], #1
 8007e74:	e67d      	b.n	8007b72 <_svfprintf_r+0x5da>
 8007e76:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007e7a:	e7f8      	b.n	8007e6e <_svfprintf_r+0x8d6>
 8007e7c:	b1cb      	cbz	r3, 8007eb2 <_svfprintf_r+0x91a>
 8007e7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e80:	3301      	adds	r3, #1
 8007e82:	e7e5      	b.n	8007e50 <_svfprintf_r+0x8b8>
 8007e84:	9b08      	ldr	r3, [sp, #32]
 8007e86:	429d      	cmp	r5, r3
 8007e88:	db07      	blt.n	8007e9a <_svfprintf_r+0x902>
 8007e8a:	f01a 0f01 	tst.w	sl, #1
 8007e8e:	d029      	beq.n	8007ee4 <_svfprintf_r+0x94c>
 8007e90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e92:	eb05 0803 	add.w	r8, r5, r3
 8007e96:	2367      	movs	r3, #103	; 0x67
 8007e98:	e7dc      	b.n	8007e54 <_svfprintf_r+0x8bc>
 8007e9a:	9b08      	ldr	r3, [sp, #32]
 8007e9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e9e:	2d00      	cmp	r5, #0
 8007ea0:	eb03 0802 	add.w	r8, r3, r2
 8007ea4:	dcf7      	bgt.n	8007e96 <_svfprintf_r+0x8fe>
 8007ea6:	f1c5 0301 	rsb	r3, r5, #1
 8007eaa:	4498      	add	r8, r3
 8007eac:	e7f3      	b.n	8007e96 <_svfprintf_r+0x8fe>
 8007eae:	46a8      	mov	r8, r5
 8007eb0:	e7cf      	b.n	8007e52 <_svfprintf_r+0x8ba>
 8007eb2:	2366      	movs	r3, #102	; 0x66
 8007eb4:	f04f 0801 	mov.w	r8, #1
 8007eb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eba:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8007ebe:	930d      	str	r3, [sp, #52]	; 0x34
 8007ec0:	d023      	beq.n	8007f0a <_svfprintf_r+0x972>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2d00      	cmp	r5, #0
 8007ec6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007eca:	f77f ae68 	ble.w	8007b9e <_svfprintf_r+0x606>
 8007ece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	2bff      	cmp	r3, #255	; 0xff
 8007ed4:	d108      	bne.n	8007ee8 <_svfprintf_r+0x950>
 8007ed6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007eda:	4413      	add	r3, r2
 8007edc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ede:	fb02 8803 	mla	r8, r2, r3, r8
 8007ee2:	e65c      	b.n	8007b9e <_svfprintf_r+0x606>
 8007ee4:	46a8      	mov	r8, r5
 8007ee6:	e7d6      	b.n	8007e96 <_svfprintf_r+0x8fe>
 8007ee8:	42ab      	cmp	r3, r5
 8007eea:	daf4      	bge.n	8007ed6 <_svfprintf_r+0x93e>
 8007eec:	1aed      	subs	r5, r5, r3
 8007eee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ef0:	785b      	ldrb	r3, [r3, #1]
 8007ef2:	b133      	cbz	r3, 8007f02 <_svfprintf_r+0x96a>
 8007ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	930d      	str	r3, [sp, #52]	; 0x34
 8007efa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007efc:	3301      	adds	r3, #1
 8007efe:	930e      	str	r3, [sp, #56]	; 0x38
 8007f00:	e7e5      	b.n	8007ece <_svfprintf_r+0x936>
 8007f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f04:	3301      	adds	r3, #1
 8007f06:	930c      	str	r3, [sp, #48]	; 0x30
 8007f08:	e7e1      	b.n	8007ece <_svfprintf_r+0x936>
 8007f0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f0c:	930c      	str	r3, [sp, #48]	; 0x30
 8007f0e:	e646      	b.n	8007b9e <_svfprintf_r+0x606>
 8007f10:	4632      	mov	r2, r6
 8007f12:	f852 3b04 	ldr.w	r3, [r2], #4
 8007f16:	f01a 0f20 	tst.w	sl, #32
 8007f1a:	920a      	str	r2, [sp, #40]	; 0x28
 8007f1c:	d009      	beq.n	8007f32 <_svfprintf_r+0x99a>
 8007f1e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f20:	4610      	mov	r0, r2
 8007f22:	17d1      	asrs	r1, r2, #31
 8007f24:	e9c3 0100 	strd	r0, r1, [r3]
 8007f28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f2a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007f2c:	9307      	str	r3, [sp, #28]
 8007f2e:	f7ff bb6f 	b.w	8007610 <_svfprintf_r+0x78>
 8007f32:	f01a 0f10 	tst.w	sl, #16
 8007f36:	d002      	beq.n	8007f3e <_svfprintf_r+0x9a6>
 8007f38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f3a:	601a      	str	r2, [r3, #0]
 8007f3c:	e7f4      	b.n	8007f28 <_svfprintf_r+0x990>
 8007f3e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007f42:	d002      	beq.n	8007f4a <_svfprintf_r+0x9b2>
 8007f44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f46:	801a      	strh	r2, [r3, #0]
 8007f48:	e7ee      	b.n	8007f28 <_svfprintf_r+0x990>
 8007f4a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007f4e:	d0f3      	beq.n	8007f38 <_svfprintf_r+0x9a0>
 8007f50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	e7e8      	b.n	8007f28 <_svfprintf_r+0x990>
 8007f56:	f04a 0a10 	orr.w	sl, sl, #16
 8007f5a:	f01a 0f20 	tst.w	sl, #32
 8007f5e:	d01e      	beq.n	8007f9e <_svfprintf_r+0xa06>
 8007f60:	3607      	adds	r6, #7
 8007f62:	f026 0307 	bic.w	r3, r6, #7
 8007f66:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f6a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007f72:	2200      	movs	r2, #0
 8007f74:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007f78:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007f7c:	f000 84b1 	beq.w	80088e2 <_svfprintf_r+0x134a>
 8007f80:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8007f84:	920c      	str	r2, [sp, #48]	; 0x30
 8007f86:	ea56 0207 	orrs.w	r2, r6, r7
 8007f8a:	f040 84b0 	bne.w	80088ee <_svfprintf_r+0x1356>
 8007f8e:	f1b8 0f00 	cmp.w	r8, #0
 8007f92:	f000 8103 	beq.w	800819c <_svfprintf_r+0xc04>
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	f040 84ac 	bne.w	80088f4 <_svfprintf_r+0x135c>
 8007f9c:	e098      	b.n	80080d0 <_svfprintf_r+0xb38>
 8007f9e:	1d33      	adds	r3, r6, #4
 8007fa0:	f01a 0f10 	tst.w	sl, #16
 8007fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8007fa6:	d001      	beq.n	8007fac <_svfprintf_r+0xa14>
 8007fa8:	6836      	ldr	r6, [r6, #0]
 8007faa:	e003      	b.n	8007fb4 <_svfprintf_r+0xa1c>
 8007fac:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007fb0:	d002      	beq.n	8007fb8 <_svfprintf_r+0xa20>
 8007fb2:	8836      	ldrh	r6, [r6, #0]
 8007fb4:	2700      	movs	r7, #0
 8007fb6:	e7d9      	b.n	8007f6c <_svfprintf_r+0x9d4>
 8007fb8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007fbc:	d0f4      	beq.n	8007fa8 <_svfprintf_r+0xa10>
 8007fbe:	7836      	ldrb	r6, [r6, #0]
 8007fc0:	e7f8      	b.n	8007fb4 <_svfprintf_r+0xa1c>
 8007fc2:	4633      	mov	r3, r6
 8007fc4:	f853 6b04 	ldr.w	r6, [r3], #4
 8007fc8:	2278      	movs	r2, #120	; 0x78
 8007fca:	930a      	str	r3, [sp, #40]	; 0x28
 8007fcc:	f647 0330 	movw	r3, #30768	; 0x7830
 8007fd0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007fd4:	4ba8      	ldr	r3, [pc, #672]	; (8008278 <_svfprintf_r+0xce0>)
 8007fd6:	2700      	movs	r7, #0
 8007fd8:	931b      	str	r3, [sp, #108]	; 0x6c
 8007fda:	f04a 0a02 	orr.w	sl, sl, #2
 8007fde:	2302      	movs	r3, #2
 8007fe0:	920b      	str	r2, [sp, #44]	; 0x2c
 8007fe2:	e7c6      	b.n	8007f72 <_svfprintf_r+0x9da>
 8007fe4:	4632      	mov	r2, r6
 8007fe6:	2500      	movs	r5, #0
 8007fe8:	f852 3b04 	ldr.w	r3, [r2], #4
 8007fec:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007ff0:	9307      	str	r3, [sp, #28]
 8007ff2:	920a      	str	r2, [sp, #40]	; 0x28
 8007ff4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007ff8:	d010      	beq.n	800801c <_svfprintf_r+0xa84>
 8007ffa:	4642      	mov	r2, r8
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	9807      	ldr	r0, [sp, #28]
 8008000:	f003 fa24 	bl	800b44c <memchr>
 8008004:	4607      	mov	r7, r0
 8008006:	2800      	cmp	r0, #0
 8008008:	f43f ac85 	beq.w	8007916 <_svfprintf_r+0x37e>
 800800c:	9b07      	ldr	r3, [sp, #28]
 800800e:	462f      	mov	r7, r5
 8008010:	462e      	mov	r6, r5
 8008012:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008016:	eba0 0803 	sub.w	r8, r0, r3
 800801a:	e5c8      	b.n	8007bae <_svfprintf_r+0x616>
 800801c:	9807      	ldr	r0, [sp, #28]
 800801e:	f7f8 f897 	bl	8000150 <strlen>
 8008022:	462f      	mov	r7, r5
 8008024:	4680      	mov	r8, r0
 8008026:	e476      	b.n	8007916 <_svfprintf_r+0x37e>
 8008028:	f04a 0a10 	orr.w	sl, sl, #16
 800802c:	f01a 0f20 	tst.w	sl, #32
 8008030:	d007      	beq.n	8008042 <_svfprintf_r+0xaaa>
 8008032:	3607      	adds	r6, #7
 8008034:	f026 0307 	bic.w	r3, r6, #7
 8008038:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800803c:	930a      	str	r3, [sp, #40]	; 0x28
 800803e:	2301      	movs	r3, #1
 8008040:	e797      	b.n	8007f72 <_svfprintf_r+0x9da>
 8008042:	1d33      	adds	r3, r6, #4
 8008044:	f01a 0f10 	tst.w	sl, #16
 8008048:	930a      	str	r3, [sp, #40]	; 0x28
 800804a:	d001      	beq.n	8008050 <_svfprintf_r+0xab8>
 800804c:	6836      	ldr	r6, [r6, #0]
 800804e:	e003      	b.n	8008058 <_svfprintf_r+0xac0>
 8008050:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008054:	d002      	beq.n	800805c <_svfprintf_r+0xac4>
 8008056:	8836      	ldrh	r6, [r6, #0]
 8008058:	2700      	movs	r7, #0
 800805a:	e7f0      	b.n	800803e <_svfprintf_r+0xaa6>
 800805c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008060:	d0f4      	beq.n	800804c <_svfprintf_r+0xab4>
 8008062:	7836      	ldrb	r6, [r6, #0]
 8008064:	e7f8      	b.n	8008058 <_svfprintf_r+0xac0>
 8008066:	4b85      	ldr	r3, [pc, #532]	; (800827c <_svfprintf_r+0xce4>)
 8008068:	f01a 0f20 	tst.w	sl, #32
 800806c:	931b      	str	r3, [sp, #108]	; 0x6c
 800806e:	d019      	beq.n	80080a4 <_svfprintf_r+0xb0c>
 8008070:	3607      	adds	r6, #7
 8008072:	f026 0307 	bic.w	r3, r6, #7
 8008076:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800807a:	930a      	str	r3, [sp, #40]	; 0x28
 800807c:	f01a 0f01 	tst.w	sl, #1
 8008080:	d00a      	beq.n	8008098 <_svfprintf_r+0xb00>
 8008082:	ea56 0307 	orrs.w	r3, r6, r7
 8008086:	d007      	beq.n	8008098 <_svfprintf_r+0xb00>
 8008088:	2330      	movs	r3, #48	; 0x30
 800808a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800808e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008090:	f04a 0a02 	orr.w	sl, sl, #2
 8008094:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008098:	2302      	movs	r3, #2
 800809a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800809e:	e768      	b.n	8007f72 <_svfprintf_r+0x9da>
 80080a0:	4b75      	ldr	r3, [pc, #468]	; (8008278 <_svfprintf_r+0xce0>)
 80080a2:	e7e1      	b.n	8008068 <_svfprintf_r+0xad0>
 80080a4:	1d33      	adds	r3, r6, #4
 80080a6:	f01a 0f10 	tst.w	sl, #16
 80080aa:	930a      	str	r3, [sp, #40]	; 0x28
 80080ac:	d001      	beq.n	80080b2 <_svfprintf_r+0xb1a>
 80080ae:	6836      	ldr	r6, [r6, #0]
 80080b0:	e003      	b.n	80080ba <_svfprintf_r+0xb22>
 80080b2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80080b6:	d002      	beq.n	80080be <_svfprintf_r+0xb26>
 80080b8:	8836      	ldrh	r6, [r6, #0]
 80080ba:	2700      	movs	r7, #0
 80080bc:	e7de      	b.n	800807c <_svfprintf_r+0xae4>
 80080be:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80080c2:	d0f4      	beq.n	80080ae <_svfprintf_r+0xb16>
 80080c4:	7836      	ldrb	r6, [r6, #0]
 80080c6:	e7f8      	b.n	80080ba <_svfprintf_r+0xb22>
 80080c8:	2f00      	cmp	r7, #0
 80080ca:	bf08      	it	eq
 80080cc:	2e0a      	cmpeq	r6, #10
 80080ce:	d206      	bcs.n	80080de <_svfprintf_r+0xb46>
 80080d0:	3630      	adds	r6, #48	; 0x30
 80080d2:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80080d6:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80080da:	f000 bc2d 	b.w	8008938 <_svfprintf_r+0x13a0>
 80080de:	2300      	movs	r3, #0
 80080e0:	9308      	str	r3, [sp, #32]
 80080e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080e4:	ad52      	add	r5, sp, #328	; 0x148
 80080e6:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80080ea:	1e6b      	subs	r3, r5, #1
 80080ec:	9307      	str	r3, [sp, #28]
 80080ee:	220a      	movs	r2, #10
 80080f0:	2300      	movs	r3, #0
 80080f2:	4630      	mov	r0, r6
 80080f4:	4639      	mov	r1, r7
 80080f6:	f7f8 fd17 	bl	8000b28 <__aeabi_uldivmod>
 80080fa:	9b08      	ldr	r3, [sp, #32]
 80080fc:	3230      	adds	r2, #48	; 0x30
 80080fe:	3301      	adds	r3, #1
 8008100:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008104:	9308      	str	r3, [sp, #32]
 8008106:	f1ba 0f00 	cmp.w	sl, #0
 800810a:	d019      	beq.n	8008140 <_svfprintf_r+0xba8>
 800810c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800810e:	9a08      	ldr	r2, [sp, #32]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	429a      	cmp	r2, r3
 8008114:	d114      	bne.n	8008140 <_svfprintf_r+0xba8>
 8008116:	2aff      	cmp	r2, #255	; 0xff
 8008118:	d012      	beq.n	8008140 <_svfprintf_r+0xba8>
 800811a:	2f00      	cmp	r7, #0
 800811c:	bf08      	it	eq
 800811e:	2e0a      	cmpeq	r6, #10
 8008120:	d30e      	bcc.n	8008140 <_svfprintf_r+0xba8>
 8008122:	9b07      	ldr	r3, [sp, #28]
 8008124:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008126:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008128:	1a9b      	subs	r3, r3, r2
 800812a:	4618      	mov	r0, r3
 800812c:	9307      	str	r3, [sp, #28]
 800812e:	f003 ff18 	bl	800bf62 <strncpy>
 8008132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008134:	785d      	ldrb	r5, [r3, #1]
 8008136:	b1ed      	cbz	r5, 8008174 <_svfprintf_r+0xbdc>
 8008138:	3301      	adds	r3, #1
 800813a:	930e      	str	r3, [sp, #56]	; 0x38
 800813c:	2300      	movs	r3, #0
 800813e:	9308      	str	r3, [sp, #32]
 8008140:	220a      	movs	r2, #10
 8008142:	2300      	movs	r3, #0
 8008144:	4630      	mov	r0, r6
 8008146:	4639      	mov	r1, r7
 8008148:	f7f8 fcee 	bl	8000b28 <__aeabi_uldivmod>
 800814c:	2f00      	cmp	r7, #0
 800814e:	bf08      	it	eq
 8008150:	2e0a      	cmpeq	r6, #10
 8008152:	d20b      	bcs.n	800816c <_svfprintf_r+0xbd4>
 8008154:	2700      	movs	r7, #0
 8008156:	9b07      	ldr	r3, [sp, #28]
 8008158:	aa52      	add	r2, sp, #328	; 0x148
 800815a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800815e:	4646      	mov	r6, r8
 8008160:	eba2 0803 	sub.w	r8, r2, r3
 8008164:	463d      	mov	r5, r7
 8008166:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800816a:	e520      	b.n	8007bae <_svfprintf_r+0x616>
 800816c:	4606      	mov	r6, r0
 800816e:	460f      	mov	r7, r1
 8008170:	9d07      	ldr	r5, [sp, #28]
 8008172:	e7ba      	b.n	80080ea <_svfprintf_r+0xb52>
 8008174:	9508      	str	r5, [sp, #32]
 8008176:	e7e3      	b.n	8008140 <_svfprintf_r+0xba8>
 8008178:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800817a:	f006 030f 	and.w	r3, r6, #15
 800817e:	5cd3      	ldrb	r3, [r2, r3]
 8008180:	9a07      	ldr	r2, [sp, #28]
 8008182:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008186:	0933      	lsrs	r3, r6, #4
 8008188:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800818c:	9207      	str	r2, [sp, #28]
 800818e:	093a      	lsrs	r2, r7, #4
 8008190:	461e      	mov	r6, r3
 8008192:	4617      	mov	r7, r2
 8008194:	ea56 0307 	orrs.w	r3, r6, r7
 8008198:	d1ee      	bne.n	8008178 <_svfprintf_r+0xbe0>
 800819a:	e7db      	b.n	8008154 <_svfprintf_r+0xbbc>
 800819c:	b933      	cbnz	r3, 80081ac <_svfprintf_r+0xc14>
 800819e:	f01a 0f01 	tst.w	sl, #1
 80081a2:	d003      	beq.n	80081ac <_svfprintf_r+0xc14>
 80081a4:	2330      	movs	r3, #48	; 0x30
 80081a6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80081aa:	e794      	b.n	80080d6 <_svfprintf_r+0xb3e>
 80081ac:	ab52      	add	r3, sp, #328	; 0x148
 80081ae:	e3c3      	b.n	8008938 <_svfprintf_r+0x13a0>
 80081b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f000 838a 	beq.w	80088cc <_svfprintf_r+0x1334>
 80081b8:	2000      	movs	r0, #0
 80081ba:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80081be:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80081c2:	960a      	str	r6, [sp, #40]	; 0x28
 80081c4:	f7ff bb3f 	b.w	8007846 <_svfprintf_r+0x2ae>
 80081c8:	2010      	movs	r0, #16
 80081ca:	2b07      	cmp	r3, #7
 80081cc:	4402      	add	r2, r0
 80081ce:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80081d2:	6060      	str	r0, [r4, #4]
 80081d4:	dd08      	ble.n	80081e8 <_svfprintf_r+0xc50>
 80081d6:	4659      	mov	r1, fp
 80081d8:	4648      	mov	r0, r9
 80081da:	aa26      	add	r2, sp, #152	; 0x98
 80081dc:	f003 fed4 	bl	800bf88 <__ssprint_r>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	f040 8351 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80081e6:	a929      	add	r1, sp, #164	; 0xa4
 80081e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ea:	460c      	mov	r4, r1
 80081ec:	3b10      	subs	r3, #16
 80081ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80081f0:	e4f9      	b.n	8007be6 <_svfprintf_r+0x64e>
 80081f2:	460c      	mov	r4, r1
 80081f4:	e513      	b.n	8007c1e <_svfprintf_r+0x686>
 80081f6:	4659      	mov	r1, fp
 80081f8:	4648      	mov	r0, r9
 80081fa:	aa26      	add	r2, sp, #152	; 0x98
 80081fc:	f003 fec4 	bl	800bf88 <__ssprint_r>
 8008200:	2800      	cmp	r0, #0
 8008202:	f040 8341 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008206:	ac29      	add	r4, sp, #164	; 0xa4
 8008208:	e51b      	b.n	8007c42 <_svfprintf_r+0x6aa>
 800820a:	4659      	mov	r1, fp
 800820c:	4648      	mov	r0, r9
 800820e:	aa26      	add	r2, sp, #152	; 0x98
 8008210:	f003 feba 	bl	800bf88 <__ssprint_r>
 8008214:	2800      	cmp	r0, #0
 8008216:	f040 8337 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800821a:	ac29      	add	r4, sp, #164	; 0xa4
 800821c:	e521      	b.n	8007c62 <_svfprintf_r+0x6ca>
 800821e:	2010      	movs	r0, #16
 8008220:	2b07      	cmp	r3, #7
 8008222:	4402      	add	r2, r0
 8008224:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008228:	6060      	str	r0, [r4, #4]
 800822a:	dd08      	ble.n	800823e <_svfprintf_r+0xca6>
 800822c:	4659      	mov	r1, fp
 800822e:	4648      	mov	r0, r9
 8008230:	aa26      	add	r2, sp, #152	; 0x98
 8008232:	f003 fea9 	bl	800bf88 <__ssprint_r>
 8008236:	2800      	cmp	r0, #0
 8008238:	f040 8326 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800823c:	a929      	add	r1, sp, #164	; 0xa4
 800823e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008240:	460c      	mov	r4, r1
 8008242:	3b10      	subs	r3, #16
 8008244:	9317      	str	r3, [sp, #92]	; 0x5c
 8008246:	e515      	b.n	8007c74 <_svfprintf_r+0x6dc>
 8008248:	460c      	mov	r4, r1
 800824a:	e52f      	b.n	8007cac <_svfprintf_r+0x714>
 800824c:	2010      	movs	r0, #16
 800824e:	2b07      	cmp	r3, #7
 8008250:	4402      	add	r2, r0
 8008252:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008256:	6060      	str	r0, [r4, #4]
 8008258:	dd08      	ble.n	800826c <_svfprintf_r+0xcd4>
 800825a:	4659      	mov	r1, fp
 800825c:	4648      	mov	r0, r9
 800825e:	aa26      	add	r2, sp, #152	; 0x98
 8008260:	f003 fe92 	bl	800bf88 <__ssprint_r>
 8008264:	2800      	cmp	r0, #0
 8008266:	f040 830f 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800826a:	a929      	add	r1, sp, #164	; 0xa4
 800826c:	460c      	mov	r4, r1
 800826e:	3e10      	subs	r6, #16
 8008270:	e520      	b.n	8007cb4 <_svfprintf_r+0x71c>
 8008272:	460c      	mov	r4, r1
 8008274:	e546      	b.n	8007d04 <_svfprintf_r+0x76c>
 8008276:	bf00      	nop
 8008278:	0800ead8 	.word	0x0800ead8
 800827c:	0800eae9 	.word	0x0800eae9
 8008280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008282:	2b65      	cmp	r3, #101	; 0x65
 8008284:	f340 824a 	ble.w	800871c <_svfprintf_r+0x1184>
 8008288:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800828c:	2200      	movs	r2, #0
 800828e:	2300      	movs	r3, #0
 8008290:	f7f8 fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8008294:	2800      	cmp	r0, #0
 8008296:	d06a      	beq.n	800836e <_svfprintf_r+0xdd6>
 8008298:	4b6f      	ldr	r3, [pc, #444]	; (8008458 <_svfprintf_r+0xec0>)
 800829a:	6023      	str	r3, [r4, #0]
 800829c:	2301      	movs	r3, #1
 800829e:	441e      	add	r6, r3
 80082a0:	6063      	str	r3, [r4, #4]
 80082a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082a4:	9628      	str	r6, [sp, #160]	; 0xa0
 80082a6:	3301      	adds	r3, #1
 80082a8:	2b07      	cmp	r3, #7
 80082aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80082ac:	dc38      	bgt.n	8008320 <_svfprintf_r+0xd88>
 80082ae:	3408      	adds	r4, #8
 80082b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80082b2:	9a08      	ldr	r2, [sp, #32]
 80082b4:	4293      	cmp	r3, r2
 80082b6:	db03      	blt.n	80082c0 <_svfprintf_r+0xd28>
 80082b8:	f01a 0f01 	tst.w	sl, #1
 80082bc:	f43f ad33 	beq.w	8007d26 <_svfprintf_r+0x78e>
 80082c0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80082c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082c8:	6063      	str	r3, [r4, #4]
 80082ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082cc:	4413      	add	r3, r2
 80082ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80082d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082d2:	3301      	adds	r3, #1
 80082d4:	2b07      	cmp	r3, #7
 80082d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80082d8:	dc2c      	bgt.n	8008334 <_svfprintf_r+0xd9c>
 80082da:	3408      	adds	r4, #8
 80082dc:	9b08      	ldr	r3, [sp, #32]
 80082de:	1e5d      	subs	r5, r3, #1
 80082e0:	2d00      	cmp	r5, #0
 80082e2:	f77f ad20 	ble.w	8007d26 <_svfprintf_r+0x78e>
 80082e6:	f04f 0810 	mov.w	r8, #16
 80082ea:	4e5c      	ldr	r6, [pc, #368]	; (800845c <_svfprintf_r+0xec4>)
 80082ec:	2d10      	cmp	r5, #16
 80082ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80082f2:	f104 0108 	add.w	r1, r4, #8
 80082f6:	f103 0301 	add.w	r3, r3, #1
 80082fa:	6026      	str	r6, [r4, #0]
 80082fc:	dc24      	bgt.n	8008348 <_svfprintf_r+0xdb0>
 80082fe:	6065      	str	r5, [r4, #4]
 8008300:	2b07      	cmp	r3, #7
 8008302:	4415      	add	r5, r2
 8008304:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008308:	f340 829c 	ble.w	8008844 <_svfprintf_r+0x12ac>
 800830c:	4659      	mov	r1, fp
 800830e:	4648      	mov	r0, r9
 8008310:	aa26      	add	r2, sp, #152	; 0x98
 8008312:	f003 fe39 	bl	800bf88 <__ssprint_r>
 8008316:	2800      	cmp	r0, #0
 8008318:	f040 82b6 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800831c:	ac29      	add	r4, sp, #164	; 0xa4
 800831e:	e502      	b.n	8007d26 <_svfprintf_r+0x78e>
 8008320:	4659      	mov	r1, fp
 8008322:	4648      	mov	r0, r9
 8008324:	aa26      	add	r2, sp, #152	; 0x98
 8008326:	f003 fe2f 	bl	800bf88 <__ssprint_r>
 800832a:	2800      	cmp	r0, #0
 800832c:	f040 82ac 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008330:	ac29      	add	r4, sp, #164	; 0xa4
 8008332:	e7bd      	b.n	80082b0 <_svfprintf_r+0xd18>
 8008334:	4659      	mov	r1, fp
 8008336:	4648      	mov	r0, r9
 8008338:	aa26      	add	r2, sp, #152	; 0x98
 800833a:	f003 fe25 	bl	800bf88 <__ssprint_r>
 800833e:	2800      	cmp	r0, #0
 8008340:	f040 82a2 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008344:	ac29      	add	r4, sp, #164	; 0xa4
 8008346:	e7c9      	b.n	80082dc <_svfprintf_r+0xd44>
 8008348:	3210      	adds	r2, #16
 800834a:	2b07      	cmp	r3, #7
 800834c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008350:	f8c4 8004 	str.w	r8, [r4, #4]
 8008354:	dd08      	ble.n	8008368 <_svfprintf_r+0xdd0>
 8008356:	4659      	mov	r1, fp
 8008358:	4648      	mov	r0, r9
 800835a:	aa26      	add	r2, sp, #152	; 0x98
 800835c:	f003 fe14 	bl	800bf88 <__ssprint_r>
 8008360:	2800      	cmp	r0, #0
 8008362:	f040 8291 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008366:	a929      	add	r1, sp, #164	; 0xa4
 8008368:	460c      	mov	r4, r1
 800836a:	3d10      	subs	r5, #16
 800836c:	e7be      	b.n	80082ec <_svfprintf_r+0xd54>
 800836e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008370:	2b00      	cmp	r3, #0
 8008372:	dc75      	bgt.n	8008460 <_svfprintf_r+0xec8>
 8008374:	4b38      	ldr	r3, [pc, #224]	; (8008458 <_svfprintf_r+0xec0>)
 8008376:	6023      	str	r3, [r4, #0]
 8008378:	2301      	movs	r3, #1
 800837a:	441e      	add	r6, r3
 800837c:	6063      	str	r3, [r4, #4]
 800837e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008380:	9628      	str	r6, [sp, #160]	; 0xa0
 8008382:	3301      	adds	r3, #1
 8008384:	2b07      	cmp	r3, #7
 8008386:	9327      	str	r3, [sp, #156]	; 0x9c
 8008388:	dc3e      	bgt.n	8008408 <_svfprintf_r+0xe70>
 800838a:	3408      	adds	r4, #8
 800838c:	9908      	ldr	r1, [sp, #32]
 800838e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008392:	430a      	orrs	r2, r1
 8008394:	f00a 0101 	and.w	r1, sl, #1
 8008398:	430a      	orrs	r2, r1
 800839a:	f43f acc4 	beq.w	8007d26 <_svfprintf_r+0x78e>
 800839e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80083a0:	6022      	str	r2, [r4, #0]
 80083a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083a4:	4413      	add	r3, r2
 80083a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80083a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083aa:	6062      	str	r2, [r4, #4]
 80083ac:	3301      	adds	r3, #1
 80083ae:	2b07      	cmp	r3, #7
 80083b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80083b2:	dc33      	bgt.n	800841c <_svfprintf_r+0xe84>
 80083b4:	3408      	adds	r4, #8
 80083b6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80083b8:	2d00      	cmp	r5, #0
 80083ba:	da1c      	bge.n	80083f6 <_svfprintf_r+0xe5e>
 80083bc:	4623      	mov	r3, r4
 80083be:	f04f 0810 	mov.w	r8, #16
 80083c2:	4e26      	ldr	r6, [pc, #152]	; (800845c <_svfprintf_r+0xec4>)
 80083c4:	426d      	negs	r5, r5
 80083c6:	2d10      	cmp	r5, #16
 80083c8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80083cc:	f104 0408 	add.w	r4, r4, #8
 80083d0:	f102 0201 	add.w	r2, r2, #1
 80083d4:	601e      	str	r6, [r3, #0]
 80083d6:	dc2b      	bgt.n	8008430 <_svfprintf_r+0xe98>
 80083d8:	605d      	str	r5, [r3, #4]
 80083da:	2a07      	cmp	r2, #7
 80083dc:	440d      	add	r5, r1
 80083de:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80083e2:	dd08      	ble.n	80083f6 <_svfprintf_r+0xe5e>
 80083e4:	4659      	mov	r1, fp
 80083e6:	4648      	mov	r0, r9
 80083e8:	aa26      	add	r2, sp, #152	; 0x98
 80083ea:	f003 fdcd 	bl	800bf88 <__ssprint_r>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	f040 824a 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80083f4:	ac29      	add	r4, sp, #164	; 0xa4
 80083f6:	9b07      	ldr	r3, [sp, #28]
 80083f8:	9a08      	ldr	r2, [sp, #32]
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	9b08      	ldr	r3, [sp, #32]
 80083fe:	6063      	str	r3, [r4, #4]
 8008400:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008402:	4413      	add	r3, r2
 8008404:	9328      	str	r3, [sp, #160]	; 0xa0
 8008406:	e487      	b.n	8007d18 <_svfprintf_r+0x780>
 8008408:	4659      	mov	r1, fp
 800840a:	4648      	mov	r0, r9
 800840c:	aa26      	add	r2, sp, #152	; 0x98
 800840e:	f003 fdbb 	bl	800bf88 <__ssprint_r>
 8008412:	2800      	cmp	r0, #0
 8008414:	f040 8238 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008418:	ac29      	add	r4, sp, #164	; 0xa4
 800841a:	e7b7      	b.n	800838c <_svfprintf_r+0xdf4>
 800841c:	4659      	mov	r1, fp
 800841e:	4648      	mov	r0, r9
 8008420:	aa26      	add	r2, sp, #152	; 0x98
 8008422:	f003 fdb1 	bl	800bf88 <__ssprint_r>
 8008426:	2800      	cmp	r0, #0
 8008428:	f040 822e 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800842c:	ac29      	add	r4, sp, #164	; 0xa4
 800842e:	e7c2      	b.n	80083b6 <_svfprintf_r+0xe1e>
 8008430:	3110      	adds	r1, #16
 8008432:	2a07      	cmp	r2, #7
 8008434:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008438:	f8c3 8004 	str.w	r8, [r3, #4]
 800843c:	dd08      	ble.n	8008450 <_svfprintf_r+0xeb8>
 800843e:	4659      	mov	r1, fp
 8008440:	4648      	mov	r0, r9
 8008442:	aa26      	add	r2, sp, #152	; 0x98
 8008444:	f003 fda0 	bl	800bf88 <__ssprint_r>
 8008448:	2800      	cmp	r0, #0
 800844a:	f040 821d 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800844e:	ac29      	add	r4, sp, #164	; 0xa4
 8008450:	4623      	mov	r3, r4
 8008452:	3d10      	subs	r5, #16
 8008454:	e7b7      	b.n	80083c6 <_svfprintf_r+0xe2e>
 8008456:	bf00      	nop
 8008458:	0800eafa 	.word	0x0800eafa
 800845c:	0800eb0c 	.word	0x0800eb0c
 8008460:	9b08      	ldr	r3, [sp, #32]
 8008462:	42ab      	cmp	r3, r5
 8008464:	bfa8      	it	ge
 8008466:	462b      	movge	r3, r5
 8008468:	2b00      	cmp	r3, #0
 800846a:	4698      	mov	r8, r3
 800846c:	dd0b      	ble.n	8008486 <_svfprintf_r+0xeee>
 800846e:	9b07      	ldr	r3, [sp, #28]
 8008470:	4446      	add	r6, r8
 8008472:	e9c4 3800 	strd	r3, r8, [r4]
 8008476:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008478:	9628      	str	r6, [sp, #160]	; 0xa0
 800847a:	3301      	adds	r3, #1
 800847c:	2b07      	cmp	r3, #7
 800847e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008480:	f300 808f 	bgt.w	80085a2 <_svfprintf_r+0x100a>
 8008484:	3408      	adds	r4, #8
 8008486:	f1b8 0f00 	cmp.w	r8, #0
 800848a:	bfb4      	ite	lt
 800848c:	462e      	movlt	r6, r5
 800848e:	eba5 0608 	subge.w	r6, r5, r8
 8008492:	2e00      	cmp	r6, #0
 8008494:	dd1c      	ble.n	80084d0 <_svfprintf_r+0xf38>
 8008496:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008718 <_svfprintf_r+0x1180>
 800849a:	2e10      	cmp	r6, #16
 800849c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80084a0:	f104 0108 	add.w	r1, r4, #8
 80084a4:	f103 0301 	add.w	r3, r3, #1
 80084a8:	f8c4 8000 	str.w	r8, [r4]
 80084ac:	f300 8083 	bgt.w	80085b6 <_svfprintf_r+0x101e>
 80084b0:	6066      	str	r6, [r4, #4]
 80084b2:	2b07      	cmp	r3, #7
 80084b4:	4416      	add	r6, r2
 80084b6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80084ba:	f340 808f 	ble.w	80085dc <_svfprintf_r+0x1044>
 80084be:	4659      	mov	r1, fp
 80084c0:	4648      	mov	r0, r9
 80084c2:	aa26      	add	r2, sp, #152	; 0x98
 80084c4:	f003 fd60 	bl	800bf88 <__ssprint_r>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f040 81dd 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80084ce:	ac29      	add	r4, sp, #164	; 0xa4
 80084d0:	9b07      	ldr	r3, [sp, #28]
 80084d2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80084d6:	441d      	add	r5, r3
 80084d8:	d00c      	beq.n	80084f4 <_svfprintf_r+0xf5c>
 80084da:	4e8f      	ldr	r6, [pc, #572]	; (8008718 <_svfprintf_r+0x1180>)
 80084dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d17e      	bne.n	80085e0 <_svfprintf_r+0x1048>
 80084e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d17e      	bne.n	80085e6 <_svfprintf_r+0x104e>
 80084e8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80084ec:	4413      	add	r3, r2
 80084ee:	429d      	cmp	r5, r3
 80084f0:	bf28      	it	cs
 80084f2:	461d      	movcs	r5, r3
 80084f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084f6:	9a08      	ldr	r2, [sp, #32]
 80084f8:	4293      	cmp	r3, r2
 80084fa:	db02      	blt.n	8008502 <_svfprintf_r+0xf6a>
 80084fc:	f01a 0f01 	tst.w	sl, #1
 8008500:	d00e      	beq.n	8008520 <_svfprintf_r+0xf88>
 8008502:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008504:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008506:	6023      	str	r3, [r4, #0]
 8008508:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800850a:	6063      	str	r3, [r4, #4]
 800850c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800850e:	4413      	add	r3, r2
 8008510:	9328      	str	r3, [sp, #160]	; 0xa0
 8008512:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008514:	3301      	adds	r3, #1
 8008516:	2b07      	cmp	r3, #7
 8008518:	9327      	str	r3, [sp, #156]	; 0x9c
 800851a:	f300 80e8 	bgt.w	80086ee <_svfprintf_r+0x1156>
 800851e:	3408      	adds	r4, #8
 8008520:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008522:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8008526:	440b      	add	r3, r1
 8008528:	1b8e      	subs	r6, r1, r6
 800852a:	1b5a      	subs	r2, r3, r5
 800852c:	4296      	cmp	r6, r2
 800852e:	bfa8      	it	ge
 8008530:	4616      	movge	r6, r2
 8008532:	2e00      	cmp	r6, #0
 8008534:	dd0b      	ble.n	800854e <_svfprintf_r+0xfb6>
 8008536:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008538:	e9c4 5600 	strd	r5, r6, [r4]
 800853c:	4433      	add	r3, r6
 800853e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008540:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008542:	3301      	adds	r3, #1
 8008544:	2b07      	cmp	r3, #7
 8008546:	9327      	str	r3, [sp, #156]	; 0x9c
 8008548:	f300 80db 	bgt.w	8008702 <_svfprintf_r+0x116a>
 800854c:	3408      	adds	r4, #8
 800854e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008550:	9b08      	ldr	r3, [sp, #32]
 8008552:	2e00      	cmp	r6, #0
 8008554:	eba3 0505 	sub.w	r5, r3, r5
 8008558:	bfa8      	it	ge
 800855a:	1bad      	subge	r5, r5, r6
 800855c:	2d00      	cmp	r5, #0
 800855e:	f77f abe2 	ble.w	8007d26 <_svfprintf_r+0x78e>
 8008562:	f04f 0810 	mov.w	r8, #16
 8008566:	4e6c      	ldr	r6, [pc, #432]	; (8008718 <_svfprintf_r+0x1180>)
 8008568:	2d10      	cmp	r5, #16
 800856a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800856e:	f104 0108 	add.w	r1, r4, #8
 8008572:	f103 0301 	add.w	r3, r3, #1
 8008576:	6026      	str	r6, [r4, #0]
 8008578:	f77f aec1 	ble.w	80082fe <_svfprintf_r+0xd66>
 800857c:	3210      	adds	r2, #16
 800857e:	2b07      	cmp	r3, #7
 8008580:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008584:	f8c4 8004 	str.w	r8, [r4, #4]
 8008588:	dd08      	ble.n	800859c <_svfprintf_r+0x1004>
 800858a:	4659      	mov	r1, fp
 800858c:	4648      	mov	r0, r9
 800858e:	aa26      	add	r2, sp, #152	; 0x98
 8008590:	f003 fcfa 	bl	800bf88 <__ssprint_r>
 8008594:	2800      	cmp	r0, #0
 8008596:	f040 8177 	bne.w	8008888 <_svfprintf_r+0x12f0>
 800859a:	a929      	add	r1, sp, #164	; 0xa4
 800859c:	460c      	mov	r4, r1
 800859e:	3d10      	subs	r5, #16
 80085a0:	e7e2      	b.n	8008568 <_svfprintf_r+0xfd0>
 80085a2:	4659      	mov	r1, fp
 80085a4:	4648      	mov	r0, r9
 80085a6:	aa26      	add	r2, sp, #152	; 0x98
 80085a8:	f003 fcee 	bl	800bf88 <__ssprint_r>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	f040 816b 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80085b2:	ac29      	add	r4, sp, #164	; 0xa4
 80085b4:	e767      	b.n	8008486 <_svfprintf_r+0xeee>
 80085b6:	2010      	movs	r0, #16
 80085b8:	2b07      	cmp	r3, #7
 80085ba:	4402      	add	r2, r0
 80085bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085c0:	6060      	str	r0, [r4, #4]
 80085c2:	dd08      	ble.n	80085d6 <_svfprintf_r+0x103e>
 80085c4:	4659      	mov	r1, fp
 80085c6:	4648      	mov	r0, r9
 80085c8:	aa26      	add	r2, sp, #152	; 0x98
 80085ca:	f003 fcdd 	bl	800bf88 <__ssprint_r>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	f040 815a 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80085d4:	a929      	add	r1, sp, #164	; 0xa4
 80085d6:	460c      	mov	r4, r1
 80085d8:	3e10      	subs	r6, #16
 80085da:	e75e      	b.n	800849a <_svfprintf_r+0xf02>
 80085dc:	460c      	mov	r4, r1
 80085de:	e777      	b.n	80084d0 <_svfprintf_r+0xf38>
 80085e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d052      	beq.n	800868c <_svfprintf_r+0x10f4>
 80085e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085e8:	3b01      	subs	r3, #1
 80085ea:	930c      	str	r3, [sp, #48]	; 0x30
 80085ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80085f0:	6023      	str	r3, [r4, #0]
 80085f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80085f4:	6063      	str	r3, [r4, #4]
 80085f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085f8:	4413      	add	r3, r2
 80085fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80085fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085fe:	3301      	adds	r3, #1
 8008600:	2b07      	cmp	r3, #7
 8008602:	9327      	str	r3, [sp, #156]	; 0x9c
 8008604:	dc49      	bgt.n	800869a <_svfprintf_r+0x1102>
 8008606:	3408      	adds	r4, #8
 8008608:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800860c:	eb03 0802 	add.w	r8, r3, r2
 8008610:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008612:	eba8 0805 	sub.w	r8, r8, r5
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	4598      	cmp	r8, r3
 800861a:	bfa8      	it	ge
 800861c:	4698      	movge	r8, r3
 800861e:	f1b8 0f00 	cmp.w	r8, #0
 8008622:	dd0a      	ble.n	800863a <_svfprintf_r+0x10a2>
 8008624:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008626:	e9c4 5800 	strd	r5, r8, [r4]
 800862a:	4443      	add	r3, r8
 800862c:	9328      	str	r3, [sp, #160]	; 0xa0
 800862e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008630:	3301      	adds	r3, #1
 8008632:	2b07      	cmp	r3, #7
 8008634:	9327      	str	r3, [sp, #156]	; 0x9c
 8008636:	dc3a      	bgt.n	80086ae <_svfprintf_r+0x1116>
 8008638:	3408      	adds	r4, #8
 800863a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800863c:	f1b8 0f00 	cmp.w	r8, #0
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	bfb4      	ite	lt
 8008644:	4698      	movlt	r8, r3
 8008646:	eba3 0808 	subge.w	r8, r3, r8
 800864a:	f1b8 0f00 	cmp.w	r8, #0
 800864e:	dd19      	ble.n	8008684 <_svfprintf_r+0x10ec>
 8008650:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008654:	f1b8 0f10 	cmp.w	r8, #16
 8008658:	f102 0201 	add.w	r2, r2, #1
 800865c:	f104 0108 	add.w	r1, r4, #8
 8008660:	6026      	str	r6, [r4, #0]
 8008662:	dc2e      	bgt.n	80086c2 <_svfprintf_r+0x112a>
 8008664:	4443      	add	r3, r8
 8008666:	2a07      	cmp	r2, #7
 8008668:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800866c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008670:	dd3b      	ble.n	80086ea <_svfprintf_r+0x1152>
 8008672:	4659      	mov	r1, fp
 8008674:	4648      	mov	r0, r9
 8008676:	aa26      	add	r2, sp, #152	; 0x98
 8008678:	f003 fc86 	bl	800bf88 <__ssprint_r>
 800867c:	2800      	cmp	r0, #0
 800867e:	f040 8103 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008682:	ac29      	add	r4, sp, #164	; 0xa4
 8008684:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	441d      	add	r5, r3
 800868a:	e727      	b.n	80084dc <_svfprintf_r+0xf44>
 800868c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800868e:	3b01      	subs	r3, #1
 8008690:	930e      	str	r3, [sp, #56]	; 0x38
 8008692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008694:	3b01      	subs	r3, #1
 8008696:	930d      	str	r3, [sp, #52]	; 0x34
 8008698:	e7a8      	b.n	80085ec <_svfprintf_r+0x1054>
 800869a:	4659      	mov	r1, fp
 800869c:	4648      	mov	r0, r9
 800869e:	aa26      	add	r2, sp, #152	; 0x98
 80086a0:	f003 fc72 	bl	800bf88 <__ssprint_r>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	f040 80ef 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80086aa:	ac29      	add	r4, sp, #164	; 0xa4
 80086ac:	e7ac      	b.n	8008608 <_svfprintf_r+0x1070>
 80086ae:	4659      	mov	r1, fp
 80086b0:	4648      	mov	r0, r9
 80086b2:	aa26      	add	r2, sp, #152	; 0x98
 80086b4:	f003 fc68 	bl	800bf88 <__ssprint_r>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	f040 80e5 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80086be:	ac29      	add	r4, sp, #164	; 0xa4
 80086c0:	e7bb      	b.n	800863a <_svfprintf_r+0x10a2>
 80086c2:	2010      	movs	r0, #16
 80086c4:	2a07      	cmp	r2, #7
 80086c6:	4403      	add	r3, r0
 80086c8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80086cc:	6060      	str	r0, [r4, #4]
 80086ce:	dd08      	ble.n	80086e2 <_svfprintf_r+0x114a>
 80086d0:	4659      	mov	r1, fp
 80086d2:	4648      	mov	r0, r9
 80086d4:	aa26      	add	r2, sp, #152	; 0x98
 80086d6:	f003 fc57 	bl	800bf88 <__ssprint_r>
 80086da:	2800      	cmp	r0, #0
 80086dc:	f040 80d4 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80086e0:	a929      	add	r1, sp, #164	; 0xa4
 80086e2:	460c      	mov	r4, r1
 80086e4:	f1a8 0810 	sub.w	r8, r8, #16
 80086e8:	e7b2      	b.n	8008650 <_svfprintf_r+0x10b8>
 80086ea:	460c      	mov	r4, r1
 80086ec:	e7ca      	b.n	8008684 <_svfprintf_r+0x10ec>
 80086ee:	4659      	mov	r1, fp
 80086f0:	4648      	mov	r0, r9
 80086f2:	aa26      	add	r2, sp, #152	; 0x98
 80086f4:	f003 fc48 	bl	800bf88 <__ssprint_r>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	f040 80c5 	bne.w	8008888 <_svfprintf_r+0x12f0>
 80086fe:	ac29      	add	r4, sp, #164	; 0xa4
 8008700:	e70e      	b.n	8008520 <_svfprintf_r+0xf88>
 8008702:	4659      	mov	r1, fp
 8008704:	4648      	mov	r0, r9
 8008706:	aa26      	add	r2, sp, #152	; 0x98
 8008708:	f003 fc3e 	bl	800bf88 <__ssprint_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	f040 80bb 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008712:	ac29      	add	r4, sp, #164	; 0xa4
 8008714:	e71b      	b.n	800854e <_svfprintf_r+0xfb6>
 8008716:	bf00      	nop
 8008718:	0800eb0c 	.word	0x0800eb0c
 800871c:	9a08      	ldr	r2, [sp, #32]
 800871e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008720:	2a01      	cmp	r2, #1
 8008722:	9a07      	ldr	r2, [sp, #28]
 8008724:	f106 0601 	add.w	r6, r6, #1
 8008728:	6022      	str	r2, [r4, #0]
 800872a:	f04f 0201 	mov.w	r2, #1
 800872e:	f103 0301 	add.w	r3, r3, #1
 8008732:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008736:	f104 0508 	add.w	r5, r4, #8
 800873a:	6062      	str	r2, [r4, #4]
 800873c:	dc02      	bgt.n	8008744 <_svfprintf_r+0x11ac>
 800873e:	f01a 0f01 	tst.w	sl, #1
 8008742:	d07a      	beq.n	800883a <_svfprintf_r+0x12a2>
 8008744:	2b07      	cmp	r3, #7
 8008746:	dd08      	ble.n	800875a <_svfprintf_r+0x11c2>
 8008748:	4659      	mov	r1, fp
 800874a:	4648      	mov	r0, r9
 800874c:	aa26      	add	r2, sp, #152	; 0x98
 800874e:	f003 fc1b 	bl	800bf88 <__ssprint_r>
 8008752:	2800      	cmp	r0, #0
 8008754:	f040 8098 	bne.w	8008888 <_svfprintf_r+0x12f0>
 8008758:	ad29      	add	r5, sp, #164	; 0xa4
 800875a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800875c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008762:	606b      	str	r3, [r5, #4]
 8008764:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008766:	4413      	add	r3, r2
 8008768:	9328      	str	r3, [sp, #160]	; 0xa0
 800876a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800876c:	3301      	adds	r3, #1
 800876e:	2b07      	cmp	r3, #7
 8008770:	9327      	str	r3, [sp, #156]	; 0x9c
 8008772:	dc32      	bgt.n	80087da <_svfprintf_r+0x1242>
 8008774:	3508      	adds	r5, #8
 8008776:	9b08      	ldr	r3, [sp, #32]
 8008778:	2200      	movs	r2, #0
 800877a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800877e:	1e5c      	subs	r4, r3, #1
 8008780:	2300      	movs	r3, #0
 8008782:	f7f8 f911 	bl	80009a8 <__aeabi_dcmpeq>
 8008786:	2800      	cmp	r0, #0
 8008788:	d130      	bne.n	80087ec <_svfprintf_r+0x1254>
 800878a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800878c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800878e:	9807      	ldr	r0, [sp, #28]
 8008790:	9a08      	ldr	r2, [sp, #32]
 8008792:	3101      	adds	r1, #1
 8008794:	3b01      	subs	r3, #1
 8008796:	3001      	adds	r0, #1
 8008798:	4413      	add	r3, r2
 800879a:	2907      	cmp	r1, #7
 800879c:	e9c5 0400 	strd	r0, r4, [r5]
 80087a0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80087a4:	dd4c      	ble.n	8008840 <_svfprintf_r+0x12a8>
 80087a6:	4659      	mov	r1, fp
 80087a8:	4648      	mov	r0, r9
 80087aa:	aa26      	add	r2, sp, #152	; 0x98
 80087ac:	f003 fbec 	bl	800bf88 <__ssprint_r>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d169      	bne.n	8008888 <_svfprintf_r+0x12f0>
 80087b4:	ad29      	add	r5, sp, #164	; 0xa4
 80087b6:	ab22      	add	r3, sp, #136	; 0x88
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80087bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80087be:	606b      	str	r3, [r5, #4]
 80087c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80087c2:	4413      	add	r3, r2
 80087c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80087c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80087c8:	3301      	adds	r3, #1
 80087ca:	2b07      	cmp	r3, #7
 80087cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80087ce:	f73f ad9d 	bgt.w	800830c <_svfprintf_r+0xd74>
 80087d2:	f105 0408 	add.w	r4, r5, #8
 80087d6:	f7ff baa6 	b.w	8007d26 <_svfprintf_r+0x78e>
 80087da:	4659      	mov	r1, fp
 80087dc:	4648      	mov	r0, r9
 80087de:	aa26      	add	r2, sp, #152	; 0x98
 80087e0:	f003 fbd2 	bl	800bf88 <__ssprint_r>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d14f      	bne.n	8008888 <_svfprintf_r+0x12f0>
 80087e8:	ad29      	add	r5, sp, #164	; 0xa4
 80087ea:	e7c4      	b.n	8008776 <_svfprintf_r+0x11de>
 80087ec:	2c00      	cmp	r4, #0
 80087ee:	dde2      	ble.n	80087b6 <_svfprintf_r+0x121e>
 80087f0:	f04f 0810 	mov.w	r8, #16
 80087f4:	4e51      	ldr	r6, [pc, #324]	; (800893c <_svfprintf_r+0x13a4>)
 80087f6:	2c10      	cmp	r4, #16
 80087f8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087fc:	f105 0108 	add.w	r1, r5, #8
 8008800:	f103 0301 	add.w	r3, r3, #1
 8008804:	602e      	str	r6, [r5, #0]
 8008806:	dc07      	bgt.n	8008818 <_svfprintf_r+0x1280>
 8008808:	606c      	str	r4, [r5, #4]
 800880a:	2b07      	cmp	r3, #7
 800880c:	4414      	add	r4, r2
 800880e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008812:	dcc8      	bgt.n	80087a6 <_svfprintf_r+0x120e>
 8008814:	460d      	mov	r5, r1
 8008816:	e7ce      	b.n	80087b6 <_svfprintf_r+0x121e>
 8008818:	3210      	adds	r2, #16
 800881a:	2b07      	cmp	r3, #7
 800881c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008820:	f8c5 8004 	str.w	r8, [r5, #4]
 8008824:	dd06      	ble.n	8008834 <_svfprintf_r+0x129c>
 8008826:	4659      	mov	r1, fp
 8008828:	4648      	mov	r0, r9
 800882a:	aa26      	add	r2, sp, #152	; 0x98
 800882c:	f003 fbac 	bl	800bf88 <__ssprint_r>
 8008830:	bb50      	cbnz	r0, 8008888 <_svfprintf_r+0x12f0>
 8008832:	a929      	add	r1, sp, #164	; 0xa4
 8008834:	460d      	mov	r5, r1
 8008836:	3c10      	subs	r4, #16
 8008838:	e7dd      	b.n	80087f6 <_svfprintf_r+0x125e>
 800883a:	2b07      	cmp	r3, #7
 800883c:	ddbb      	ble.n	80087b6 <_svfprintf_r+0x121e>
 800883e:	e7b2      	b.n	80087a6 <_svfprintf_r+0x120e>
 8008840:	3508      	adds	r5, #8
 8008842:	e7b8      	b.n	80087b6 <_svfprintf_r+0x121e>
 8008844:	460c      	mov	r4, r1
 8008846:	f7ff ba6e 	b.w	8007d26 <_svfprintf_r+0x78e>
 800884a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800884e:	1a9d      	subs	r5, r3, r2
 8008850:	2d00      	cmp	r5, #0
 8008852:	f77f aa6c 	ble.w	8007d2e <_svfprintf_r+0x796>
 8008856:	f04f 0810 	mov.w	r8, #16
 800885a:	4e39      	ldr	r6, [pc, #228]	; (8008940 <_svfprintf_r+0x13a8>)
 800885c:	2d10      	cmp	r5, #16
 800885e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008862:	6026      	str	r6, [r4, #0]
 8008864:	f103 0301 	add.w	r3, r3, #1
 8008868:	dc17      	bgt.n	800889a <_svfprintf_r+0x1302>
 800886a:	6065      	str	r5, [r4, #4]
 800886c:	2b07      	cmp	r3, #7
 800886e:	4415      	add	r5, r2
 8008870:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008874:	f77f aa5b 	ble.w	8007d2e <_svfprintf_r+0x796>
 8008878:	4659      	mov	r1, fp
 800887a:	4648      	mov	r0, r9
 800887c:	aa26      	add	r2, sp, #152	; 0x98
 800887e:	f003 fb83 	bl	800bf88 <__ssprint_r>
 8008882:	2800      	cmp	r0, #0
 8008884:	f43f aa53 	beq.w	8007d2e <_svfprintf_r+0x796>
 8008888:	2f00      	cmp	r7, #0
 800888a:	f43f a87e 	beq.w	800798a <_svfprintf_r+0x3f2>
 800888e:	4639      	mov	r1, r7
 8008890:	4648      	mov	r0, r9
 8008892:	f002 fb3d 	bl	800af10 <_free_r>
 8008896:	f7ff b878 	b.w	800798a <_svfprintf_r+0x3f2>
 800889a:	3210      	adds	r2, #16
 800889c:	2b07      	cmp	r3, #7
 800889e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80088a2:	f8c4 8004 	str.w	r8, [r4, #4]
 80088a6:	dc02      	bgt.n	80088ae <_svfprintf_r+0x1316>
 80088a8:	3408      	adds	r4, #8
 80088aa:	3d10      	subs	r5, #16
 80088ac:	e7d6      	b.n	800885c <_svfprintf_r+0x12c4>
 80088ae:	4659      	mov	r1, fp
 80088b0:	4648      	mov	r0, r9
 80088b2:	aa26      	add	r2, sp, #152	; 0x98
 80088b4:	f003 fb68 	bl	800bf88 <__ssprint_r>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d1e5      	bne.n	8008888 <_svfprintf_r+0x12f0>
 80088bc:	ac29      	add	r4, sp, #164	; 0xa4
 80088be:	e7f4      	b.n	80088aa <_svfprintf_r+0x1312>
 80088c0:	4639      	mov	r1, r7
 80088c2:	4648      	mov	r0, r9
 80088c4:	f002 fb24 	bl	800af10 <_free_r>
 80088c8:	f7ff ba48 	b.w	8007d5c <_svfprintf_r+0x7c4>
 80088cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f43f a85b 	beq.w	800798a <_svfprintf_r+0x3f2>
 80088d4:	4659      	mov	r1, fp
 80088d6:	4648      	mov	r0, r9
 80088d8:	aa26      	add	r2, sp, #152	; 0x98
 80088da:	f003 fb55 	bl	800bf88 <__ssprint_r>
 80088de:	f7ff b854 	b.w	800798a <_svfprintf_r+0x3f2>
 80088e2:	ea56 0207 	orrs.w	r2, r6, r7
 80088e6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80088ea:	f43f ab54 	beq.w	8007f96 <_svfprintf_r+0x9fe>
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	f43f abea 	beq.w	80080c8 <_svfprintf_r+0xb30>
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	ab52      	add	r3, sp, #328	; 0x148
 80088f8:	9307      	str	r3, [sp, #28]
 80088fa:	f43f ac3d 	beq.w	8008178 <_svfprintf_r+0xbe0>
 80088fe:	9907      	ldr	r1, [sp, #28]
 8008900:	f006 0307 	and.w	r3, r6, #7
 8008904:	460a      	mov	r2, r1
 8008906:	3330      	adds	r3, #48	; 0x30
 8008908:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800890c:	9207      	str	r2, [sp, #28]
 800890e:	08f2      	lsrs	r2, r6, #3
 8008910:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008914:	08f8      	lsrs	r0, r7, #3
 8008916:	4616      	mov	r6, r2
 8008918:	4607      	mov	r7, r0
 800891a:	ea56 0207 	orrs.w	r2, r6, r7
 800891e:	d1ee      	bne.n	80088fe <_svfprintf_r+0x1366>
 8008920:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008922:	07d2      	lsls	r2, r2, #31
 8008924:	f57f ac16 	bpl.w	8008154 <_svfprintf_r+0xbbc>
 8008928:	2b30      	cmp	r3, #48	; 0x30
 800892a:	f43f ac13 	beq.w	8008154 <_svfprintf_r+0xbbc>
 800892e:	2330      	movs	r3, #48	; 0x30
 8008930:	9a07      	ldr	r2, [sp, #28]
 8008932:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008936:	1e8b      	subs	r3, r1, #2
 8008938:	9307      	str	r3, [sp, #28]
 800893a:	e40b      	b.n	8008154 <_svfprintf_r+0xbbc>
 800893c:	0800eb0c 	.word	0x0800eb0c
 8008940:	0800eafc 	.word	0x0800eafc

08008944 <sysconf>:
 8008944:	2808      	cmp	r0, #8
 8008946:	b508      	push	{r3, lr}
 8008948:	d006      	beq.n	8008958 <sysconf+0x14>
 800894a:	f7fe fa7f 	bl	8006e4c <__errno>
 800894e:	2316      	movs	r3, #22
 8008950:	6003      	str	r3, [r0, #0]
 8008952:	f04f 30ff 	mov.w	r0, #4294967295
 8008956:	bd08      	pop	{r3, pc}
 8008958:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800895c:	e7fb      	b.n	8008956 <sysconf+0x12>
	...

08008960 <_vfprintf_r>:
 8008960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	b0d3      	sub	sp, #332	; 0x14c
 8008966:	468a      	mov	sl, r1
 8008968:	4691      	mov	r9, r2
 800896a:	461c      	mov	r4, r3
 800896c:	461e      	mov	r6, r3
 800896e:	4683      	mov	fp, r0
 8008970:	f002 fcf8 	bl	800b364 <_localeconv_r>
 8008974:	6803      	ldr	r3, [r0, #0]
 8008976:	4618      	mov	r0, r3
 8008978:	9318      	str	r3, [sp, #96]	; 0x60
 800897a:	f7f7 fbe9 	bl	8000150 <strlen>
 800897e:	9012      	str	r0, [sp, #72]	; 0x48
 8008980:	f1bb 0f00 	cmp.w	fp, #0
 8008984:	d005      	beq.n	8008992 <_vfprintf_r+0x32>
 8008986:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800898a:	b913      	cbnz	r3, 8008992 <_vfprintf_r+0x32>
 800898c:	4658      	mov	r0, fp
 800898e:	f002 fa2f 	bl	800adf0 <__sinit>
 8008992:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008996:	07da      	lsls	r2, r3, #31
 8008998:	d407      	bmi.n	80089aa <_vfprintf_r+0x4a>
 800899a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800899e:	059b      	lsls	r3, r3, #22
 80089a0:	d403      	bmi.n	80089aa <_vfprintf_r+0x4a>
 80089a2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80089a6:	f002 fce3 	bl	800b370 <__retarget_lock_acquire_recursive>
 80089aa:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80089ae:	049f      	lsls	r7, r3, #18
 80089b0:	d409      	bmi.n	80089c6 <_vfprintf_r+0x66>
 80089b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80089b6:	f8aa 300c 	strh.w	r3, [sl, #12]
 80089ba:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80089be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089c2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80089c6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089ca:	071d      	lsls	r5, r3, #28
 80089cc:	d502      	bpl.n	80089d4 <_vfprintf_r+0x74>
 80089ce:	f8da 3010 	ldr.w	r3, [sl, #16]
 80089d2:	b9c3      	cbnz	r3, 8008a06 <_vfprintf_r+0xa6>
 80089d4:	4651      	mov	r1, sl
 80089d6:	4658      	mov	r0, fp
 80089d8:	f001 fa5c 	bl	8009e94 <__swsetup_r>
 80089dc:	b198      	cbz	r0, 8008a06 <_vfprintf_r+0xa6>
 80089de:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80089e2:	07dc      	lsls	r4, r3, #31
 80089e4:	d506      	bpl.n	80089f4 <_vfprintf_r+0x94>
 80089e6:	f04f 33ff 	mov.w	r3, #4294967295
 80089ea:	9313      	str	r3, [sp, #76]	; 0x4c
 80089ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80089ee:	b053      	add	sp, #332	; 0x14c
 80089f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089f8:	0598      	lsls	r0, r3, #22
 80089fa:	d4f4      	bmi.n	80089e6 <_vfprintf_r+0x86>
 80089fc:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008a00:	f002 fcb7 	bl	800b372 <__retarget_lock_release_recursive>
 8008a04:	e7ef      	b.n	80089e6 <_vfprintf_r+0x86>
 8008a06:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008a0a:	f003 021a 	and.w	r2, r3, #26
 8008a0e:	2a0a      	cmp	r2, #10
 8008a10:	d115      	bne.n	8008a3e <_vfprintf_r+0xde>
 8008a12:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	db11      	blt.n	8008a3e <_vfprintf_r+0xde>
 8008a1a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8008a1e:	07d1      	lsls	r1, r2, #31
 8008a20:	d405      	bmi.n	8008a2e <_vfprintf_r+0xce>
 8008a22:	059a      	lsls	r2, r3, #22
 8008a24:	d403      	bmi.n	8008a2e <_vfprintf_r+0xce>
 8008a26:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008a2a:	f002 fca2 	bl	800b372 <__retarget_lock_release_recursive>
 8008a2e:	4623      	mov	r3, r4
 8008a30:	464a      	mov	r2, r9
 8008a32:	4651      	mov	r1, sl
 8008a34:	4658      	mov	r0, fp
 8008a36:	f001 f9b3 	bl	8009da0 <__sbprintf>
 8008a3a:	9013      	str	r0, [sp, #76]	; 0x4c
 8008a3c:	e7d6      	b.n	80089ec <_vfprintf_r+0x8c>
 8008a3e:	2500      	movs	r5, #0
 8008a40:	2200      	movs	r2, #0
 8008a42:	2300      	movs	r3, #0
 8008a44:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008a48:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008a4c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008a50:	ac29      	add	r4, sp, #164	; 0xa4
 8008a52:	9426      	str	r4, [sp, #152]	; 0x98
 8008a54:	9508      	str	r5, [sp, #32]
 8008a56:	950e      	str	r5, [sp, #56]	; 0x38
 8008a58:	9516      	str	r5, [sp, #88]	; 0x58
 8008a5a:	9519      	str	r5, [sp, #100]	; 0x64
 8008a5c:	9513      	str	r5, [sp, #76]	; 0x4c
 8008a5e:	464b      	mov	r3, r9
 8008a60:	461d      	mov	r5, r3
 8008a62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a66:	b10a      	cbz	r2, 8008a6c <_vfprintf_r+0x10c>
 8008a68:	2a25      	cmp	r2, #37	; 0x25
 8008a6a:	d1f9      	bne.n	8008a60 <_vfprintf_r+0x100>
 8008a6c:	ebb5 0709 	subs.w	r7, r5, r9
 8008a70:	d00d      	beq.n	8008a8e <_vfprintf_r+0x12e>
 8008a72:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a74:	e9c4 9700 	strd	r9, r7, [r4]
 8008a78:	443b      	add	r3, r7
 8008a7a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a7e:	3301      	adds	r3, #1
 8008a80:	2b07      	cmp	r3, #7
 8008a82:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a84:	dc7a      	bgt.n	8008b7c <_vfprintf_r+0x21c>
 8008a86:	3408      	adds	r4, #8
 8008a88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a8a:	443b      	add	r3, r7
 8008a8c:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a8e:	782b      	ldrb	r3, [r5, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f001 813d 	beq.w	8009d10 <_vfprintf_r+0x13b0>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f04f 32ff 	mov.w	r2, #4294967295
 8008a9c:	4698      	mov	r8, r3
 8008a9e:	270a      	movs	r7, #10
 8008aa0:	212b      	movs	r1, #43	; 0x2b
 8008aa2:	3501      	adds	r5, #1
 8008aa4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008aa8:	9207      	str	r2, [sp, #28]
 8008aaa:	9314      	str	r3, [sp, #80]	; 0x50
 8008aac:	462a      	mov	r2, r5
 8008aae:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008ab2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ab8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aba:	3b20      	subs	r3, #32
 8008abc:	2b5a      	cmp	r3, #90	; 0x5a
 8008abe:	f200 85a6 	bhi.w	800960e <_vfprintf_r+0xcae>
 8008ac2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008ac6:	007e      	.short	0x007e
 8008ac8:	05a405a4 	.word	0x05a405a4
 8008acc:	05a40086 	.word	0x05a40086
 8008ad0:	05a405a4 	.word	0x05a405a4
 8008ad4:	05a40065 	.word	0x05a40065
 8008ad8:	008905a4 	.word	0x008905a4
 8008adc:	05a40093 	.word	0x05a40093
 8008ae0:	00960090 	.word	0x00960090
 8008ae4:	00b205a4 	.word	0x00b205a4
 8008ae8:	00b500b5 	.word	0x00b500b5
 8008aec:	00b500b5 	.word	0x00b500b5
 8008af0:	00b500b5 	.word	0x00b500b5
 8008af4:	00b500b5 	.word	0x00b500b5
 8008af8:	05a400b5 	.word	0x05a400b5
 8008afc:	05a405a4 	.word	0x05a405a4
 8008b00:	05a405a4 	.word	0x05a405a4
 8008b04:	05a405a4 	.word	0x05a405a4
 8008b08:	05a4011f 	.word	0x05a4011f
 8008b0c:	00f500e2 	.word	0x00f500e2
 8008b10:	011f011f 	.word	0x011f011f
 8008b14:	05a4011f 	.word	0x05a4011f
 8008b18:	05a405a4 	.word	0x05a405a4
 8008b1c:	00c505a4 	.word	0x00c505a4
 8008b20:	05a405a4 	.word	0x05a405a4
 8008b24:	05a40484 	.word	0x05a40484
 8008b28:	05a405a4 	.word	0x05a405a4
 8008b2c:	05a404cb 	.word	0x05a404cb
 8008b30:	05a404ec 	.word	0x05a404ec
 8008b34:	050b05a4 	.word	0x050b05a4
 8008b38:	05a405a4 	.word	0x05a405a4
 8008b3c:	05a405a4 	.word	0x05a405a4
 8008b40:	05a405a4 	.word	0x05a405a4
 8008b44:	05a405a4 	.word	0x05a405a4
 8008b48:	05a4011f 	.word	0x05a4011f
 8008b4c:	00f700e2 	.word	0x00f700e2
 8008b50:	011f011f 	.word	0x011f011f
 8008b54:	00c8011f 	.word	0x00c8011f
 8008b58:	00dc00f7 	.word	0x00dc00f7
 8008b5c:	00d505a4 	.word	0x00d505a4
 8008b60:	046105a4 	.word	0x046105a4
 8008b64:	04ba0486 	.word	0x04ba0486
 8008b68:	05a400dc 	.word	0x05a400dc
 8008b6c:	007c04cb 	.word	0x007c04cb
 8008b70:	05a404ee 	.word	0x05a404ee
 8008b74:	052805a4 	.word	0x052805a4
 8008b78:	007c05a4 	.word	0x007c05a4
 8008b7c:	4651      	mov	r1, sl
 8008b7e:	4658      	mov	r0, fp
 8008b80:	aa26      	add	r2, sp, #152	; 0x98
 8008b82:	f003 fa7c 	bl	800c07e <__sprint_r>
 8008b86:	2800      	cmp	r0, #0
 8008b88:	f040 8127 	bne.w	8008dda <_vfprintf_r+0x47a>
 8008b8c:	ac29      	add	r4, sp, #164	; 0xa4
 8008b8e:	e77b      	b.n	8008a88 <_vfprintf_r+0x128>
 8008b90:	4658      	mov	r0, fp
 8008b92:	f002 fbe7 	bl	800b364 <_localeconv_r>
 8008b96:	6843      	ldr	r3, [r0, #4]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	9319      	str	r3, [sp, #100]	; 0x64
 8008b9c:	f7f7 fad8 	bl	8000150 <strlen>
 8008ba0:	9016      	str	r0, [sp, #88]	; 0x58
 8008ba2:	4658      	mov	r0, fp
 8008ba4:	f002 fbde 	bl	800b364 <_localeconv_r>
 8008ba8:	6883      	ldr	r3, [r0, #8]
 8008baa:	212b      	movs	r1, #43	; 0x2b
 8008bac:	930e      	str	r3, [sp, #56]	; 0x38
 8008bae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008bb0:	b12b      	cbz	r3, 8008bbe <_vfprintf_r+0x25e>
 8008bb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bb4:	b11b      	cbz	r3, 8008bbe <_vfprintf_r+0x25e>
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	b10b      	cbz	r3, 8008bbe <_vfprintf_r+0x25e>
 8008bba:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008bbe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bc0:	e774      	b.n	8008aac <_vfprintf_r+0x14c>
 8008bc2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1f9      	bne.n	8008bbe <_vfprintf_r+0x25e>
 8008bca:	2320      	movs	r3, #32
 8008bcc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008bd0:	e7f5      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008bd2:	f048 0801 	orr.w	r8, r8, #1
 8008bd6:	e7f2      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008bd8:	f856 3b04 	ldr.w	r3, [r6], #4
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	9314      	str	r3, [sp, #80]	; 0x50
 8008be0:	daed      	bge.n	8008bbe <_vfprintf_r+0x25e>
 8008be2:	425b      	negs	r3, r3
 8008be4:	9314      	str	r3, [sp, #80]	; 0x50
 8008be6:	f048 0804 	orr.w	r8, r8, #4
 8008bea:	e7e8      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008bec:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008bf0:	e7e5      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008bf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf8:	2a2a      	cmp	r2, #42	; 0x2a
 8008bfa:	920b      	str	r2, [sp, #44]	; 0x2c
 8008bfc:	d112      	bne.n	8008c24 <_vfprintf_r+0x2c4>
 8008bfe:	f856 0b04 	ldr.w	r0, [r6], #4
 8008c02:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c04:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8008c08:	9207      	str	r2, [sp, #28]
 8008c0a:	e7d8      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c0c:	9807      	ldr	r0, [sp, #28]
 8008c0e:	fb07 2200 	mla	r2, r7, r0, r2
 8008c12:	9207      	str	r2, [sp, #28]
 8008c14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c18:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c1c:	3a30      	subs	r2, #48	; 0x30
 8008c1e:	2a09      	cmp	r2, #9
 8008c20:	d9f4      	bls.n	8008c0c <_vfprintf_r+0x2ac>
 8008c22:	e748      	b.n	8008ab6 <_vfprintf_r+0x156>
 8008c24:	2200      	movs	r2, #0
 8008c26:	9207      	str	r2, [sp, #28]
 8008c28:	e7f7      	b.n	8008c1a <_vfprintf_r+0x2ba>
 8008c2a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008c2e:	e7c6      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c30:	2200      	movs	r2, #0
 8008c32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c34:	9214      	str	r2, [sp, #80]	; 0x50
 8008c36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c38:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008c3a:	3a30      	subs	r2, #48	; 0x30
 8008c3c:	fb07 2200 	mla	r2, r7, r0, r2
 8008c40:	9214      	str	r2, [sp, #80]	; 0x50
 8008c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c46:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c48:	3a30      	subs	r2, #48	; 0x30
 8008c4a:	2a09      	cmp	r2, #9
 8008c4c:	d9f3      	bls.n	8008c36 <_vfprintf_r+0x2d6>
 8008c4e:	e732      	b.n	8008ab6 <_vfprintf_r+0x156>
 8008c50:	f048 0808 	orr.w	r8, r8, #8
 8008c54:	e7b3      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	2b68      	cmp	r3, #104	; 0x68
 8008c5c:	bf01      	itttt	eq
 8008c5e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008c60:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008c64:	3301      	addeq	r3, #1
 8008c66:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008c68:	bf18      	it	ne
 8008c6a:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008c6e:	e7a6      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b6c      	cmp	r3, #108	; 0x6c
 8008c76:	d105      	bne.n	8008c84 <_vfprintf_r+0x324>
 8008c78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c7e:	f048 0820 	orr.w	r8, r8, #32
 8008c82:	e79c      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c84:	f048 0810 	orr.w	r8, r8, #16
 8008c88:	e799      	b.n	8008bbe <_vfprintf_r+0x25e>
 8008c8a:	4632      	mov	r2, r6
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008c92:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008c96:	920a      	str	r2, [sp, #40]	; 0x28
 8008c98:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	4607      	mov	r7, r0
 8008ca0:	4606      	mov	r6, r0
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008ca8:	9307      	str	r3, [sp, #28]
 8008caa:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008cae:	e1b4      	b.n	800901a <_vfprintf_r+0x6ba>
 8008cb0:	f048 0810 	orr.w	r8, r8, #16
 8008cb4:	f018 0f20 	tst.w	r8, #32
 8008cb8:	d011      	beq.n	8008cde <_vfprintf_r+0x37e>
 8008cba:	3607      	adds	r6, #7
 8008cbc:	f026 0307 	bic.w	r3, r6, #7
 8008cc0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008cc4:	930a      	str	r3, [sp, #40]	; 0x28
 8008cc6:	2e00      	cmp	r6, #0
 8008cc8:	f177 0300 	sbcs.w	r3, r7, #0
 8008ccc:	da05      	bge.n	8008cda <_vfprintf_r+0x37a>
 8008cce:	232d      	movs	r3, #45	; 0x2d
 8008cd0:	4276      	negs	r6, r6
 8008cd2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008cd6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e388      	b.n	80093f0 <_vfprintf_r+0xa90>
 8008cde:	1d33      	adds	r3, r6, #4
 8008ce0:	f018 0f10 	tst.w	r8, #16
 8008ce4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ce6:	d002      	beq.n	8008cee <_vfprintf_r+0x38e>
 8008ce8:	6836      	ldr	r6, [r6, #0]
 8008cea:	17f7      	asrs	r7, r6, #31
 8008cec:	e7eb      	b.n	8008cc6 <_vfprintf_r+0x366>
 8008cee:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008cf2:	6836      	ldr	r6, [r6, #0]
 8008cf4:	d001      	beq.n	8008cfa <_vfprintf_r+0x39a>
 8008cf6:	b236      	sxth	r6, r6
 8008cf8:	e7f7      	b.n	8008cea <_vfprintf_r+0x38a>
 8008cfa:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008cfe:	bf18      	it	ne
 8008d00:	b276      	sxtbne	r6, r6
 8008d02:	e7f2      	b.n	8008cea <_vfprintf_r+0x38a>
 8008d04:	3607      	adds	r6, #7
 8008d06:	f026 0307 	bic.w	r3, r6, #7
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008d10:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008d14:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008d18:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008d1c:	910a      	str	r1, [sp, #40]	; 0x28
 8008d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d22:	4630      	mov	r0, r6
 8008d24:	4629      	mov	r1, r5
 8008d26:	4b3c      	ldr	r3, [pc, #240]	; (8008e18 <_vfprintf_r+0x4b8>)
 8008d28:	f7f7 fe70 	bl	8000a0c <__aeabi_dcmpun>
 8008d2c:	bb00      	cbnz	r0, 8008d70 <_vfprintf_r+0x410>
 8008d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d32:	4630      	mov	r0, r6
 8008d34:	4629      	mov	r1, r5
 8008d36:	4b38      	ldr	r3, [pc, #224]	; (8008e18 <_vfprintf_r+0x4b8>)
 8008d38:	f7f7 fe4a 	bl	80009d0 <__aeabi_dcmple>
 8008d3c:	b9c0      	cbnz	r0, 8008d70 <_vfprintf_r+0x410>
 8008d3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d42:	2200      	movs	r2, #0
 8008d44:	2300      	movs	r3, #0
 8008d46:	f7f7 fe39 	bl	80009bc <__aeabi_dcmplt>
 8008d4a:	b110      	cbz	r0, 8008d52 <_vfprintf_r+0x3f2>
 8008d4c:	232d      	movs	r3, #45	; 0x2d
 8008d4e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d52:	4a32      	ldr	r2, [pc, #200]	; (8008e1c <_vfprintf_r+0x4bc>)
 8008d54:	4832      	ldr	r0, [pc, #200]	; (8008e20 <_vfprintf_r+0x4c0>)
 8008d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d58:	2700      	movs	r7, #0
 8008d5a:	2b47      	cmp	r3, #71	; 0x47
 8008d5c:	bfd4      	ite	le
 8008d5e:	4691      	movle	r9, r2
 8008d60:	4681      	movgt	r9, r0
 8008d62:	2303      	movs	r3, #3
 8008d64:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8008d68:	9307      	str	r3, [sp, #28]
 8008d6a:	463e      	mov	r6, r7
 8008d6c:	f001 b80e 	b.w	8009d8c <_vfprintf_r+0x142c>
 8008d70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d74:	4610      	mov	r0, r2
 8008d76:	4619      	mov	r1, r3
 8008d78:	f7f7 fe48 	bl	8000a0c <__aeabi_dcmpun>
 8008d7c:	4607      	mov	r7, r0
 8008d7e:	b148      	cbz	r0, 8008d94 <_vfprintf_r+0x434>
 8008d80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d82:	4a28      	ldr	r2, [pc, #160]	; (8008e24 <_vfprintf_r+0x4c4>)
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	bfb8      	it	lt
 8008d88:	232d      	movlt	r3, #45	; 0x2d
 8008d8a:	4827      	ldr	r0, [pc, #156]	; (8008e28 <_vfprintf_r+0x4c8>)
 8008d8c:	bfb8      	it	lt
 8008d8e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008d92:	e7e0      	b.n	8008d56 <_vfprintf_r+0x3f6>
 8008d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d96:	f023 0320 	bic.w	r3, r3, #32
 8008d9a:	2b41      	cmp	r3, #65	; 0x41
 8008d9c:	930c      	str	r3, [sp, #48]	; 0x30
 8008d9e:	d12e      	bne.n	8008dfe <_vfprintf_r+0x49e>
 8008da0:	2330      	movs	r3, #48	; 0x30
 8008da2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008da8:	f048 0802 	orr.w	r8, r8, #2
 8008dac:	2b61      	cmp	r3, #97	; 0x61
 8008dae:	bf0c      	ite	eq
 8008db0:	2378      	moveq	r3, #120	; 0x78
 8008db2:	2358      	movne	r3, #88	; 0x58
 8008db4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008db8:	9b07      	ldr	r3, [sp, #28]
 8008dba:	2b63      	cmp	r3, #99	; 0x63
 8008dbc:	dd36      	ble.n	8008e2c <_vfprintf_r+0x4cc>
 8008dbe:	4658      	mov	r0, fp
 8008dc0:	1c59      	adds	r1, r3, #1
 8008dc2:	f7fe f875 	bl	8006eb0 <_malloc_r>
 8008dc6:	4681      	mov	r9, r0
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	f040 8201 	bne.w	80091d0 <_vfprintf_r+0x870>
 8008dce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008dd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd6:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008dda:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008dde:	07d9      	lsls	r1, r3, #31
 8008de0:	d407      	bmi.n	8008df2 <_vfprintf_r+0x492>
 8008de2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008de6:	059a      	lsls	r2, r3, #22
 8008de8:	d403      	bmi.n	8008df2 <_vfprintf_r+0x492>
 8008dea:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008dee:	f002 fac0 	bl	800b372 <__retarget_lock_release_recursive>
 8008df2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008df6:	065b      	lsls	r3, r3, #25
 8008df8:	f57f adf8 	bpl.w	80089ec <_vfprintf_r+0x8c>
 8008dfc:	e5f3      	b.n	80089e6 <_vfprintf_r+0x86>
 8008dfe:	9b07      	ldr	r3, [sp, #28]
 8008e00:	3301      	adds	r3, #1
 8008e02:	f000 81e7 	beq.w	80091d4 <_vfprintf_r+0x874>
 8008e06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e08:	2b47      	cmp	r3, #71	; 0x47
 8008e0a:	d111      	bne.n	8008e30 <_vfprintf_r+0x4d0>
 8008e0c:	9b07      	ldr	r3, [sp, #28]
 8008e0e:	b97b      	cbnz	r3, 8008e30 <_vfprintf_r+0x4d0>
 8008e10:	461f      	mov	r7, r3
 8008e12:	2301      	movs	r3, #1
 8008e14:	9307      	str	r3, [sp, #28]
 8008e16:	e00b      	b.n	8008e30 <_vfprintf_r+0x4d0>
 8008e18:	7fefffff 	.word	0x7fefffff
 8008e1c:	0800eac8 	.word	0x0800eac8
 8008e20:	0800eacc 	.word	0x0800eacc
 8008e24:	0800ead0 	.word	0x0800ead0
 8008e28:	0800ead4 	.word	0x0800ead4
 8008e2c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008e30:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008e34:	9315      	str	r3, [sp, #84]	; 0x54
 8008e36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e38:	1e1d      	subs	r5, r3, #0
 8008e3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e3c:	9308      	str	r3, [sp, #32]
 8008e3e:	bfb7      	itett	lt
 8008e40:	462b      	movlt	r3, r5
 8008e42:	2300      	movge	r3, #0
 8008e44:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008e48:	232d      	movlt	r3, #45	; 0x2d
 8008e4a:	931c      	str	r3, [sp, #112]	; 0x70
 8008e4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e4e:	2b41      	cmp	r3, #65	; 0x41
 8008e50:	f040 81d8 	bne.w	8009204 <_vfprintf_r+0x8a4>
 8008e54:	aa20      	add	r2, sp, #128	; 0x80
 8008e56:	4629      	mov	r1, r5
 8008e58:	9808      	ldr	r0, [sp, #32]
 8008e5a:	f003 f80b 	bl	800be74 <frexp>
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008e64:	f7f7 fb38 	bl	80004d8 <__aeabi_dmul>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	460b      	mov	r3, r1
 8008e6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e70:	2200      	movs	r2, #0
 8008e72:	2300      	movs	r3, #0
 8008e74:	f7f7 fd98 	bl	80009a8 <__aeabi_dcmpeq>
 8008e78:	b108      	cbz	r0, 8008e7e <_vfprintf_r+0x51e>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	9320      	str	r3, [sp, #128]	; 0x80
 8008e7e:	4bb2      	ldr	r3, [pc, #712]	; (8009148 <_vfprintf_r+0x7e8>)
 8008e80:	4eb2      	ldr	r6, [pc, #712]	; (800914c <_vfprintf_r+0x7ec>)
 8008e82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e84:	464d      	mov	r5, r9
 8008e86:	2a61      	cmp	r2, #97	; 0x61
 8008e88:	bf18      	it	ne
 8008e8a:	461e      	movne	r6, r3
 8008e8c:	9b07      	ldr	r3, [sp, #28]
 8008e8e:	9617      	str	r6, [sp, #92]	; 0x5c
 8008e90:	1e5e      	subs	r6, r3, #1
 8008e92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e96:	2200      	movs	r2, #0
 8008e98:	4bad      	ldr	r3, [pc, #692]	; (8009150 <_vfprintf_r+0x7f0>)
 8008e9a:	f7f7 fb1d 	bl	80004d8 <__aeabi_dmul>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ea6:	f7f7 fdc7 	bl	8000a38 <__aeabi_d2iz>
 8008eaa:	901d      	str	r0, [sp, #116]	; 0x74
 8008eac:	f7f7 faaa 	bl	8000404 <__aeabi_i2d>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008eb8:	f7f7 f956 	bl	8000168 <__aeabi_dsub>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ec4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ec6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008ec8:	960d      	str	r6, [sp, #52]	; 0x34
 8008eca:	5c9b      	ldrb	r3, [r3, r2]
 8008ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8008ed0:	1c73      	adds	r3, r6, #1
 8008ed2:	d006      	beq.n	8008ee2 <_vfprintf_r+0x582>
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	3e01      	subs	r6, #1
 8008eda:	f7f7 fd65 	bl	80009a8 <__aeabi_dcmpeq>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d0d7      	beq.n	8008e92 <_vfprintf_r+0x532>
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ee8:	4b9a      	ldr	r3, [pc, #616]	; (8009154 <_vfprintf_r+0x7f4>)
 8008eea:	f7f7 fd85 	bl	80009f8 <__aeabi_dcmpgt>
 8008eee:	b960      	cbnz	r0, 8008f0a <_vfprintf_r+0x5aa>
 8008ef0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	4b97      	ldr	r3, [pc, #604]	; (8009154 <_vfprintf_r+0x7f4>)
 8008ef8:	f7f7 fd56 	bl	80009a8 <__aeabi_dcmpeq>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	f000 817c 	beq.w	80091fa <_vfprintf_r+0x89a>
 8008f02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f04:	07da      	lsls	r2, r3, #31
 8008f06:	f140 8178 	bpl.w	80091fa <_vfprintf_r+0x89a>
 8008f0a:	2030      	movs	r0, #48	; 0x30
 8008f0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f0e:	9524      	str	r5, [sp, #144]	; 0x90
 8008f10:	7bd9      	ldrb	r1, [r3, #15]
 8008f12:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008f14:	1e53      	subs	r3, r2, #1
 8008f16:	9324      	str	r3, [sp, #144]	; 0x90
 8008f18:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008f1c:	428b      	cmp	r3, r1
 8008f1e:	f000 815b 	beq.w	80091d8 <_vfprintf_r+0x878>
 8008f22:	2b39      	cmp	r3, #57	; 0x39
 8008f24:	bf0b      	itete	eq
 8008f26:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8008f28:	3301      	addne	r3, #1
 8008f2a:	7a9b      	ldrbeq	r3, [r3, #10]
 8008f2c:	b2db      	uxtbne	r3, r3
 8008f2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f32:	eba5 0309 	sub.w	r3, r5, r9
 8008f36:	9308      	str	r3, [sp, #32]
 8008f38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f3a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008f3c:	2b47      	cmp	r3, #71	; 0x47
 8008f3e:	f040 81ae 	bne.w	800929e <_vfprintf_r+0x93e>
 8008f42:	1ceb      	adds	r3, r5, #3
 8008f44:	db03      	blt.n	8008f4e <_vfprintf_r+0x5ee>
 8008f46:	9b07      	ldr	r3, [sp, #28]
 8008f48:	429d      	cmp	r5, r3
 8008f4a:	f340 81d3 	ble.w	80092f4 <_vfprintf_r+0x994>
 8008f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f50:	3b02      	subs	r3, #2
 8008f52:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f56:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008f5a:	f021 0120 	bic.w	r1, r1, #32
 8008f5e:	2941      	cmp	r1, #65	; 0x41
 8008f60:	bf08      	it	eq
 8008f62:	320f      	addeq	r2, #15
 8008f64:	f105 33ff 	add.w	r3, r5, #4294967295
 8008f68:	bf06      	itte	eq
 8008f6a:	b2d2      	uxtbeq	r2, r2
 8008f6c:	2101      	moveq	r1, #1
 8008f6e:	2100      	movne	r1, #0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008f76:	bfb4      	ite	lt
 8008f78:	222d      	movlt	r2, #45	; 0x2d
 8008f7a:	222b      	movge	r2, #43	; 0x2b
 8008f7c:	9320      	str	r3, [sp, #128]	; 0x80
 8008f7e:	bfb8      	it	lt
 8008f80:	f1c5 0301 	rsblt	r3, r5, #1
 8008f84:	2b09      	cmp	r3, #9
 8008f86:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008f8a:	f340 81a1 	ble.w	80092d0 <_vfprintf_r+0x970>
 8008f8e:	260a      	movs	r6, #10
 8008f90:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008f94:	fb93 f5f6 	sdiv	r5, r3, r6
 8008f98:	4611      	mov	r1, r2
 8008f9a:	fb06 3015 	mls	r0, r6, r5, r3
 8008f9e:	3030      	adds	r0, #48	; 0x30
 8008fa0:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	2863      	cmp	r0, #99	; 0x63
 8008fa8:	462b      	mov	r3, r5
 8008faa:	f102 32ff 	add.w	r2, r2, #4294967295
 8008fae:	dcf1      	bgt.n	8008f94 <_vfprintf_r+0x634>
 8008fb0:	3330      	adds	r3, #48	; 0x30
 8008fb2:	1e88      	subs	r0, r1, #2
 8008fb4:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008fb8:	4603      	mov	r3, r0
 8008fba:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008fbe:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008fc2:	42ab      	cmp	r3, r5
 8008fc4:	f0c0 817f 	bcc.w	80092c6 <_vfprintf_r+0x966>
 8008fc8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008fcc:	1a52      	subs	r2, r2, r1
 8008fce:	42a8      	cmp	r0, r5
 8008fd0:	bf88      	it	hi
 8008fd2:	2200      	movhi	r2, #0
 8008fd4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008fd8:	441a      	add	r2, r3
 8008fda:	ab22      	add	r3, sp, #136	; 0x88
 8008fdc:	1ad3      	subs	r3, r2, r3
 8008fde:	9a08      	ldr	r2, [sp, #32]
 8008fe0:	931a      	str	r3, [sp, #104]	; 0x68
 8008fe2:	2a01      	cmp	r2, #1
 8008fe4:	4413      	add	r3, r2
 8008fe6:	9307      	str	r3, [sp, #28]
 8008fe8:	dc02      	bgt.n	8008ff0 <_vfprintf_r+0x690>
 8008fea:	f018 0f01 	tst.w	r8, #1
 8008fee:	d003      	beq.n	8008ff8 <_vfprintf_r+0x698>
 8008ff0:	9b07      	ldr	r3, [sp, #28]
 8008ff2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ff4:	4413      	add	r3, r2
 8008ff6:	9307      	str	r3, [sp, #28]
 8008ff8:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009000:	9315      	str	r3, [sp, #84]	; 0x54
 8009002:	2300      	movs	r3, #0
 8009004:	461d      	mov	r5, r3
 8009006:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800900a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800900c:	b113      	cbz	r3, 8009014 <_vfprintf_r+0x6b4>
 800900e:	232d      	movs	r3, #45	; 0x2d
 8009010:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009014:	2600      	movs	r6, #0
 8009016:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800901a:	9b07      	ldr	r3, [sp, #28]
 800901c:	42b3      	cmp	r3, r6
 800901e:	bfb8      	it	lt
 8009020:	4633      	movlt	r3, r6
 8009022:	9315      	str	r3, [sp, #84]	; 0x54
 8009024:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009028:	b113      	cbz	r3, 8009030 <_vfprintf_r+0x6d0>
 800902a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800902c:	3301      	adds	r3, #1
 800902e:	9315      	str	r3, [sp, #84]	; 0x54
 8009030:	f018 0302 	ands.w	r3, r8, #2
 8009034:	931c      	str	r3, [sp, #112]	; 0x70
 8009036:	bf1e      	ittt	ne
 8009038:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800903a:	3302      	addne	r3, #2
 800903c:	9315      	strne	r3, [sp, #84]	; 0x54
 800903e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8009042:	931d      	str	r3, [sp, #116]	; 0x74
 8009044:	d121      	bne.n	800908a <_vfprintf_r+0x72a>
 8009046:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800904a:	1a9b      	subs	r3, r3, r2
 800904c:	2b00      	cmp	r3, #0
 800904e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009050:	dd1b      	ble.n	800908a <_vfprintf_r+0x72a>
 8009052:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009056:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009058:	3301      	adds	r3, #1
 800905a:	2810      	cmp	r0, #16
 800905c:	483e      	ldr	r0, [pc, #248]	; (8009158 <_vfprintf_r+0x7f8>)
 800905e:	f104 0108 	add.w	r1, r4, #8
 8009062:	6020      	str	r0, [r4, #0]
 8009064:	f300 82df 	bgt.w	8009626 <_vfprintf_r+0xcc6>
 8009068:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800906a:	2b07      	cmp	r3, #7
 800906c:	4402      	add	r2, r0
 800906e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009072:	6060      	str	r0, [r4, #4]
 8009074:	f340 82ec 	ble.w	8009650 <_vfprintf_r+0xcf0>
 8009078:	4651      	mov	r1, sl
 800907a:	4658      	mov	r0, fp
 800907c:	aa26      	add	r2, sp, #152	; 0x98
 800907e:	f002 fffe 	bl	800c07e <__sprint_r>
 8009082:	2800      	cmp	r0, #0
 8009084:	f040 8622 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009088:	ac29      	add	r4, sp, #164	; 0xa4
 800908a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800908e:	b173      	cbz	r3, 80090ae <_vfprintf_r+0x74e>
 8009090:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	2301      	movs	r3, #1
 8009098:	6063      	str	r3, [r4, #4]
 800909a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800909c:	3301      	adds	r3, #1
 800909e:	9328      	str	r3, [sp, #160]	; 0xa0
 80090a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090a2:	3301      	adds	r3, #1
 80090a4:	2b07      	cmp	r3, #7
 80090a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80090a8:	f300 82d4 	bgt.w	8009654 <_vfprintf_r+0xcf4>
 80090ac:	3408      	adds	r4, #8
 80090ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80090b0:	b16b      	cbz	r3, 80090ce <_vfprintf_r+0x76e>
 80090b2:	ab1f      	add	r3, sp, #124	; 0x7c
 80090b4:	6023      	str	r3, [r4, #0]
 80090b6:	2302      	movs	r3, #2
 80090b8:	6063      	str	r3, [r4, #4]
 80090ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090bc:	3302      	adds	r3, #2
 80090be:	9328      	str	r3, [sp, #160]	; 0xa0
 80090c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090c2:	3301      	adds	r3, #1
 80090c4:	2b07      	cmp	r3, #7
 80090c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80090c8:	f300 82ce 	bgt.w	8009668 <_vfprintf_r+0xd08>
 80090cc:	3408      	adds	r4, #8
 80090ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090d0:	2b80      	cmp	r3, #128	; 0x80
 80090d2:	d121      	bne.n	8009118 <_vfprintf_r+0x7b8>
 80090d4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80090d8:	1a9b      	subs	r3, r3, r2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80090de:	dd1b      	ble.n	8009118 <_vfprintf_r+0x7b8>
 80090e0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80090e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090e6:	3301      	adds	r3, #1
 80090e8:	2810      	cmp	r0, #16
 80090ea:	481c      	ldr	r0, [pc, #112]	; (800915c <_vfprintf_r+0x7fc>)
 80090ec:	f104 0108 	add.w	r1, r4, #8
 80090f0:	6020      	str	r0, [r4, #0]
 80090f2:	f300 82c3 	bgt.w	800967c <_vfprintf_r+0xd1c>
 80090f6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090f8:	2b07      	cmp	r3, #7
 80090fa:	4402      	add	r2, r0
 80090fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009100:	6060      	str	r0, [r4, #4]
 8009102:	f340 82d0 	ble.w	80096a6 <_vfprintf_r+0xd46>
 8009106:	4651      	mov	r1, sl
 8009108:	4658      	mov	r0, fp
 800910a:	aa26      	add	r2, sp, #152	; 0x98
 800910c:	f002 ffb7 	bl	800c07e <__sprint_r>
 8009110:	2800      	cmp	r0, #0
 8009112:	f040 85db 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009116:	ac29      	add	r4, sp, #164	; 0xa4
 8009118:	9b07      	ldr	r3, [sp, #28]
 800911a:	1af6      	subs	r6, r6, r3
 800911c:	2e00      	cmp	r6, #0
 800911e:	dd28      	ble.n	8009172 <_vfprintf_r+0x812>
 8009120:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009124:	480d      	ldr	r0, [pc, #52]	; (800915c <_vfprintf_r+0x7fc>)
 8009126:	2e10      	cmp	r6, #16
 8009128:	f103 0301 	add.w	r3, r3, #1
 800912c:	f104 0108 	add.w	r1, r4, #8
 8009130:	6020      	str	r0, [r4, #0]
 8009132:	f300 82ba 	bgt.w	80096aa <_vfprintf_r+0xd4a>
 8009136:	6066      	str	r6, [r4, #4]
 8009138:	2b07      	cmp	r3, #7
 800913a:	4416      	add	r6, r2
 800913c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009140:	f340 82c6 	ble.w	80096d0 <_vfprintf_r+0xd70>
 8009144:	e00c      	b.n	8009160 <_vfprintf_r+0x800>
 8009146:	bf00      	nop
 8009148:	0800eae9 	.word	0x0800eae9
 800914c:	0800ead8 	.word	0x0800ead8
 8009150:	40300000 	.word	0x40300000
 8009154:	3fe00000 	.word	0x3fe00000
 8009158:	0800eb1c 	.word	0x0800eb1c
 800915c:	0800eb2c 	.word	0x0800eb2c
 8009160:	4651      	mov	r1, sl
 8009162:	4658      	mov	r0, fp
 8009164:	aa26      	add	r2, sp, #152	; 0x98
 8009166:	f002 ff8a 	bl	800c07e <__sprint_r>
 800916a:	2800      	cmp	r0, #0
 800916c:	f040 85ae 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009170:	ac29      	add	r4, sp, #164	; 0xa4
 8009172:	f418 7f80 	tst.w	r8, #256	; 0x100
 8009176:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009178:	f040 82b0 	bne.w	80096dc <_vfprintf_r+0xd7c>
 800917c:	9b07      	ldr	r3, [sp, #28]
 800917e:	f8c4 9000 	str.w	r9, [r4]
 8009182:	441e      	add	r6, r3
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	9628      	str	r6, [sp, #160]	; 0xa0
 8009188:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800918a:	3301      	adds	r3, #1
 800918c:	2b07      	cmp	r3, #7
 800918e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009190:	f300 82ea 	bgt.w	8009768 <_vfprintf_r+0xe08>
 8009194:	3408      	adds	r4, #8
 8009196:	f018 0f04 	tst.w	r8, #4
 800919a:	f040 8578 	bne.w	8009c8e <_vfprintf_r+0x132e>
 800919e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80091a2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80091a4:	428a      	cmp	r2, r1
 80091a6:	bfac      	ite	ge
 80091a8:	189b      	addge	r3, r3, r2
 80091aa:	185b      	addlt	r3, r3, r1
 80091ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80091ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091b0:	b13b      	cbz	r3, 80091c2 <_vfprintf_r+0x862>
 80091b2:	4651      	mov	r1, sl
 80091b4:	4658      	mov	r0, fp
 80091b6:	aa26      	add	r2, sp, #152	; 0x98
 80091b8:	f002 ff61 	bl	800c07e <__sprint_r>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f040 8585 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80091c2:	2300      	movs	r3, #0
 80091c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80091c6:	2f00      	cmp	r7, #0
 80091c8:	f040 859c 	bne.w	8009d04 <_vfprintf_r+0x13a4>
 80091cc:	ac29      	add	r4, sp, #164	; 0xa4
 80091ce:	e0e7      	b.n	80093a0 <_vfprintf_r+0xa40>
 80091d0:	4607      	mov	r7, r0
 80091d2:	e62d      	b.n	8008e30 <_vfprintf_r+0x4d0>
 80091d4:	2306      	movs	r3, #6
 80091d6:	e61d      	b.n	8008e14 <_vfprintf_r+0x4b4>
 80091d8:	f802 0c01 	strb.w	r0, [r2, #-1]
 80091dc:	e699      	b.n	8008f12 <_vfprintf_r+0x5b2>
 80091de:	f803 0b01 	strb.w	r0, [r3], #1
 80091e2:	1aca      	subs	r2, r1, r3
 80091e4:	2a00      	cmp	r2, #0
 80091e6:	dafa      	bge.n	80091de <_vfprintf_r+0x87e>
 80091e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091ec:	3201      	adds	r2, #1
 80091ee:	f103 0301 	add.w	r3, r3, #1
 80091f2:	bfb8      	it	lt
 80091f4:	2300      	movlt	r3, #0
 80091f6:	441d      	add	r5, r3
 80091f8:	e69b      	b.n	8008f32 <_vfprintf_r+0x5d2>
 80091fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091fc:	462b      	mov	r3, r5
 80091fe:	2030      	movs	r0, #48	; 0x30
 8009200:	18a9      	adds	r1, r5, r2
 8009202:	e7ee      	b.n	80091e2 <_vfprintf_r+0x882>
 8009204:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009206:	2b46      	cmp	r3, #70	; 0x46
 8009208:	d005      	beq.n	8009216 <_vfprintf_r+0x8b6>
 800920a:	2b45      	cmp	r3, #69	; 0x45
 800920c:	d11b      	bne.n	8009246 <_vfprintf_r+0x8e6>
 800920e:	9b07      	ldr	r3, [sp, #28]
 8009210:	1c5e      	adds	r6, r3, #1
 8009212:	2302      	movs	r3, #2
 8009214:	e001      	b.n	800921a <_vfprintf_r+0x8ba>
 8009216:	2303      	movs	r3, #3
 8009218:	9e07      	ldr	r6, [sp, #28]
 800921a:	aa24      	add	r2, sp, #144	; 0x90
 800921c:	9204      	str	r2, [sp, #16]
 800921e:	aa21      	add	r2, sp, #132	; 0x84
 8009220:	9203      	str	r2, [sp, #12]
 8009222:	aa20      	add	r2, sp, #128	; 0x80
 8009224:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	4658      	mov	r0, fp
 800922c:	462b      	mov	r3, r5
 800922e:	9a08      	ldr	r2, [sp, #32]
 8009230:	f000 ff26 	bl	800a080 <_dtoa_r>
 8009234:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009236:	4681      	mov	r9, r0
 8009238:	2b47      	cmp	r3, #71	; 0x47
 800923a:	d106      	bne.n	800924a <_vfprintf_r+0x8ea>
 800923c:	f018 0f01 	tst.w	r8, #1
 8009240:	d103      	bne.n	800924a <_vfprintf_r+0x8ea>
 8009242:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009244:	e675      	b.n	8008f32 <_vfprintf_r+0x5d2>
 8009246:	9e07      	ldr	r6, [sp, #28]
 8009248:	e7e3      	b.n	8009212 <_vfprintf_r+0x8b2>
 800924a:	eb09 0306 	add.w	r3, r9, r6
 800924e:	930d      	str	r3, [sp, #52]	; 0x34
 8009250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009252:	2b46      	cmp	r3, #70	; 0x46
 8009254:	d111      	bne.n	800927a <_vfprintf_r+0x91a>
 8009256:	f899 3000 	ldrb.w	r3, [r9]
 800925a:	2b30      	cmp	r3, #48	; 0x30
 800925c:	d109      	bne.n	8009272 <_vfprintf_r+0x912>
 800925e:	2200      	movs	r2, #0
 8009260:	2300      	movs	r3, #0
 8009262:	4629      	mov	r1, r5
 8009264:	9808      	ldr	r0, [sp, #32]
 8009266:	f7f7 fb9f 	bl	80009a8 <__aeabi_dcmpeq>
 800926a:	b910      	cbnz	r0, 8009272 <_vfprintf_r+0x912>
 800926c:	f1c6 0601 	rsb	r6, r6, #1
 8009270:	9620      	str	r6, [sp, #128]	; 0x80
 8009272:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009274:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009276:	441a      	add	r2, r3
 8009278:	920d      	str	r2, [sp, #52]	; 0x34
 800927a:	2200      	movs	r2, #0
 800927c:	2300      	movs	r3, #0
 800927e:	4629      	mov	r1, r5
 8009280:	9808      	ldr	r0, [sp, #32]
 8009282:	f7f7 fb91 	bl	80009a8 <__aeabi_dcmpeq>
 8009286:	b108      	cbz	r0, 800928c <_vfprintf_r+0x92c>
 8009288:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800928a:	9324      	str	r3, [sp, #144]	; 0x90
 800928c:	2230      	movs	r2, #48	; 0x30
 800928e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009290:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009292:	4299      	cmp	r1, r3
 8009294:	d9d5      	bls.n	8009242 <_vfprintf_r+0x8e2>
 8009296:	1c59      	adds	r1, r3, #1
 8009298:	9124      	str	r1, [sp, #144]	; 0x90
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e7f7      	b.n	800928e <_vfprintf_r+0x92e>
 800929e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a0:	2b46      	cmp	r3, #70	; 0x46
 80092a2:	f47f ae57 	bne.w	8008f54 <_vfprintf_r+0x5f4>
 80092a6:	9a07      	ldr	r2, [sp, #28]
 80092a8:	f008 0301 	and.w	r3, r8, #1
 80092ac:	2d00      	cmp	r5, #0
 80092ae:	ea43 0302 	orr.w	r3, r3, r2
 80092b2:	dd1a      	ble.n	80092ea <_vfprintf_r+0x98a>
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d034      	beq.n	8009322 <_vfprintf_r+0x9c2>
 80092b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092ba:	18eb      	adds	r3, r5, r3
 80092bc:	441a      	add	r2, r3
 80092be:	9207      	str	r2, [sp, #28]
 80092c0:	2366      	movs	r3, #102	; 0x66
 80092c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092c4:	e033      	b.n	800932e <_vfprintf_r+0x9ce>
 80092c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80092ca:	f802 6b01 	strb.w	r6, [r2], #1
 80092ce:	e678      	b.n	8008fc2 <_vfprintf_r+0x662>
 80092d0:	b941      	cbnz	r1, 80092e4 <_vfprintf_r+0x984>
 80092d2:	2230      	movs	r2, #48	; 0x30
 80092d4:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80092d8:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80092dc:	3330      	adds	r3, #48	; 0x30
 80092de:	f802 3b01 	strb.w	r3, [r2], #1
 80092e2:	e67a      	b.n	8008fda <_vfprintf_r+0x67a>
 80092e4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80092e8:	e7f8      	b.n	80092dc <_vfprintf_r+0x97c>
 80092ea:	b1e3      	cbz	r3, 8009326 <_vfprintf_r+0x9c6>
 80092ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092ee:	9a07      	ldr	r2, [sp, #28]
 80092f0:	3301      	adds	r3, #1
 80092f2:	e7e3      	b.n	80092bc <_vfprintf_r+0x95c>
 80092f4:	9b08      	ldr	r3, [sp, #32]
 80092f6:	429d      	cmp	r5, r3
 80092f8:	db07      	blt.n	800930a <_vfprintf_r+0x9aa>
 80092fa:	f018 0f01 	tst.w	r8, #1
 80092fe:	d02d      	beq.n	800935c <_vfprintf_r+0x9fc>
 8009300:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009302:	18eb      	adds	r3, r5, r3
 8009304:	9307      	str	r3, [sp, #28]
 8009306:	2367      	movs	r3, #103	; 0x67
 8009308:	e7db      	b.n	80092c2 <_vfprintf_r+0x962>
 800930a:	9b08      	ldr	r3, [sp, #32]
 800930c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800930e:	2d00      	cmp	r5, #0
 8009310:	4413      	add	r3, r2
 8009312:	9307      	str	r3, [sp, #28]
 8009314:	dcf7      	bgt.n	8009306 <_vfprintf_r+0x9a6>
 8009316:	9a07      	ldr	r2, [sp, #28]
 8009318:	f1c5 0301 	rsb	r3, r5, #1
 800931c:	441a      	add	r2, r3
 800931e:	4613      	mov	r3, r2
 8009320:	e7f0      	b.n	8009304 <_vfprintf_r+0x9a4>
 8009322:	9507      	str	r5, [sp, #28]
 8009324:	e7cc      	b.n	80092c0 <_vfprintf_r+0x960>
 8009326:	2366      	movs	r3, #102	; 0x66
 8009328:	930b      	str	r3, [sp, #44]	; 0x2c
 800932a:	2301      	movs	r3, #1
 800932c:	9307      	str	r3, [sp, #28]
 800932e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8009332:	930d      	str	r3, [sp, #52]	; 0x34
 8009334:	d025      	beq.n	8009382 <_vfprintf_r+0xa22>
 8009336:	2300      	movs	r3, #0
 8009338:	2d00      	cmp	r5, #0
 800933a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800933e:	f77f ae64 	ble.w	800900a <_vfprintf_r+0x6aa>
 8009342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	2bff      	cmp	r3, #255	; 0xff
 8009348:	d10a      	bne.n	8009360 <_vfprintf_r+0xa00>
 800934a:	9907      	ldr	r1, [sp, #28]
 800934c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009350:	4413      	add	r3, r2
 8009352:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009354:	fb02 1303 	mla	r3, r2, r3, r1
 8009358:	9307      	str	r3, [sp, #28]
 800935a:	e656      	b.n	800900a <_vfprintf_r+0x6aa>
 800935c:	9507      	str	r5, [sp, #28]
 800935e:	e7d2      	b.n	8009306 <_vfprintf_r+0x9a6>
 8009360:	42ab      	cmp	r3, r5
 8009362:	daf2      	bge.n	800934a <_vfprintf_r+0x9ea>
 8009364:	1aed      	subs	r5, r5, r3
 8009366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009368:	785b      	ldrb	r3, [r3, #1]
 800936a:	b133      	cbz	r3, 800937a <_vfprintf_r+0xa1a>
 800936c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800936e:	3301      	adds	r3, #1
 8009370:	930d      	str	r3, [sp, #52]	; 0x34
 8009372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009374:	3301      	adds	r3, #1
 8009376:	930e      	str	r3, [sp, #56]	; 0x38
 8009378:	e7e3      	b.n	8009342 <_vfprintf_r+0x9e2>
 800937a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800937c:	3301      	adds	r3, #1
 800937e:	930c      	str	r3, [sp, #48]	; 0x30
 8009380:	e7df      	b.n	8009342 <_vfprintf_r+0x9e2>
 8009382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009384:	930c      	str	r3, [sp, #48]	; 0x30
 8009386:	e640      	b.n	800900a <_vfprintf_r+0x6aa>
 8009388:	4632      	mov	r2, r6
 800938a:	f852 3b04 	ldr.w	r3, [r2], #4
 800938e:	f018 0f20 	tst.w	r8, #32
 8009392:	920a      	str	r2, [sp, #40]	; 0x28
 8009394:	d009      	beq.n	80093aa <_vfprintf_r+0xa4a>
 8009396:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009398:	4610      	mov	r0, r2
 800939a:	17d1      	asrs	r1, r2, #31
 800939c:	e9c3 0100 	strd	r0, r1, [r3]
 80093a0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80093a2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80093a6:	f7ff bb5a 	b.w	8008a5e <_vfprintf_r+0xfe>
 80093aa:	f018 0f10 	tst.w	r8, #16
 80093ae:	d002      	beq.n	80093b6 <_vfprintf_r+0xa56>
 80093b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	e7f4      	b.n	80093a0 <_vfprintf_r+0xa40>
 80093b6:	f018 0f40 	tst.w	r8, #64	; 0x40
 80093ba:	d002      	beq.n	80093c2 <_vfprintf_r+0xa62>
 80093bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80093be:	801a      	strh	r2, [r3, #0]
 80093c0:	e7ee      	b.n	80093a0 <_vfprintf_r+0xa40>
 80093c2:	f418 7f00 	tst.w	r8, #512	; 0x200
 80093c6:	d0f3      	beq.n	80093b0 <_vfprintf_r+0xa50>
 80093c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80093ca:	701a      	strb	r2, [r3, #0]
 80093cc:	e7e8      	b.n	80093a0 <_vfprintf_r+0xa40>
 80093ce:	f048 0810 	orr.w	r8, r8, #16
 80093d2:	f018 0f20 	tst.w	r8, #32
 80093d6:	d01e      	beq.n	8009416 <_vfprintf_r+0xab6>
 80093d8:	3607      	adds	r6, #7
 80093da:	f026 0307 	bic.w	r3, r6, #7
 80093de:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80093e2:	930a      	str	r3, [sp, #40]	; 0x28
 80093e4:	2300      	movs	r3, #0
 80093e6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80093ea:	2200      	movs	r2, #0
 80093ec:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80093f0:	9a07      	ldr	r2, [sp, #28]
 80093f2:	3201      	adds	r2, #1
 80093f4:	f000 849b 	beq.w	8009d2e <_vfprintf_r+0x13ce>
 80093f8:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80093fc:	920c      	str	r2, [sp, #48]	; 0x30
 80093fe:	ea56 0207 	orrs.w	r2, r6, r7
 8009402:	f040 849a 	bne.w	8009d3a <_vfprintf_r+0x13da>
 8009406:	9a07      	ldr	r2, [sp, #28]
 8009408:	2a00      	cmp	r2, #0
 800940a:	f000 80f5 	beq.w	80095f8 <_vfprintf_r+0xc98>
 800940e:	2b01      	cmp	r3, #1
 8009410:	f040 8496 	bne.w	8009d40 <_vfprintf_r+0x13e0>
 8009414:	e097      	b.n	8009546 <_vfprintf_r+0xbe6>
 8009416:	1d33      	adds	r3, r6, #4
 8009418:	f018 0f10 	tst.w	r8, #16
 800941c:	930a      	str	r3, [sp, #40]	; 0x28
 800941e:	d001      	beq.n	8009424 <_vfprintf_r+0xac4>
 8009420:	6836      	ldr	r6, [r6, #0]
 8009422:	e003      	b.n	800942c <_vfprintf_r+0xacc>
 8009424:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009428:	d002      	beq.n	8009430 <_vfprintf_r+0xad0>
 800942a:	8836      	ldrh	r6, [r6, #0]
 800942c:	2700      	movs	r7, #0
 800942e:	e7d9      	b.n	80093e4 <_vfprintf_r+0xa84>
 8009430:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009434:	d0f4      	beq.n	8009420 <_vfprintf_r+0xac0>
 8009436:	7836      	ldrb	r6, [r6, #0]
 8009438:	e7f8      	b.n	800942c <_vfprintf_r+0xacc>
 800943a:	4633      	mov	r3, r6
 800943c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009440:	2278      	movs	r2, #120	; 0x78
 8009442:	930a      	str	r3, [sp, #40]	; 0x28
 8009444:	f647 0330 	movw	r3, #30768	; 0x7830
 8009448:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800944c:	4ba1      	ldr	r3, [pc, #644]	; (80096d4 <_vfprintf_r+0xd74>)
 800944e:	2700      	movs	r7, #0
 8009450:	931b      	str	r3, [sp, #108]	; 0x6c
 8009452:	f048 0802 	orr.w	r8, r8, #2
 8009456:	2302      	movs	r3, #2
 8009458:	920b      	str	r2, [sp, #44]	; 0x2c
 800945a:	e7c6      	b.n	80093ea <_vfprintf_r+0xa8a>
 800945c:	4633      	mov	r3, r6
 800945e:	2500      	movs	r5, #0
 8009460:	f853 9b04 	ldr.w	r9, [r3], #4
 8009464:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009468:	930a      	str	r3, [sp, #40]	; 0x28
 800946a:	9b07      	ldr	r3, [sp, #28]
 800946c:	1c5e      	adds	r6, r3, #1
 800946e:	d010      	beq.n	8009492 <_vfprintf_r+0xb32>
 8009470:	461a      	mov	r2, r3
 8009472:	4629      	mov	r1, r5
 8009474:	4648      	mov	r0, r9
 8009476:	f001 ffe9 	bl	800b44c <memchr>
 800947a:	4607      	mov	r7, r0
 800947c:	2800      	cmp	r0, #0
 800947e:	f43f ac74 	beq.w	8008d6a <_vfprintf_r+0x40a>
 8009482:	eba0 0309 	sub.w	r3, r0, r9
 8009486:	462f      	mov	r7, r5
 8009488:	462e      	mov	r6, r5
 800948a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800948e:	9307      	str	r3, [sp, #28]
 8009490:	e5c3      	b.n	800901a <_vfprintf_r+0x6ba>
 8009492:	4648      	mov	r0, r9
 8009494:	f7f6 fe5c 	bl	8000150 <strlen>
 8009498:	462f      	mov	r7, r5
 800949a:	9007      	str	r0, [sp, #28]
 800949c:	e465      	b.n	8008d6a <_vfprintf_r+0x40a>
 800949e:	f048 0810 	orr.w	r8, r8, #16
 80094a2:	f018 0f20 	tst.w	r8, #32
 80094a6:	d007      	beq.n	80094b8 <_vfprintf_r+0xb58>
 80094a8:	3607      	adds	r6, #7
 80094aa:	f026 0307 	bic.w	r3, r6, #7
 80094ae:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80094b2:	930a      	str	r3, [sp, #40]	; 0x28
 80094b4:	2301      	movs	r3, #1
 80094b6:	e798      	b.n	80093ea <_vfprintf_r+0xa8a>
 80094b8:	1d33      	adds	r3, r6, #4
 80094ba:	f018 0f10 	tst.w	r8, #16
 80094be:	930a      	str	r3, [sp, #40]	; 0x28
 80094c0:	d001      	beq.n	80094c6 <_vfprintf_r+0xb66>
 80094c2:	6836      	ldr	r6, [r6, #0]
 80094c4:	e003      	b.n	80094ce <_vfprintf_r+0xb6e>
 80094c6:	f018 0f40 	tst.w	r8, #64	; 0x40
 80094ca:	d002      	beq.n	80094d2 <_vfprintf_r+0xb72>
 80094cc:	8836      	ldrh	r6, [r6, #0]
 80094ce:	2700      	movs	r7, #0
 80094d0:	e7f0      	b.n	80094b4 <_vfprintf_r+0xb54>
 80094d2:	f418 7f00 	tst.w	r8, #512	; 0x200
 80094d6:	d0f4      	beq.n	80094c2 <_vfprintf_r+0xb62>
 80094d8:	7836      	ldrb	r6, [r6, #0]
 80094da:	e7f8      	b.n	80094ce <_vfprintf_r+0xb6e>
 80094dc:	4b7e      	ldr	r3, [pc, #504]	; (80096d8 <_vfprintf_r+0xd78>)
 80094de:	f018 0f20 	tst.w	r8, #32
 80094e2:	931b      	str	r3, [sp, #108]	; 0x6c
 80094e4:	d019      	beq.n	800951a <_vfprintf_r+0xbba>
 80094e6:	3607      	adds	r6, #7
 80094e8:	f026 0307 	bic.w	r3, r6, #7
 80094ec:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80094f0:	930a      	str	r3, [sp, #40]	; 0x28
 80094f2:	f018 0f01 	tst.w	r8, #1
 80094f6:	d00a      	beq.n	800950e <_vfprintf_r+0xbae>
 80094f8:	ea56 0307 	orrs.w	r3, r6, r7
 80094fc:	d007      	beq.n	800950e <_vfprintf_r+0xbae>
 80094fe:	2330      	movs	r3, #48	; 0x30
 8009500:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009506:	f048 0802 	orr.w	r8, r8, #2
 800950a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800950e:	2302      	movs	r3, #2
 8009510:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009514:	e769      	b.n	80093ea <_vfprintf_r+0xa8a>
 8009516:	4b6f      	ldr	r3, [pc, #444]	; (80096d4 <_vfprintf_r+0xd74>)
 8009518:	e7e1      	b.n	80094de <_vfprintf_r+0xb7e>
 800951a:	1d33      	adds	r3, r6, #4
 800951c:	f018 0f10 	tst.w	r8, #16
 8009520:	930a      	str	r3, [sp, #40]	; 0x28
 8009522:	d001      	beq.n	8009528 <_vfprintf_r+0xbc8>
 8009524:	6836      	ldr	r6, [r6, #0]
 8009526:	e003      	b.n	8009530 <_vfprintf_r+0xbd0>
 8009528:	f018 0f40 	tst.w	r8, #64	; 0x40
 800952c:	d002      	beq.n	8009534 <_vfprintf_r+0xbd4>
 800952e:	8836      	ldrh	r6, [r6, #0]
 8009530:	2700      	movs	r7, #0
 8009532:	e7de      	b.n	80094f2 <_vfprintf_r+0xb92>
 8009534:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009538:	d0f4      	beq.n	8009524 <_vfprintf_r+0xbc4>
 800953a:	7836      	ldrb	r6, [r6, #0]
 800953c:	e7f8      	b.n	8009530 <_vfprintf_r+0xbd0>
 800953e:	2f00      	cmp	r7, #0
 8009540:	bf08      	it	eq
 8009542:	2e0a      	cmpeq	r6, #10
 8009544:	d206      	bcs.n	8009554 <_vfprintf_r+0xbf4>
 8009546:	3630      	adds	r6, #48	; 0x30
 8009548:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800954c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8009550:	f000 bc14 	b.w	8009d7c <_vfprintf_r+0x141c>
 8009554:	2300      	movs	r3, #0
 8009556:	9308      	str	r3, [sp, #32]
 8009558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800955a:	ad52      	add	r5, sp, #328	; 0x148
 800955c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8009560:	220a      	movs	r2, #10
 8009562:	2300      	movs	r3, #0
 8009564:	4630      	mov	r0, r6
 8009566:	4639      	mov	r1, r7
 8009568:	f7f7 fade 	bl	8000b28 <__aeabi_uldivmod>
 800956c:	9b08      	ldr	r3, [sp, #32]
 800956e:	3230      	adds	r2, #48	; 0x30
 8009570:	3301      	adds	r3, #1
 8009572:	f105 39ff 	add.w	r9, r5, #4294967295
 8009576:	f805 2c01 	strb.w	r2, [r5, #-1]
 800957a:	9308      	str	r3, [sp, #32]
 800957c:	f1b8 0f00 	cmp.w	r8, #0
 8009580:	d019      	beq.n	80095b6 <_vfprintf_r+0xc56>
 8009582:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009584:	9a08      	ldr	r2, [sp, #32]
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	429a      	cmp	r2, r3
 800958a:	d114      	bne.n	80095b6 <_vfprintf_r+0xc56>
 800958c:	2aff      	cmp	r2, #255	; 0xff
 800958e:	d012      	beq.n	80095b6 <_vfprintf_r+0xc56>
 8009590:	2f00      	cmp	r7, #0
 8009592:	bf08      	it	eq
 8009594:	2e0a      	cmpeq	r6, #10
 8009596:	d30e      	bcc.n	80095b6 <_vfprintf_r+0xc56>
 8009598:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800959a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800959c:	eba9 0903 	sub.w	r9, r9, r3
 80095a0:	461a      	mov	r2, r3
 80095a2:	4648      	mov	r0, r9
 80095a4:	f002 fcdd 	bl	800bf62 <strncpy>
 80095a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095aa:	785d      	ldrb	r5, [r3, #1]
 80095ac:	b195      	cbz	r5, 80095d4 <_vfprintf_r+0xc74>
 80095ae:	3301      	adds	r3, #1
 80095b0:	930e      	str	r3, [sp, #56]	; 0x38
 80095b2:	2300      	movs	r3, #0
 80095b4:	9308      	str	r3, [sp, #32]
 80095b6:	220a      	movs	r2, #10
 80095b8:	2300      	movs	r3, #0
 80095ba:	4630      	mov	r0, r6
 80095bc:	4639      	mov	r1, r7
 80095be:	f7f7 fab3 	bl	8000b28 <__aeabi_uldivmod>
 80095c2:	2f00      	cmp	r7, #0
 80095c4:	bf08      	it	eq
 80095c6:	2e0a      	cmpeq	r6, #10
 80095c8:	f0c0 83d8 	bcc.w	8009d7c <_vfprintf_r+0x141c>
 80095cc:	4606      	mov	r6, r0
 80095ce:	460f      	mov	r7, r1
 80095d0:	464d      	mov	r5, r9
 80095d2:	e7c5      	b.n	8009560 <_vfprintf_r+0xc00>
 80095d4:	9508      	str	r5, [sp, #32]
 80095d6:	e7ee      	b.n	80095b6 <_vfprintf_r+0xc56>
 80095d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80095da:	f006 030f 	and.w	r3, r6, #15
 80095de:	5cd3      	ldrb	r3, [r2, r3]
 80095e0:	093a      	lsrs	r2, r7, #4
 80095e2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80095e6:	0933      	lsrs	r3, r6, #4
 80095e8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80095ec:	461e      	mov	r6, r3
 80095ee:	4617      	mov	r7, r2
 80095f0:	ea56 0307 	orrs.w	r3, r6, r7
 80095f4:	d1f0      	bne.n	80095d8 <_vfprintf_r+0xc78>
 80095f6:	e3c1      	b.n	8009d7c <_vfprintf_r+0x141c>
 80095f8:	b933      	cbnz	r3, 8009608 <_vfprintf_r+0xca8>
 80095fa:	f018 0f01 	tst.w	r8, #1
 80095fe:	d003      	beq.n	8009608 <_vfprintf_r+0xca8>
 8009600:	2330      	movs	r3, #48	; 0x30
 8009602:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009606:	e7a1      	b.n	800954c <_vfprintf_r+0xbec>
 8009608:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800960c:	e3b6      	b.n	8009d7c <_vfprintf_r+0x141c>
 800960e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009610:	2b00      	cmp	r3, #0
 8009612:	f000 837d 	beq.w	8009d10 <_vfprintf_r+0x13b0>
 8009616:	2000      	movs	r0, #0
 8009618:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800961c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009620:	960a      	str	r6, [sp, #40]	; 0x28
 8009622:	f7ff bb3b 	b.w	8008c9c <_vfprintf_r+0x33c>
 8009626:	2010      	movs	r0, #16
 8009628:	2b07      	cmp	r3, #7
 800962a:	4402      	add	r2, r0
 800962c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009630:	6060      	str	r0, [r4, #4]
 8009632:	dd08      	ble.n	8009646 <_vfprintf_r+0xce6>
 8009634:	4651      	mov	r1, sl
 8009636:	4658      	mov	r0, fp
 8009638:	aa26      	add	r2, sp, #152	; 0x98
 800963a:	f002 fd20 	bl	800c07e <__sprint_r>
 800963e:	2800      	cmp	r0, #0
 8009640:	f040 8344 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009644:	a929      	add	r1, sp, #164	; 0xa4
 8009646:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009648:	460c      	mov	r4, r1
 800964a:	3b10      	subs	r3, #16
 800964c:	9317      	str	r3, [sp, #92]	; 0x5c
 800964e:	e500      	b.n	8009052 <_vfprintf_r+0x6f2>
 8009650:	460c      	mov	r4, r1
 8009652:	e51a      	b.n	800908a <_vfprintf_r+0x72a>
 8009654:	4651      	mov	r1, sl
 8009656:	4658      	mov	r0, fp
 8009658:	aa26      	add	r2, sp, #152	; 0x98
 800965a:	f002 fd10 	bl	800c07e <__sprint_r>
 800965e:	2800      	cmp	r0, #0
 8009660:	f040 8334 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009664:	ac29      	add	r4, sp, #164	; 0xa4
 8009666:	e522      	b.n	80090ae <_vfprintf_r+0x74e>
 8009668:	4651      	mov	r1, sl
 800966a:	4658      	mov	r0, fp
 800966c:	aa26      	add	r2, sp, #152	; 0x98
 800966e:	f002 fd06 	bl	800c07e <__sprint_r>
 8009672:	2800      	cmp	r0, #0
 8009674:	f040 832a 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009678:	ac29      	add	r4, sp, #164	; 0xa4
 800967a:	e528      	b.n	80090ce <_vfprintf_r+0x76e>
 800967c:	2010      	movs	r0, #16
 800967e:	2b07      	cmp	r3, #7
 8009680:	4402      	add	r2, r0
 8009682:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009686:	6060      	str	r0, [r4, #4]
 8009688:	dd08      	ble.n	800969c <_vfprintf_r+0xd3c>
 800968a:	4651      	mov	r1, sl
 800968c:	4658      	mov	r0, fp
 800968e:	aa26      	add	r2, sp, #152	; 0x98
 8009690:	f002 fcf5 	bl	800c07e <__sprint_r>
 8009694:	2800      	cmp	r0, #0
 8009696:	f040 8319 	bne.w	8009ccc <_vfprintf_r+0x136c>
 800969a:	a929      	add	r1, sp, #164	; 0xa4
 800969c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800969e:	460c      	mov	r4, r1
 80096a0:	3b10      	subs	r3, #16
 80096a2:	9317      	str	r3, [sp, #92]	; 0x5c
 80096a4:	e51c      	b.n	80090e0 <_vfprintf_r+0x780>
 80096a6:	460c      	mov	r4, r1
 80096a8:	e536      	b.n	8009118 <_vfprintf_r+0x7b8>
 80096aa:	2010      	movs	r0, #16
 80096ac:	2b07      	cmp	r3, #7
 80096ae:	4402      	add	r2, r0
 80096b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80096b4:	6060      	str	r0, [r4, #4]
 80096b6:	dd08      	ble.n	80096ca <_vfprintf_r+0xd6a>
 80096b8:	4651      	mov	r1, sl
 80096ba:	4658      	mov	r0, fp
 80096bc:	aa26      	add	r2, sp, #152	; 0x98
 80096be:	f002 fcde 	bl	800c07e <__sprint_r>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f040 8302 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80096c8:	a929      	add	r1, sp, #164	; 0xa4
 80096ca:	460c      	mov	r4, r1
 80096cc:	3e10      	subs	r6, #16
 80096ce:	e527      	b.n	8009120 <_vfprintf_r+0x7c0>
 80096d0:	460c      	mov	r4, r1
 80096d2:	e54e      	b.n	8009172 <_vfprintf_r+0x812>
 80096d4:	0800ead8 	.word	0x0800ead8
 80096d8:	0800eae9 	.word	0x0800eae9
 80096dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096de:	2b65      	cmp	r3, #101	; 0x65
 80096e0:	f340 8238 	ble.w	8009b54 <_vfprintf_r+0x11f4>
 80096e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80096e8:	2200      	movs	r2, #0
 80096ea:	2300      	movs	r3, #0
 80096ec:	f7f7 f95c 	bl	80009a8 <__aeabi_dcmpeq>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d06a      	beq.n	80097ca <_vfprintf_r+0xe6a>
 80096f4:	4b6e      	ldr	r3, [pc, #440]	; (80098b0 <_vfprintf_r+0xf50>)
 80096f6:	6023      	str	r3, [r4, #0]
 80096f8:	2301      	movs	r3, #1
 80096fa:	441e      	add	r6, r3
 80096fc:	6063      	str	r3, [r4, #4]
 80096fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009700:	9628      	str	r6, [sp, #160]	; 0xa0
 8009702:	3301      	adds	r3, #1
 8009704:	2b07      	cmp	r3, #7
 8009706:	9327      	str	r3, [sp, #156]	; 0x9c
 8009708:	dc38      	bgt.n	800977c <_vfprintf_r+0xe1c>
 800970a:	3408      	adds	r4, #8
 800970c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800970e:	9a08      	ldr	r2, [sp, #32]
 8009710:	4293      	cmp	r3, r2
 8009712:	db03      	blt.n	800971c <_vfprintf_r+0xdbc>
 8009714:	f018 0f01 	tst.w	r8, #1
 8009718:	f43f ad3d 	beq.w	8009196 <_vfprintf_r+0x836>
 800971c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800971e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009720:	6023      	str	r3, [r4, #0]
 8009722:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009724:	6063      	str	r3, [r4, #4]
 8009726:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009728:	4413      	add	r3, r2
 800972a:	9328      	str	r3, [sp, #160]	; 0xa0
 800972c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800972e:	3301      	adds	r3, #1
 8009730:	2b07      	cmp	r3, #7
 8009732:	9327      	str	r3, [sp, #156]	; 0x9c
 8009734:	dc2c      	bgt.n	8009790 <_vfprintf_r+0xe30>
 8009736:	3408      	adds	r4, #8
 8009738:	9b08      	ldr	r3, [sp, #32]
 800973a:	1e5d      	subs	r5, r3, #1
 800973c:	2d00      	cmp	r5, #0
 800973e:	f77f ad2a 	ble.w	8009196 <_vfprintf_r+0x836>
 8009742:	f04f 0910 	mov.w	r9, #16
 8009746:	4e5b      	ldr	r6, [pc, #364]	; (80098b4 <_vfprintf_r+0xf54>)
 8009748:	2d10      	cmp	r5, #16
 800974a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800974e:	f104 0108 	add.w	r1, r4, #8
 8009752:	f103 0301 	add.w	r3, r3, #1
 8009756:	6026      	str	r6, [r4, #0]
 8009758:	dc24      	bgt.n	80097a4 <_vfprintf_r+0xe44>
 800975a:	6065      	str	r5, [r4, #4]
 800975c:	2b07      	cmp	r3, #7
 800975e:	4415      	add	r5, r2
 8009760:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009764:	f340 8290 	ble.w	8009c88 <_vfprintf_r+0x1328>
 8009768:	4651      	mov	r1, sl
 800976a:	4658      	mov	r0, fp
 800976c:	aa26      	add	r2, sp, #152	; 0x98
 800976e:	f002 fc86 	bl	800c07e <__sprint_r>
 8009772:	2800      	cmp	r0, #0
 8009774:	f040 82aa 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009778:	ac29      	add	r4, sp, #164	; 0xa4
 800977a:	e50c      	b.n	8009196 <_vfprintf_r+0x836>
 800977c:	4651      	mov	r1, sl
 800977e:	4658      	mov	r0, fp
 8009780:	aa26      	add	r2, sp, #152	; 0x98
 8009782:	f002 fc7c 	bl	800c07e <__sprint_r>
 8009786:	2800      	cmp	r0, #0
 8009788:	f040 82a0 	bne.w	8009ccc <_vfprintf_r+0x136c>
 800978c:	ac29      	add	r4, sp, #164	; 0xa4
 800978e:	e7bd      	b.n	800970c <_vfprintf_r+0xdac>
 8009790:	4651      	mov	r1, sl
 8009792:	4658      	mov	r0, fp
 8009794:	aa26      	add	r2, sp, #152	; 0x98
 8009796:	f002 fc72 	bl	800c07e <__sprint_r>
 800979a:	2800      	cmp	r0, #0
 800979c:	f040 8296 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80097a0:	ac29      	add	r4, sp, #164	; 0xa4
 80097a2:	e7c9      	b.n	8009738 <_vfprintf_r+0xdd8>
 80097a4:	3210      	adds	r2, #16
 80097a6:	2b07      	cmp	r3, #7
 80097a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80097ac:	f8c4 9004 	str.w	r9, [r4, #4]
 80097b0:	dd08      	ble.n	80097c4 <_vfprintf_r+0xe64>
 80097b2:	4651      	mov	r1, sl
 80097b4:	4658      	mov	r0, fp
 80097b6:	aa26      	add	r2, sp, #152	; 0x98
 80097b8:	f002 fc61 	bl	800c07e <__sprint_r>
 80097bc:	2800      	cmp	r0, #0
 80097be:	f040 8285 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80097c2:	a929      	add	r1, sp, #164	; 0xa4
 80097c4:	460c      	mov	r4, r1
 80097c6:	3d10      	subs	r5, #16
 80097c8:	e7be      	b.n	8009748 <_vfprintf_r+0xde8>
 80097ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	dc73      	bgt.n	80098b8 <_vfprintf_r+0xf58>
 80097d0:	4b37      	ldr	r3, [pc, #220]	; (80098b0 <_vfprintf_r+0xf50>)
 80097d2:	6023      	str	r3, [r4, #0]
 80097d4:	2301      	movs	r3, #1
 80097d6:	441e      	add	r6, r3
 80097d8:	6063      	str	r3, [r4, #4]
 80097da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80097dc:	9628      	str	r6, [sp, #160]	; 0xa0
 80097de:	3301      	adds	r3, #1
 80097e0:	2b07      	cmp	r3, #7
 80097e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80097e4:	dc3c      	bgt.n	8009860 <_vfprintf_r+0xf00>
 80097e6:	3408      	adds	r4, #8
 80097e8:	9908      	ldr	r1, [sp, #32]
 80097ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80097ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80097ee:	430a      	orrs	r2, r1
 80097f0:	f008 0101 	and.w	r1, r8, #1
 80097f4:	430a      	orrs	r2, r1
 80097f6:	f43f acce 	beq.w	8009196 <_vfprintf_r+0x836>
 80097fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80097fc:	6022      	str	r2, [r4, #0]
 80097fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009800:	4413      	add	r3, r2
 8009802:	9328      	str	r3, [sp, #160]	; 0xa0
 8009804:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009806:	6062      	str	r2, [r4, #4]
 8009808:	3301      	adds	r3, #1
 800980a:	2b07      	cmp	r3, #7
 800980c:	9327      	str	r3, [sp, #156]	; 0x9c
 800980e:	dc31      	bgt.n	8009874 <_vfprintf_r+0xf14>
 8009810:	3408      	adds	r4, #8
 8009812:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009814:	2d00      	cmp	r5, #0
 8009816:	da1a      	bge.n	800984e <_vfprintf_r+0xeee>
 8009818:	4623      	mov	r3, r4
 800981a:	4e26      	ldr	r6, [pc, #152]	; (80098b4 <_vfprintf_r+0xf54>)
 800981c:	426d      	negs	r5, r5
 800981e:	2d10      	cmp	r5, #16
 8009820:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009824:	f104 0408 	add.w	r4, r4, #8
 8009828:	f102 0201 	add.w	r2, r2, #1
 800982c:	601e      	str	r6, [r3, #0]
 800982e:	dc2b      	bgt.n	8009888 <_vfprintf_r+0xf28>
 8009830:	605d      	str	r5, [r3, #4]
 8009832:	2a07      	cmp	r2, #7
 8009834:	440d      	add	r5, r1
 8009836:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800983a:	dd08      	ble.n	800984e <_vfprintf_r+0xeee>
 800983c:	4651      	mov	r1, sl
 800983e:	4658      	mov	r0, fp
 8009840:	aa26      	add	r2, sp, #152	; 0x98
 8009842:	f002 fc1c 	bl	800c07e <__sprint_r>
 8009846:	2800      	cmp	r0, #0
 8009848:	f040 8240 	bne.w	8009ccc <_vfprintf_r+0x136c>
 800984c:	ac29      	add	r4, sp, #164	; 0xa4
 800984e:	9b08      	ldr	r3, [sp, #32]
 8009850:	9a08      	ldr	r2, [sp, #32]
 8009852:	6063      	str	r3, [r4, #4]
 8009854:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009856:	f8c4 9000 	str.w	r9, [r4]
 800985a:	4413      	add	r3, r2
 800985c:	9328      	str	r3, [sp, #160]	; 0xa0
 800985e:	e493      	b.n	8009188 <_vfprintf_r+0x828>
 8009860:	4651      	mov	r1, sl
 8009862:	4658      	mov	r0, fp
 8009864:	aa26      	add	r2, sp, #152	; 0x98
 8009866:	f002 fc0a 	bl	800c07e <__sprint_r>
 800986a:	2800      	cmp	r0, #0
 800986c:	f040 822e 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009870:	ac29      	add	r4, sp, #164	; 0xa4
 8009872:	e7b9      	b.n	80097e8 <_vfprintf_r+0xe88>
 8009874:	4651      	mov	r1, sl
 8009876:	4658      	mov	r0, fp
 8009878:	aa26      	add	r2, sp, #152	; 0x98
 800987a:	f002 fc00 	bl	800c07e <__sprint_r>
 800987e:	2800      	cmp	r0, #0
 8009880:	f040 8224 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009884:	ac29      	add	r4, sp, #164	; 0xa4
 8009886:	e7c4      	b.n	8009812 <_vfprintf_r+0xeb2>
 8009888:	2010      	movs	r0, #16
 800988a:	2a07      	cmp	r2, #7
 800988c:	4401      	add	r1, r0
 800988e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009892:	6058      	str	r0, [r3, #4]
 8009894:	dd08      	ble.n	80098a8 <_vfprintf_r+0xf48>
 8009896:	4651      	mov	r1, sl
 8009898:	4658      	mov	r0, fp
 800989a:	aa26      	add	r2, sp, #152	; 0x98
 800989c:	f002 fbef 	bl	800c07e <__sprint_r>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	f040 8213 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80098a6:	ac29      	add	r4, sp, #164	; 0xa4
 80098a8:	4623      	mov	r3, r4
 80098aa:	3d10      	subs	r5, #16
 80098ac:	e7b7      	b.n	800981e <_vfprintf_r+0xebe>
 80098ae:	bf00      	nop
 80098b0:	0800eafa 	.word	0x0800eafa
 80098b4:	0800eb2c 	.word	0x0800eb2c
 80098b8:	9b08      	ldr	r3, [sp, #32]
 80098ba:	42ab      	cmp	r3, r5
 80098bc:	bfa8      	it	ge
 80098be:	462b      	movge	r3, r5
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	9307      	str	r3, [sp, #28]
 80098c4:	dd0a      	ble.n	80098dc <_vfprintf_r+0xf7c>
 80098c6:	441e      	add	r6, r3
 80098c8:	e9c4 9300 	strd	r9, r3, [r4]
 80098cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098ce:	9628      	str	r6, [sp, #160]	; 0xa0
 80098d0:	3301      	adds	r3, #1
 80098d2:	2b07      	cmp	r3, #7
 80098d4:	9327      	str	r3, [sp, #156]	; 0x9c
 80098d6:	f300 8088 	bgt.w	80099ea <_vfprintf_r+0x108a>
 80098da:	3408      	adds	r4, #8
 80098dc:	9b07      	ldr	r3, [sp, #28]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	bfb4      	ite	lt
 80098e2:	462e      	movlt	r6, r5
 80098e4:	1aee      	subge	r6, r5, r3
 80098e6:	2e00      	cmp	r6, #0
 80098e8:	dd19      	ble.n	800991e <_vfprintf_r+0xfbe>
 80098ea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098ee:	4898      	ldr	r0, [pc, #608]	; (8009b50 <_vfprintf_r+0x11f0>)
 80098f0:	2e10      	cmp	r6, #16
 80098f2:	f103 0301 	add.w	r3, r3, #1
 80098f6:	f104 0108 	add.w	r1, r4, #8
 80098fa:	6020      	str	r0, [r4, #0]
 80098fc:	dc7f      	bgt.n	80099fe <_vfprintf_r+0x109e>
 80098fe:	6066      	str	r6, [r4, #4]
 8009900:	2b07      	cmp	r3, #7
 8009902:	4416      	add	r6, r2
 8009904:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009908:	f340 808c 	ble.w	8009a24 <_vfprintf_r+0x10c4>
 800990c:	4651      	mov	r1, sl
 800990e:	4658      	mov	r0, fp
 8009910:	aa26      	add	r2, sp, #152	; 0x98
 8009912:	f002 fbb4 	bl	800c07e <__sprint_r>
 8009916:	2800      	cmp	r0, #0
 8009918:	f040 81d8 	bne.w	8009ccc <_vfprintf_r+0x136c>
 800991c:	ac29      	add	r4, sp, #164	; 0xa4
 800991e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009922:	444d      	add	r5, r9
 8009924:	d00a      	beq.n	800993c <_vfprintf_r+0xfdc>
 8009926:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009928:	2b00      	cmp	r3, #0
 800992a:	d17d      	bne.n	8009a28 <_vfprintf_r+0x10c8>
 800992c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800992e:	2b00      	cmp	r3, #0
 8009930:	d17d      	bne.n	8009a2e <_vfprintf_r+0x10ce>
 8009932:	9b08      	ldr	r3, [sp, #32]
 8009934:	444b      	add	r3, r9
 8009936:	429d      	cmp	r5, r3
 8009938:	bf28      	it	cs
 800993a:	461d      	movcs	r5, r3
 800993c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800993e:	9a08      	ldr	r2, [sp, #32]
 8009940:	4293      	cmp	r3, r2
 8009942:	db02      	blt.n	800994a <_vfprintf_r+0xfea>
 8009944:	f018 0f01 	tst.w	r8, #1
 8009948:	d00e      	beq.n	8009968 <_vfprintf_r+0x1008>
 800994a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800994c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800994e:	6023      	str	r3, [r4, #0]
 8009950:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009952:	6063      	str	r3, [r4, #4]
 8009954:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009956:	4413      	add	r3, r2
 8009958:	9328      	str	r3, [sp, #160]	; 0xa0
 800995a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800995c:	3301      	adds	r3, #1
 800995e:	2b07      	cmp	r3, #7
 8009960:	9327      	str	r3, [sp, #156]	; 0x9c
 8009962:	f300 80e0 	bgt.w	8009b26 <_vfprintf_r+0x11c6>
 8009966:	3408      	adds	r4, #8
 8009968:	9b08      	ldr	r3, [sp, #32]
 800996a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800996c:	eb09 0203 	add.w	r2, r9, r3
 8009970:	1b9e      	subs	r6, r3, r6
 8009972:	1b52      	subs	r2, r2, r5
 8009974:	4296      	cmp	r6, r2
 8009976:	bfa8      	it	ge
 8009978:	4616      	movge	r6, r2
 800997a:	2e00      	cmp	r6, #0
 800997c:	dd0b      	ble.n	8009996 <_vfprintf_r+0x1036>
 800997e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009980:	e9c4 5600 	strd	r5, r6, [r4]
 8009984:	4433      	add	r3, r6
 8009986:	9328      	str	r3, [sp, #160]	; 0xa0
 8009988:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800998a:	3301      	adds	r3, #1
 800998c:	2b07      	cmp	r3, #7
 800998e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009990:	f300 80d3 	bgt.w	8009b3a <_vfprintf_r+0x11da>
 8009994:	3408      	adds	r4, #8
 8009996:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009998:	9b08      	ldr	r3, [sp, #32]
 800999a:	2e00      	cmp	r6, #0
 800999c:	eba3 0505 	sub.w	r5, r3, r5
 80099a0:	bfa8      	it	ge
 80099a2:	1bad      	subge	r5, r5, r6
 80099a4:	2d00      	cmp	r5, #0
 80099a6:	f77f abf6 	ble.w	8009196 <_vfprintf_r+0x836>
 80099aa:	f04f 0910 	mov.w	r9, #16
 80099ae:	4e68      	ldr	r6, [pc, #416]	; (8009b50 <_vfprintf_r+0x11f0>)
 80099b0:	2d10      	cmp	r5, #16
 80099b2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80099b6:	f104 0108 	add.w	r1, r4, #8
 80099ba:	f103 0301 	add.w	r3, r3, #1
 80099be:	6026      	str	r6, [r4, #0]
 80099c0:	f77f aecb 	ble.w	800975a <_vfprintf_r+0xdfa>
 80099c4:	3210      	adds	r2, #16
 80099c6:	2b07      	cmp	r3, #7
 80099c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099cc:	f8c4 9004 	str.w	r9, [r4, #4]
 80099d0:	dd08      	ble.n	80099e4 <_vfprintf_r+0x1084>
 80099d2:	4651      	mov	r1, sl
 80099d4:	4658      	mov	r0, fp
 80099d6:	aa26      	add	r2, sp, #152	; 0x98
 80099d8:	f002 fb51 	bl	800c07e <__sprint_r>
 80099dc:	2800      	cmp	r0, #0
 80099de:	f040 8175 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80099e2:	a929      	add	r1, sp, #164	; 0xa4
 80099e4:	460c      	mov	r4, r1
 80099e6:	3d10      	subs	r5, #16
 80099e8:	e7e2      	b.n	80099b0 <_vfprintf_r+0x1050>
 80099ea:	4651      	mov	r1, sl
 80099ec:	4658      	mov	r0, fp
 80099ee:	aa26      	add	r2, sp, #152	; 0x98
 80099f0:	f002 fb45 	bl	800c07e <__sprint_r>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	f040 8169 	bne.w	8009ccc <_vfprintf_r+0x136c>
 80099fa:	ac29      	add	r4, sp, #164	; 0xa4
 80099fc:	e76e      	b.n	80098dc <_vfprintf_r+0xf7c>
 80099fe:	2010      	movs	r0, #16
 8009a00:	2b07      	cmp	r3, #7
 8009a02:	4402      	add	r2, r0
 8009a04:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009a08:	6060      	str	r0, [r4, #4]
 8009a0a:	dd08      	ble.n	8009a1e <_vfprintf_r+0x10be>
 8009a0c:	4651      	mov	r1, sl
 8009a0e:	4658      	mov	r0, fp
 8009a10:	aa26      	add	r2, sp, #152	; 0x98
 8009a12:	f002 fb34 	bl	800c07e <__sprint_r>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	f040 8158 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009a1c:	a929      	add	r1, sp, #164	; 0xa4
 8009a1e:	460c      	mov	r4, r1
 8009a20:	3e10      	subs	r6, #16
 8009a22:	e762      	b.n	80098ea <_vfprintf_r+0xf8a>
 8009a24:	460c      	mov	r4, r1
 8009a26:	e77a      	b.n	800991e <_vfprintf_r+0xfbe>
 8009a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d04b      	beq.n	8009ac6 <_vfprintf_r+0x1166>
 8009a2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a30:	3b01      	subs	r3, #1
 8009a32:	930c      	str	r3, [sp, #48]	; 0x30
 8009a34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a36:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a38:	6023      	str	r3, [r4, #0]
 8009a3a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009a3c:	6063      	str	r3, [r4, #4]
 8009a3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a40:	4413      	add	r3, r2
 8009a42:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a46:	3301      	adds	r3, #1
 8009a48:	2b07      	cmp	r3, #7
 8009a4a:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a4c:	dc42      	bgt.n	8009ad4 <_vfprintf_r+0x1174>
 8009a4e:	3408      	adds	r4, #8
 8009a50:	9b08      	ldr	r3, [sp, #32]
 8009a52:	444b      	add	r3, r9
 8009a54:	1b5a      	subs	r2, r3, r5
 8009a56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	bfa8      	it	ge
 8009a5e:	4613      	movge	r3, r2
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	461e      	mov	r6, r3
 8009a64:	dd0a      	ble.n	8009a7c <_vfprintf_r+0x111c>
 8009a66:	e9c4 5300 	strd	r5, r3, [r4]
 8009a6a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a6c:	4433      	add	r3, r6
 8009a6e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a70:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a72:	3301      	adds	r3, #1
 8009a74:	2b07      	cmp	r3, #7
 8009a76:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a78:	dc36      	bgt.n	8009ae8 <_vfprintf_r+0x1188>
 8009a7a:	3408      	adds	r4, #8
 8009a7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a7e:	2e00      	cmp	r6, #0
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	bfb4      	ite	lt
 8009a84:	461e      	movlt	r6, r3
 8009a86:	1b9e      	subge	r6, r3, r6
 8009a88:	2e00      	cmp	r6, #0
 8009a8a:	dd18      	ble.n	8009abe <_vfprintf_r+0x115e>
 8009a8c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009a90:	482f      	ldr	r0, [pc, #188]	; (8009b50 <_vfprintf_r+0x11f0>)
 8009a92:	2e10      	cmp	r6, #16
 8009a94:	f102 0201 	add.w	r2, r2, #1
 8009a98:	f104 0108 	add.w	r1, r4, #8
 8009a9c:	6020      	str	r0, [r4, #0]
 8009a9e:	dc2d      	bgt.n	8009afc <_vfprintf_r+0x119c>
 8009aa0:	4433      	add	r3, r6
 8009aa2:	2a07      	cmp	r2, #7
 8009aa4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009aa8:	6066      	str	r6, [r4, #4]
 8009aaa:	dd3a      	ble.n	8009b22 <_vfprintf_r+0x11c2>
 8009aac:	4651      	mov	r1, sl
 8009aae:	4658      	mov	r0, fp
 8009ab0:	aa26      	add	r2, sp, #152	; 0x98
 8009ab2:	f002 fae4 	bl	800c07e <__sprint_r>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f040 8108 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009abc:	ac29      	add	r4, sp, #164	; 0xa4
 8009abe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	441d      	add	r5, r3
 8009ac4:	e72f      	b.n	8009926 <_vfprintf_r+0xfc6>
 8009ac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	930e      	str	r3, [sp, #56]	; 0x38
 8009acc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ad2:	e7af      	b.n	8009a34 <_vfprintf_r+0x10d4>
 8009ad4:	4651      	mov	r1, sl
 8009ad6:	4658      	mov	r0, fp
 8009ad8:	aa26      	add	r2, sp, #152	; 0x98
 8009ada:	f002 fad0 	bl	800c07e <__sprint_r>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	f040 80f4 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009ae4:	ac29      	add	r4, sp, #164	; 0xa4
 8009ae6:	e7b3      	b.n	8009a50 <_vfprintf_r+0x10f0>
 8009ae8:	4651      	mov	r1, sl
 8009aea:	4658      	mov	r0, fp
 8009aec:	aa26      	add	r2, sp, #152	; 0x98
 8009aee:	f002 fac6 	bl	800c07e <__sprint_r>
 8009af2:	2800      	cmp	r0, #0
 8009af4:	f040 80ea 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009af8:	ac29      	add	r4, sp, #164	; 0xa4
 8009afa:	e7bf      	b.n	8009a7c <_vfprintf_r+0x111c>
 8009afc:	2010      	movs	r0, #16
 8009afe:	2a07      	cmp	r2, #7
 8009b00:	4403      	add	r3, r0
 8009b02:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009b06:	6060      	str	r0, [r4, #4]
 8009b08:	dd08      	ble.n	8009b1c <_vfprintf_r+0x11bc>
 8009b0a:	4651      	mov	r1, sl
 8009b0c:	4658      	mov	r0, fp
 8009b0e:	aa26      	add	r2, sp, #152	; 0x98
 8009b10:	f002 fab5 	bl	800c07e <__sprint_r>
 8009b14:	2800      	cmp	r0, #0
 8009b16:	f040 80d9 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009b1a:	a929      	add	r1, sp, #164	; 0xa4
 8009b1c:	460c      	mov	r4, r1
 8009b1e:	3e10      	subs	r6, #16
 8009b20:	e7b4      	b.n	8009a8c <_vfprintf_r+0x112c>
 8009b22:	460c      	mov	r4, r1
 8009b24:	e7cb      	b.n	8009abe <_vfprintf_r+0x115e>
 8009b26:	4651      	mov	r1, sl
 8009b28:	4658      	mov	r0, fp
 8009b2a:	aa26      	add	r2, sp, #152	; 0x98
 8009b2c:	f002 faa7 	bl	800c07e <__sprint_r>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	f040 80cb 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009b36:	ac29      	add	r4, sp, #164	; 0xa4
 8009b38:	e716      	b.n	8009968 <_vfprintf_r+0x1008>
 8009b3a:	4651      	mov	r1, sl
 8009b3c:	4658      	mov	r0, fp
 8009b3e:	aa26      	add	r2, sp, #152	; 0x98
 8009b40:	f002 fa9d 	bl	800c07e <__sprint_r>
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f040 80c1 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009b4a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b4c:	e723      	b.n	8009996 <_vfprintf_r+0x1036>
 8009b4e:	bf00      	nop
 8009b50:	0800eb2c 	.word	0x0800eb2c
 8009b54:	9a08      	ldr	r2, [sp, #32]
 8009b56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b58:	2a01      	cmp	r2, #1
 8009b5a:	f106 0601 	add.w	r6, r6, #1
 8009b5e:	f103 0301 	add.w	r3, r3, #1
 8009b62:	f104 0508 	add.w	r5, r4, #8
 8009b66:	dc03      	bgt.n	8009b70 <_vfprintf_r+0x1210>
 8009b68:	f018 0f01 	tst.w	r8, #1
 8009b6c:	f000 8081 	beq.w	8009c72 <_vfprintf_r+0x1312>
 8009b70:	2201      	movs	r2, #1
 8009b72:	2b07      	cmp	r3, #7
 8009b74:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009b78:	f8c4 9000 	str.w	r9, [r4]
 8009b7c:	6062      	str	r2, [r4, #4]
 8009b7e:	dd08      	ble.n	8009b92 <_vfprintf_r+0x1232>
 8009b80:	4651      	mov	r1, sl
 8009b82:	4658      	mov	r0, fp
 8009b84:	aa26      	add	r2, sp, #152	; 0x98
 8009b86:	f002 fa7a 	bl	800c07e <__sprint_r>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	f040 809e 	bne.w	8009ccc <_vfprintf_r+0x136c>
 8009b90:	ad29      	add	r5, sp, #164	; 0xa4
 8009b92:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b96:	602b      	str	r3, [r5, #0]
 8009b98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b9a:	606b      	str	r3, [r5, #4]
 8009b9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b9e:	4413      	add	r3, r2
 8009ba0:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ba2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	2b07      	cmp	r3, #7
 8009ba8:	9327      	str	r3, [sp, #156]	; 0x9c
 8009baa:	dc32      	bgt.n	8009c12 <_vfprintf_r+0x12b2>
 8009bac:	3508      	adds	r5, #8
 8009bae:	9b08      	ldr	r3, [sp, #32]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009bb6:	1e5c      	subs	r4, r3, #1
 8009bb8:	2300      	movs	r3, #0
 8009bba:	f7f6 fef5 	bl	80009a8 <__aeabi_dcmpeq>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	d130      	bne.n	8009c24 <_vfprintf_r+0x12c4>
 8009bc2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009bc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bc6:	9a08      	ldr	r2, [sp, #32]
 8009bc8:	3101      	adds	r1, #1
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	f109 0001 	add.w	r0, r9, #1
 8009bd0:	4413      	add	r3, r2
 8009bd2:	2907      	cmp	r1, #7
 8009bd4:	e9c5 0400 	strd	r0, r4, [r5]
 8009bd8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009bdc:	dd52      	ble.n	8009c84 <_vfprintf_r+0x1324>
 8009bde:	4651      	mov	r1, sl
 8009be0:	4658      	mov	r0, fp
 8009be2:	aa26      	add	r2, sp, #152	; 0x98
 8009be4:	f002 fa4b 	bl	800c07e <__sprint_r>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d16f      	bne.n	8009ccc <_vfprintf_r+0x136c>
 8009bec:	ad29      	add	r5, sp, #164	; 0xa4
 8009bee:	ab22      	add	r3, sp, #136	; 0x88
 8009bf0:	602b      	str	r3, [r5, #0]
 8009bf2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009bf4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009bf6:	606b      	str	r3, [r5, #4]
 8009bf8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bfa:	4413      	add	r3, r2
 8009bfc:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bfe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009c00:	3301      	adds	r3, #1
 8009c02:	2b07      	cmp	r3, #7
 8009c04:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c06:	f73f adaf 	bgt.w	8009768 <_vfprintf_r+0xe08>
 8009c0a:	f105 0408 	add.w	r4, r5, #8
 8009c0e:	f7ff bac2 	b.w	8009196 <_vfprintf_r+0x836>
 8009c12:	4651      	mov	r1, sl
 8009c14:	4658      	mov	r0, fp
 8009c16:	aa26      	add	r2, sp, #152	; 0x98
 8009c18:	f002 fa31 	bl	800c07e <__sprint_r>
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	d155      	bne.n	8009ccc <_vfprintf_r+0x136c>
 8009c20:	ad29      	add	r5, sp, #164	; 0xa4
 8009c22:	e7c4      	b.n	8009bae <_vfprintf_r+0x124e>
 8009c24:	2c00      	cmp	r4, #0
 8009c26:	dde2      	ble.n	8009bee <_vfprintf_r+0x128e>
 8009c28:	f04f 0910 	mov.w	r9, #16
 8009c2c:	4e5a      	ldr	r6, [pc, #360]	; (8009d98 <_vfprintf_r+0x1438>)
 8009c2e:	2c10      	cmp	r4, #16
 8009c30:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c34:	f105 0108 	add.w	r1, r5, #8
 8009c38:	f103 0301 	add.w	r3, r3, #1
 8009c3c:	602e      	str	r6, [r5, #0]
 8009c3e:	dc07      	bgt.n	8009c50 <_vfprintf_r+0x12f0>
 8009c40:	606c      	str	r4, [r5, #4]
 8009c42:	2b07      	cmp	r3, #7
 8009c44:	4414      	add	r4, r2
 8009c46:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009c4a:	dcc8      	bgt.n	8009bde <_vfprintf_r+0x127e>
 8009c4c:	460d      	mov	r5, r1
 8009c4e:	e7ce      	b.n	8009bee <_vfprintf_r+0x128e>
 8009c50:	3210      	adds	r2, #16
 8009c52:	2b07      	cmp	r3, #7
 8009c54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009c58:	f8c5 9004 	str.w	r9, [r5, #4]
 8009c5c:	dd06      	ble.n	8009c6c <_vfprintf_r+0x130c>
 8009c5e:	4651      	mov	r1, sl
 8009c60:	4658      	mov	r0, fp
 8009c62:	aa26      	add	r2, sp, #152	; 0x98
 8009c64:	f002 fa0b 	bl	800c07e <__sprint_r>
 8009c68:	bb80      	cbnz	r0, 8009ccc <_vfprintf_r+0x136c>
 8009c6a:	a929      	add	r1, sp, #164	; 0xa4
 8009c6c:	460d      	mov	r5, r1
 8009c6e:	3c10      	subs	r4, #16
 8009c70:	e7dd      	b.n	8009c2e <_vfprintf_r+0x12ce>
 8009c72:	2201      	movs	r2, #1
 8009c74:	2b07      	cmp	r3, #7
 8009c76:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009c7a:	f8c4 9000 	str.w	r9, [r4]
 8009c7e:	6062      	str	r2, [r4, #4]
 8009c80:	ddb5      	ble.n	8009bee <_vfprintf_r+0x128e>
 8009c82:	e7ac      	b.n	8009bde <_vfprintf_r+0x127e>
 8009c84:	3508      	adds	r5, #8
 8009c86:	e7b2      	b.n	8009bee <_vfprintf_r+0x128e>
 8009c88:	460c      	mov	r4, r1
 8009c8a:	f7ff ba84 	b.w	8009196 <_vfprintf_r+0x836>
 8009c8e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009c92:	1a9d      	subs	r5, r3, r2
 8009c94:	2d00      	cmp	r5, #0
 8009c96:	f77f aa82 	ble.w	800919e <_vfprintf_r+0x83e>
 8009c9a:	f04f 0810 	mov.w	r8, #16
 8009c9e:	4e3f      	ldr	r6, [pc, #252]	; (8009d9c <_vfprintf_r+0x143c>)
 8009ca0:	2d10      	cmp	r5, #16
 8009ca2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009ca6:	6026      	str	r6, [r4, #0]
 8009ca8:	f103 0301 	add.w	r3, r3, #1
 8009cac:	dc17      	bgt.n	8009cde <_vfprintf_r+0x137e>
 8009cae:	6065      	str	r5, [r4, #4]
 8009cb0:	2b07      	cmp	r3, #7
 8009cb2:	4415      	add	r5, r2
 8009cb4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009cb8:	f77f aa71 	ble.w	800919e <_vfprintf_r+0x83e>
 8009cbc:	4651      	mov	r1, sl
 8009cbe:	4658      	mov	r0, fp
 8009cc0:	aa26      	add	r2, sp, #152	; 0x98
 8009cc2:	f002 f9dc 	bl	800c07e <__sprint_r>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	f43f aa69 	beq.w	800919e <_vfprintf_r+0x83e>
 8009ccc:	2f00      	cmp	r7, #0
 8009cce:	f43f a884 	beq.w	8008dda <_vfprintf_r+0x47a>
 8009cd2:	4639      	mov	r1, r7
 8009cd4:	4658      	mov	r0, fp
 8009cd6:	f001 f91b 	bl	800af10 <_free_r>
 8009cda:	f7ff b87e 	b.w	8008dda <_vfprintf_r+0x47a>
 8009cde:	3210      	adds	r2, #16
 8009ce0:	2b07      	cmp	r3, #7
 8009ce2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ce6:	f8c4 8004 	str.w	r8, [r4, #4]
 8009cea:	dc02      	bgt.n	8009cf2 <_vfprintf_r+0x1392>
 8009cec:	3408      	adds	r4, #8
 8009cee:	3d10      	subs	r5, #16
 8009cf0:	e7d6      	b.n	8009ca0 <_vfprintf_r+0x1340>
 8009cf2:	4651      	mov	r1, sl
 8009cf4:	4658      	mov	r0, fp
 8009cf6:	aa26      	add	r2, sp, #152	; 0x98
 8009cf8:	f002 f9c1 	bl	800c07e <__sprint_r>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d1e5      	bne.n	8009ccc <_vfprintf_r+0x136c>
 8009d00:	ac29      	add	r4, sp, #164	; 0xa4
 8009d02:	e7f4      	b.n	8009cee <_vfprintf_r+0x138e>
 8009d04:	4639      	mov	r1, r7
 8009d06:	4658      	mov	r0, fp
 8009d08:	f001 f902 	bl	800af10 <_free_r>
 8009d0c:	f7ff ba5e 	b.w	80091cc <_vfprintf_r+0x86c>
 8009d10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d12:	b91b      	cbnz	r3, 8009d1c <_vfprintf_r+0x13bc>
 8009d14:	2300      	movs	r3, #0
 8009d16:	9327      	str	r3, [sp, #156]	; 0x9c
 8009d18:	f7ff b85f 	b.w	8008dda <_vfprintf_r+0x47a>
 8009d1c:	4651      	mov	r1, sl
 8009d1e:	4658      	mov	r0, fp
 8009d20:	aa26      	add	r2, sp, #152	; 0x98
 8009d22:	f002 f9ac 	bl	800c07e <__sprint_r>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d0f4      	beq.n	8009d14 <_vfprintf_r+0x13b4>
 8009d2a:	f7ff b856 	b.w	8008dda <_vfprintf_r+0x47a>
 8009d2e:	ea56 0207 	orrs.w	r2, r6, r7
 8009d32:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8009d36:	f43f ab6a 	beq.w	800940e <_vfprintf_r+0xaae>
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	f43f abff 	beq.w	800953e <_vfprintf_r+0xbde>
 8009d40:	2b02      	cmp	r3, #2
 8009d42:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009d46:	f43f ac47 	beq.w	80095d8 <_vfprintf_r+0xc78>
 8009d4a:	08f2      	lsrs	r2, r6, #3
 8009d4c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009d50:	08f8      	lsrs	r0, r7, #3
 8009d52:	f006 0307 	and.w	r3, r6, #7
 8009d56:	4607      	mov	r7, r0
 8009d58:	4616      	mov	r6, r2
 8009d5a:	3330      	adds	r3, #48	; 0x30
 8009d5c:	ea56 0207 	orrs.w	r2, r6, r7
 8009d60:	4649      	mov	r1, r9
 8009d62:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009d66:	d1f0      	bne.n	8009d4a <_vfprintf_r+0x13ea>
 8009d68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d6a:	07d0      	lsls	r0, r2, #31
 8009d6c:	d506      	bpl.n	8009d7c <_vfprintf_r+0x141c>
 8009d6e:	2b30      	cmp	r3, #48	; 0x30
 8009d70:	d004      	beq.n	8009d7c <_vfprintf_r+0x141c>
 8009d72:	2330      	movs	r3, #48	; 0x30
 8009d74:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009d78:	f1a1 0902 	sub.w	r9, r1, #2
 8009d7c:	2700      	movs	r7, #0
 8009d7e:	ab52      	add	r3, sp, #328	; 0x148
 8009d80:	eba3 0309 	sub.w	r3, r3, r9
 8009d84:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009d88:	9e07      	ldr	r6, [sp, #28]
 8009d8a:	9307      	str	r3, [sp, #28]
 8009d8c:	463d      	mov	r5, r7
 8009d8e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009d92:	f7ff b942 	b.w	800901a <_vfprintf_r+0x6ba>
 8009d96:	bf00      	nop
 8009d98:	0800eb2c 	.word	0x0800eb2c
 8009d9c:	0800eb1c 	.word	0x0800eb1c

08009da0 <__sbprintf>:
 8009da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009da2:	461f      	mov	r7, r3
 8009da4:	898b      	ldrh	r3, [r1, #12]
 8009da6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009daa:	f023 0302 	bic.w	r3, r3, #2
 8009dae:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009db2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009db4:	4615      	mov	r5, r2
 8009db6:	9319      	str	r3, [sp, #100]	; 0x64
 8009db8:	89cb      	ldrh	r3, [r1, #14]
 8009dba:	4606      	mov	r6, r0
 8009dbc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009dc0:	69cb      	ldr	r3, [r1, #28]
 8009dc2:	a816      	add	r0, sp, #88	; 0x58
 8009dc4:	9307      	str	r3, [sp, #28]
 8009dc6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009dc8:	460c      	mov	r4, r1
 8009dca:	9309      	str	r3, [sp, #36]	; 0x24
 8009dcc:	ab1a      	add	r3, sp, #104	; 0x68
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	9304      	str	r3, [sp, #16]
 8009dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dd6:	9302      	str	r3, [sp, #8]
 8009dd8:	9305      	str	r3, [sp, #20]
 8009dda:	2300      	movs	r3, #0
 8009ddc:	9306      	str	r3, [sp, #24]
 8009dde:	f001 fac5 	bl	800b36c <__retarget_lock_init_recursive>
 8009de2:	462a      	mov	r2, r5
 8009de4:	463b      	mov	r3, r7
 8009de6:	4669      	mov	r1, sp
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7fe fdb9 	bl	8008960 <_vfprintf_r>
 8009dee:	1e05      	subs	r5, r0, #0
 8009df0:	db07      	blt.n	8009e02 <__sbprintf+0x62>
 8009df2:	4669      	mov	r1, sp
 8009df4:	4630      	mov	r0, r6
 8009df6:	f000 ff8f 	bl	800ad18 <_fflush_r>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	bf18      	it	ne
 8009dfe:	f04f 35ff 	movne.w	r5, #4294967295
 8009e02:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009e06:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009e08:	065b      	lsls	r3, r3, #25
 8009e0a:	bf42      	ittt	mi
 8009e0c:	89a3      	ldrhmi	r3, [r4, #12]
 8009e0e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009e12:	81a3      	strhmi	r3, [r4, #12]
 8009e14:	f001 faab 	bl	800b36e <__retarget_lock_close_recursive>
 8009e18:	4628      	mov	r0, r5
 8009e1a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e20 <_vsnprintf_r>:
 8009e20:	b530      	push	{r4, r5, lr}
 8009e22:	1e14      	subs	r4, r2, #0
 8009e24:	4605      	mov	r5, r0
 8009e26:	b09b      	sub	sp, #108	; 0x6c
 8009e28:	4618      	mov	r0, r3
 8009e2a:	da05      	bge.n	8009e38 <_vsnprintf_r+0x18>
 8009e2c:	238b      	movs	r3, #139	; 0x8b
 8009e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	b01b      	add	sp, #108	; 0x6c
 8009e36:	bd30      	pop	{r4, r5, pc}
 8009e38:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009e3c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009e40:	bf0c      	ite	eq
 8009e42:	4623      	moveq	r3, r4
 8009e44:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009e48:	9302      	str	r3, [sp, #8]
 8009e4a:	9305      	str	r3, [sp, #20]
 8009e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e50:	4602      	mov	r2, r0
 8009e52:	9100      	str	r1, [sp, #0]
 8009e54:	9104      	str	r1, [sp, #16]
 8009e56:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009e5a:	4669      	mov	r1, sp
 8009e5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009e5e:	4628      	mov	r0, r5
 8009e60:	f7fd fb9a 	bl	8007598 <_svfprintf_r>
 8009e64:	1c43      	adds	r3, r0, #1
 8009e66:	bfbc      	itt	lt
 8009e68:	238b      	movlt	r3, #139	; 0x8b
 8009e6a:	602b      	strlt	r3, [r5, #0]
 8009e6c:	2c00      	cmp	r4, #0
 8009e6e:	d0e1      	beq.n	8009e34 <_vsnprintf_r+0x14>
 8009e70:	2200      	movs	r2, #0
 8009e72:	9b00      	ldr	r3, [sp, #0]
 8009e74:	701a      	strb	r2, [r3, #0]
 8009e76:	e7dd      	b.n	8009e34 <_vsnprintf_r+0x14>

08009e78 <vsnprintf>:
 8009e78:	b507      	push	{r0, r1, r2, lr}
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	460a      	mov	r2, r1
 8009e80:	4601      	mov	r1, r0
 8009e82:	4803      	ldr	r0, [pc, #12]	; (8009e90 <vsnprintf+0x18>)
 8009e84:	6800      	ldr	r0, [r0, #0]
 8009e86:	f7ff ffcb 	bl	8009e20 <_vsnprintf_r>
 8009e8a:	b003      	add	sp, #12
 8009e8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e90:	20000088 	.word	0x20000088

08009e94 <__swsetup_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4b2a      	ldr	r3, [pc, #168]	; (8009f40 <__swsetup_r+0xac>)
 8009e98:	4605      	mov	r5, r0
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	b118      	cbz	r0, 8009ea8 <__swsetup_r+0x14>
 8009ea0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ea2:	b90b      	cbnz	r3, 8009ea8 <__swsetup_r+0x14>
 8009ea4:	f000 ffa4 	bl	800adf0 <__sinit>
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009eae:	0718      	lsls	r0, r3, #28
 8009eb0:	d422      	bmi.n	8009ef8 <__swsetup_r+0x64>
 8009eb2:	06d9      	lsls	r1, r3, #27
 8009eb4:	d407      	bmi.n	8009ec6 <__swsetup_r+0x32>
 8009eb6:	2309      	movs	r3, #9
 8009eb8:	602b      	str	r3, [r5, #0]
 8009eba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	e034      	b.n	8009f30 <__swsetup_r+0x9c>
 8009ec6:	0758      	lsls	r0, r3, #29
 8009ec8:	d512      	bpl.n	8009ef0 <__swsetup_r+0x5c>
 8009eca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ecc:	b141      	cbz	r1, 8009ee0 <__swsetup_r+0x4c>
 8009ece:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009ed2:	4299      	cmp	r1, r3
 8009ed4:	d002      	beq.n	8009edc <__swsetup_r+0x48>
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f001 f81a 	bl	800af10 <_free_r>
 8009edc:	2300      	movs	r3, #0
 8009ede:	6323      	str	r3, [r4, #48]	; 0x30
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ee6:	81a3      	strh	r3, [r4, #12]
 8009ee8:	2300      	movs	r3, #0
 8009eea:	6063      	str	r3, [r4, #4]
 8009eec:	6923      	ldr	r3, [r4, #16]
 8009eee:	6023      	str	r3, [r4, #0]
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	f043 0308 	orr.w	r3, r3, #8
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	b94b      	cbnz	r3, 8009f10 <__swsetup_r+0x7c>
 8009efc:	89a3      	ldrh	r3, [r4, #12]
 8009efe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f06:	d003      	beq.n	8009f10 <__swsetup_r+0x7c>
 8009f08:	4621      	mov	r1, r4
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f001 fa5e 	bl	800b3cc <__smakebuf_r>
 8009f10:	89a0      	ldrh	r0, [r4, #12]
 8009f12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f16:	f010 0301 	ands.w	r3, r0, #1
 8009f1a:	d00a      	beq.n	8009f32 <__swsetup_r+0x9e>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60a3      	str	r3, [r4, #8]
 8009f20:	6963      	ldr	r3, [r4, #20]
 8009f22:	425b      	negs	r3, r3
 8009f24:	61a3      	str	r3, [r4, #24]
 8009f26:	6923      	ldr	r3, [r4, #16]
 8009f28:	b943      	cbnz	r3, 8009f3c <__swsetup_r+0xa8>
 8009f2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f2e:	d1c4      	bne.n	8009eba <__swsetup_r+0x26>
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
 8009f32:	0781      	lsls	r1, r0, #30
 8009f34:	bf58      	it	pl
 8009f36:	6963      	ldrpl	r3, [r4, #20]
 8009f38:	60a3      	str	r3, [r4, #8]
 8009f3a:	e7f4      	b.n	8009f26 <__swsetup_r+0x92>
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	e7f7      	b.n	8009f30 <__swsetup_r+0x9c>
 8009f40:	20000088 	.word	0x20000088

08009f44 <register_fini>:
 8009f44:	4b02      	ldr	r3, [pc, #8]	; (8009f50 <register_fini+0xc>)
 8009f46:	b113      	cbz	r3, 8009f4e <register_fini+0xa>
 8009f48:	4802      	ldr	r0, [pc, #8]	; (8009f54 <register_fini+0x10>)
 8009f4a:	f000 b805 	b.w	8009f58 <atexit>
 8009f4e:	4770      	bx	lr
 8009f50:	00000000 	.word	0x00000000
 8009f54:	0800ae41 	.word	0x0800ae41

08009f58 <atexit>:
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f002 bddc 	b.w	800cb1c <__register_exitproc>

08009f64 <quorem>:
 8009f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f68:	6903      	ldr	r3, [r0, #16]
 8009f6a:	690c      	ldr	r4, [r1, #16]
 8009f6c:	4607      	mov	r7, r0
 8009f6e:	42a3      	cmp	r3, r4
 8009f70:	f2c0 8083 	blt.w	800a07a <quorem+0x116>
 8009f74:	3c01      	subs	r4, #1
 8009f76:	f100 0514 	add.w	r5, r0, #20
 8009f7a:	f101 0814 	add.w	r8, r1, #20
 8009f7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f82:	9301      	str	r3, [sp, #4]
 8009f84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f9c:	d332      	bcc.n	800a004 <quorem+0xa0>
 8009f9e:	f04f 0e00 	mov.w	lr, #0
 8009fa2:	4640      	mov	r0, r8
 8009fa4:	46ac      	mov	ip, r5
 8009fa6:	46f2      	mov	sl, lr
 8009fa8:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fac:	b293      	uxth	r3, r2
 8009fae:	fb06 e303 	mla	r3, r6, r3, lr
 8009fb2:	0c12      	lsrs	r2, r2, #16
 8009fb4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009fb8:	fb06 e202 	mla	r2, r6, r2, lr
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	ebaa 0303 	sub.w	r3, sl, r3
 8009fc2:	f8dc a000 	ldr.w	sl, [ip]
 8009fc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fca:	fa1f fa8a 	uxth.w	sl, sl
 8009fce:	4453      	add	r3, sl
 8009fd0:	fa1f fa82 	uxth.w	sl, r2
 8009fd4:	f8dc 2000 	ldr.w	r2, [ip]
 8009fd8:	4581      	cmp	r9, r0
 8009fda:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009fde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fe8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009fec:	f84c 3b04 	str.w	r3, [ip], #4
 8009ff0:	d2da      	bcs.n	8009fa8 <quorem+0x44>
 8009ff2:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ff6:	b92b      	cbnz	r3, 800a004 <quorem+0xa0>
 8009ff8:	9b01      	ldr	r3, [sp, #4]
 8009ffa:	3b04      	subs	r3, #4
 8009ffc:	429d      	cmp	r5, r3
 8009ffe:	461a      	mov	r2, r3
 800a000:	d32f      	bcc.n	800a062 <quorem+0xfe>
 800a002:	613c      	str	r4, [r7, #16]
 800a004:	4638      	mov	r0, r7
 800a006:	f001 fc83 	bl	800b910 <__mcmp>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	db25      	blt.n	800a05a <quorem+0xf6>
 800a00e:	4628      	mov	r0, r5
 800a010:	f04f 0c00 	mov.w	ip, #0
 800a014:	3601      	adds	r6, #1
 800a016:	f858 1b04 	ldr.w	r1, [r8], #4
 800a01a:	f8d0 e000 	ldr.w	lr, [r0]
 800a01e:	b28b      	uxth	r3, r1
 800a020:	ebac 0303 	sub.w	r3, ip, r3
 800a024:	fa1f f28e 	uxth.w	r2, lr
 800a028:	4413      	add	r3, r2
 800a02a:	0c0a      	lsrs	r2, r1, #16
 800a02c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a030:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a034:	b29b      	uxth	r3, r3
 800a036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a03a:	45c1      	cmp	r9, r8
 800a03c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a040:	f840 3b04 	str.w	r3, [r0], #4
 800a044:	d2e7      	bcs.n	800a016 <quorem+0xb2>
 800a046:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a04a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a04e:	b922      	cbnz	r2, 800a05a <quorem+0xf6>
 800a050:	3b04      	subs	r3, #4
 800a052:	429d      	cmp	r5, r3
 800a054:	461a      	mov	r2, r3
 800a056:	d30a      	bcc.n	800a06e <quorem+0x10a>
 800a058:	613c      	str	r4, [r7, #16]
 800a05a:	4630      	mov	r0, r6
 800a05c:	b003      	add	sp, #12
 800a05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a062:	6812      	ldr	r2, [r2, #0]
 800a064:	3b04      	subs	r3, #4
 800a066:	2a00      	cmp	r2, #0
 800a068:	d1cb      	bne.n	800a002 <quorem+0x9e>
 800a06a:	3c01      	subs	r4, #1
 800a06c:	e7c6      	b.n	8009ffc <quorem+0x98>
 800a06e:	6812      	ldr	r2, [r2, #0]
 800a070:	3b04      	subs	r3, #4
 800a072:	2a00      	cmp	r2, #0
 800a074:	d1f0      	bne.n	800a058 <quorem+0xf4>
 800a076:	3c01      	subs	r4, #1
 800a078:	e7eb      	b.n	800a052 <quorem+0xee>
 800a07a:	2000      	movs	r0, #0
 800a07c:	e7ee      	b.n	800a05c <quorem+0xf8>
	...

0800a080 <_dtoa_r>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a086:	b097      	sub	sp, #92	; 0x5c
 800a088:	4681      	mov	r9, r0
 800a08a:	4614      	mov	r4, r2
 800a08c:	461d      	mov	r5, r3
 800a08e:	4692      	mov	sl, r2
 800a090:	469b      	mov	fp, r3
 800a092:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a094:	b149      	cbz	r1, 800a0aa <_dtoa_r+0x2a>
 800a096:	2301      	movs	r3, #1
 800a098:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a09a:	4093      	lsls	r3, r2
 800a09c:	608b      	str	r3, [r1, #8]
 800a09e:	604a      	str	r2, [r1, #4]
 800a0a0:	f001 fa2f 	bl	800b502 <_Bfree>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a0aa:	1e2b      	subs	r3, r5, #0
 800a0ac:	bfad      	iteet	ge
 800a0ae:	2300      	movge	r3, #0
 800a0b0:	2201      	movlt	r2, #1
 800a0b2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a0b6:	6033      	strge	r3, [r6, #0]
 800a0b8:	4ba3      	ldr	r3, [pc, #652]	; (800a348 <_dtoa_r+0x2c8>)
 800a0ba:	bfb8      	it	lt
 800a0bc:	6032      	strlt	r2, [r6, #0]
 800a0be:	ea33 030b 	bics.w	r3, r3, fp
 800a0c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800a0c6:	d119      	bne.n	800a0fc <_dtoa_r+0x7c>
 800a0c8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0d4:	4323      	orrs	r3, r4
 800a0d6:	f000 857b 	beq.w	800abd0 <_dtoa_r+0xb50>
 800a0da:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0dc:	b90b      	cbnz	r3, 800a0e2 <_dtoa_r+0x62>
 800a0de:	4b9b      	ldr	r3, [pc, #620]	; (800a34c <_dtoa_r+0x2cc>)
 800a0e0:	e020      	b.n	800a124 <_dtoa_r+0xa4>
 800a0e2:	4b9a      	ldr	r3, [pc, #616]	; (800a34c <_dtoa_r+0x2cc>)
 800a0e4:	9306      	str	r3, [sp, #24]
 800a0e6:	3303      	adds	r3, #3
 800a0e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a0ea:	6013      	str	r3, [r2, #0]
 800a0ec:	9806      	ldr	r0, [sp, #24]
 800a0ee:	b017      	add	sp, #92	; 0x5c
 800a0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f4:	4b96      	ldr	r3, [pc, #600]	; (800a350 <_dtoa_r+0x2d0>)
 800a0f6:	9306      	str	r3, [sp, #24]
 800a0f8:	3308      	adds	r3, #8
 800a0fa:	e7f5      	b.n	800a0e8 <_dtoa_r+0x68>
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	2300      	movs	r3, #0
 800a100:	4650      	mov	r0, sl
 800a102:	4659      	mov	r1, fp
 800a104:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a108:	f7f6 fc4e 	bl	80009a8 <__aeabi_dcmpeq>
 800a10c:	4607      	mov	r7, r0
 800a10e:	b158      	cbz	r0, 800a128 <_dtoa_r+0xa8>
 800a110:	2301      	movs	r3, #1
 800a112:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 8556 	beq.w	800abca <_dtoa_r+0xb4a>
 800a11e:	488d      	ldr	r0, [pc, #564]	; (800a354 <_dtoa_r+0x2d4>)
 800a120:	6018      	str	r0, [r3, #0]
 800a122:	1e43      	subs	r3, r0, #1
 800a124:	9306      	str	r3, [sp, #24]
 800a126:	e7e1      	b.n	800a0ec <_dtoa_r+0x6c>
 800a128:	ab14      	add	r3, sp, #80	; 0x50
 800a12a:	9301      	str	r3, [sp, #4]
 800a12c:	ab15      	add	r3, sp, #84	; 0x54
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	4648      	mov	r0, r9
 800a132:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a136:	f001 fc97 	bl	800ba68 <__d2b>
 800a13a:	9b03      	ldr	r3, [sp, #12]
 800a13c:	4680      	mov	r8, r0
 800a13e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a142:	2e00      	cmp	r6, #0
 800a144:	d07f      	beq.n	800a246 <_dtoa_r+0x1c6>
 800a146:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a14a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a14c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a154:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a158:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a15c:	9713      	str	r7, [sp, #76]	; 0x4c
 800a15e:	2200      	movs	r2, #0
 800a160:	4b7d      	ldr	r3, [pc, #500]	; (800a358 <_dtoa_r+0x2d8>)
 800a162:	f7f6 f801 	bl	8000168 <__aeabi_dsub>
 800a166:	a372      	add	r3, pc, #456	; (adr r3, 800a330 <_dtoa_r+0x2b0>)
 800a168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16c:	f7f6 f9b4 	bl	80004d8 <__aeabi_dmul>
 800a170:	a371      	add	r3, pc, #452	; (adr r3, 800a338 <_dtoa_r+0x2b8>)
 800a172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a176:	f7f5 fff9 	bl	800016c <__adddf3>
 800a17a:	4604      	mov	r4, r0
 800a17c:	4630      	mov	r0, r6
 800a17e:	460d      	mov	r5, r1
 800a180:	f7f6 f940 	bl	8000404 <__aeabi_i2d>
 800a184:	a36e      	add	r3, pc, #440	; (adr r3, 800a340 <_dtoa_r+0x2c0>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	f7f6 f9a5 	bl	80004d8 <__aeabi_dmul>
 800a18e:	4602      	mov	r2, r0
 800a190:	460b      	mov	r3, r1
 800a192:	4620      	mov	r0, r4
 800a194:	4629      	mov	r1, r5
 800a196:	f7f5 ffe9 	bl	800016c <__adddf3>
 800a19a:	4604      	mov	r4, r0
 800a19c:	460d      	mov	r5, r1
 800a19e:	f7f6 fc4b 	bl	8000a38 <__aeabi_d2iz>
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	9003      	str	r0, [sp, #12]
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	4629      	mov	r1, r5
 800a1ac:	f7f6 fc06 	bl	80009bc <__aeabi_dcmplt>
 800a1b0:	b150      	cbz	r0, 800a1c8 <_dtoa_r+0x148>
 800a1b2:	9803      	ldr	r0, [sp, #12]
 800a1b4:	f7f6 f926 	bl	8000404 <__aeabi_i2d>
 800a1b8:	4622      	mov	r2, r4
 800a1ba:	462b      	mov	r3, r5
 800a1bc:	f7f6 fbf4 	bl	80009a8 <__aeabi_dcmpeq>
 800a1c0:	b910      	cbnz	r0, 800a1c8 <_dtoa_r+0x148>
 800a1c2:	9b03      	ldr	r3, [sp, #12]
 800a1c4:	3b01      	subs	r3, #1
 800a1c6:	9303      	str	r3, [sp, #12]
 800a1c8:	9b03      	ldr	r3, [sp, #12]
 800a1ca:	2b16      	cmp	r3, #22
 800a1cc:	d858      	bhi.n	800a280 <_dtoa_r+0x200>
 800a1ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a1d2:	9a03      	ldr	r2, [sp, #12]
 800a1d4:	4b61      	ldr	r3, [pc, #388]	; (800a35c <_dtoa_r+0x2dc>)
 800a1d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1de:	f7f6 fbed 	bl	80009bc <__aeabi_dcmplt>
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	d04e      	beq.n	800a284 <_dtoa_r+0x204>
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	9303      	str	r3, [sp, #12]
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a1f2:	1b9e      	subs	r6, r3, r6
 800a1f4:	1e73      	subs	r3, r6, #1
 800a1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f8:	bf49      	itett	mi
 800a1fa:	f1c6 0301 	rsbmi	r3, r6, #1
 800a1fe:	2300      	movpl	r3, #0
 800a200:	9308      	strmi	r3, [sp, #32]
 800a202:	2300      	movmi	r3, #0
 800a204:	bf54      	ite	pl
 800a206:	9308      	strpl	r3, [sp, #32]
 800a208:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a20a:	9b03      	ldr	r3, [sp, #12]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	db3b      	blt.n	800a288 <_dtoa_r+0x208>
 800a210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a212:	9a03      	ldr	r2, [sp, #12]
 800a214:	4413      	add	r3, r2
 800a216:	9309      	str	r3, [sp, #36]	; 0x24
 800a218:	2300      	movs	r3, #0
 800a21a:	920e      	str	r2, [sp, #56]	; 0x38
 800a21c:	930a      	str	r3, [sp, #40]	; 0x28
 800a21e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a220:	2b09      	cmp	r3, #9
 800a222:	d86b      	bhi.n	800a2fc <_dtoa_r+0x27c>
 800a224:	2b05      	cmp	r3, #5
 800a226:	bfc4      	itt	gt
 800a228:	3b04      	subgt	r3, #4
 800a22a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a22c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a22e:	bfc8      	it	gt
 800a230:	2400      	movgt	r4, #0
 800a232:	f1a3 0302 	sub.w	r3, r3, #2
 800a236:	bfd8      	it	le
 800a238:	2401      	movle	r4, #1
 800a23a:	2b03      	cmp	r3, #3
 800a23c:	d869      	bhi.n	800a312 <_dtoa_r+0x292>
 800a23e:	e8df f003 	tbb	[pc, r3]
 800a242:	392c      	.short	0x392c
 800a244:	5b37      	.short	0x5b37
 800a246:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a24a:	441e      	add	r6, r3
 800a24c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a250:	2b20      	cmp	r3, #32
 800a252:	dd10      	ble.n	800a276 <_dtoa_r+0x1f6>
 800a254:	9a03      	ldr	r2, [sp, #12]
 800a256:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a25a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800a25e:	409a      	lsls	r2, r3
 800a260:	fa24 f000 	lsr.w	r0, r4, r0
 800a264:	4310      	orrs	r0, r2
 800a266:	f7f6 f8bd 	bl	80003e4 <__aeabi_ui2d>
 800a26a:	2301      	movs	r3, #1
 800a26c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a270:	3e01      	subs	r6, #1
 800a272:	9313      	str	r3, [sp, #76]	; 0x4c
 800a274:	e773      	b.n	800a15e <_dtoa_r+0xde>
 800a276:	f1c3 0320 	rsb	r3, r3, #32
 800a27a:	fa04 f003 	lsl.w	r0, r4, r3
 800a27e:	e7f2      	b.n	800a266 <_dtoa_r+0x1e6>
 800a280:	2301      	movs	r3, #1
 800a282:	e7b4      	b.n	800a1ee <_dtoa_r+0x16e>
 800a284:	900f      	str	r0, [sp, #60]	; 0x3c
 800a286:	e7b3      	b.n	800a1f0 <_dtoa_r+0x170>
 800a288:	9b08      	ldr	r3, [sp, #32]
 800a28a:	9a03      	ldr	r2, [sp, #12]
 800a28c:	1a9b      	subs	r3, r3, r2
 800a28e:	9308      	str	r3, [sp, #32]
 800a290:	4253      	negs	r3, r2
 800a292:	930a      	str	r3, [sp, #40]	; 0x28
 800a294:	2300      	movs	r3, #0
 800a296:	930e      	str	r3, [sp, #56]	; 0x38
 800a298:	e7c1      	b.n	800a21e <_dtoa_r+0x19e>
 800a29a:	2300      	movs	r3, #0
 800a29c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a29e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	dc39      	bgt.n	800a318 <_dtoa_r+0x298>
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	9304      	str	r3, [sp, #16]
 800a2aa:	9307      	str	r3, [sp, #28]
 800a2ac:	9221      	str	r2, [sp, #132]	; 0x84
 800a2ae:	e00c      	b.n	800a2ca <_dtoa_r+0x24a>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	e7f3      	b.n	800a29c <_dtoa_r+0x21c>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2ba:	9b03      	ldr	r3, [sp, #12]
 800a2bc:	4413      	add	r3, r2
 800a2be:	9304      	str	r3, [sp, #16]
 800a2c0:	3301      	adds	r3, #1
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	9307      	str	r3, [sp, #28]
 800a2c6:	bfb8      	it	lt
 800a2c8:	2301      	movlt	r3, #1
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800a2d0:	2204      	movs	r2, #4
 800a2d2:	f102 0014 	add.w	r0, r2, #20
 800a2d6:	4298      	cmp	r0, r3
 800a2d8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800a2dc:	d920      	bls.n	800a320 <_dtoa_r+0x2a0>
 800a2de:	4648      	mov	r0, r9
 800a2e0:	f001 f8ea 	bl	800b4b8 <_Balloc>
 800a2e4:	9006      	str	r0, [sp, #24]
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d13e      	bne.n	800a368 <_dtoa_r+0x2e8>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a2f0:	4b1b      	ldr	r3, [pc, #108]	; (800a360 <_dtoa_r+0x2e0>)
 800a2f2:	481c      	ldr	r0, [pc, #112]	; (800a364 <_dtoa_r+0x2e4>)
 800a2f4:	f002 fc52 	bl	800cb9c <__assert_func>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e7dc      	b.n	800a2b6 <_dtoa_r+0x236>
 800a2fc:	2401      	movs	r4, #1
 800a2fe:	2300      	movs	r3, #0
 800a300:	940b      	str	r4, [sp, #44]	; 0x2c
 800a302:	9320      	str	r3, [sp, #128]	; 0x80
 800a304:	f04f 33ff 	mov.w	r3, #4294967295
 800a308:	2200      	movs	r2, #0
 800a30a:	9304      	str	r3, [sp, #16]
 800a30c:	9307      	str	r3, [sp, #28]
 800a30e:	2312      	movs	r3, #18
 800a310:	e7cc      	b.n	800a2ac <_dtoa_r+0x22c>
 800a312:	2301      	movs	r3, #1
 800a314:	930b      	str	r3, [sp, #44]	; 0x2c
 800a316:	e7f5      	b.n	800a304 <_dtoa_r+0x284>
 800a318:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a31a:	9304      	str	r3, [sp, #16]
 800a31c:	9307      	str	r3, [sp, #28]
 800a31e:	e7d4      	b.n	800a2ca <_dtoa_r+0x24a>
 800a320:	3101      	adds	r1, #1
 800a322:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a326:	0052      	lsls	r2, r2, #1
 800a328:	e7d3      	b.n	800a2d2 <_dtoa_r+0x252>
 800a32a:	bf00      	nop
 800a32c:	f3af 8000 	nop.w
 800a330:	636f4361 	.word	0x636f4361
 800a334:	3fd287a7 	.word	0x3fd287a7
 800a338:	8b60c8b3 	.word	0x8b60c8b3
 800a33c:	3fc68a28 	.word	0x3fc68a28
 800a340:	509f79fb 	.word	0x509f79fb
 800a344:	3fd34413 	.word	0x3fd34413
 800a348:	7ff00000 	.word	0x7ff00000
 800a34c:	0800eb3c 	.word	0x0800eb3c
 800a350:	0800eb40 	.word	0x0800eb40
 800a354:	0800eafb 	.word	0x0800eafb
 800a358:	3ff80000 	.word	0x3ff80000
 800a35c:	0800ec48 	.word	0x0800ec48
 800a360:	0800eb49 	.word	0x0800eb49
 800a364:	0800eb5a 	.word	0x0800eb5a
 800a368:	9b06      	ldr	r3, [sp, #24]
 800a36a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a36e:	9b07      	ldr	r3, [sp, #28]
 800a370:	2b0e      	cmp	r3, #14
 800a372:	f200 80a1 	bhi.w	800a4b8 <_dtoa_r+0x438>
 800a376:	2c00      	cmp	r4, #0
 800a378:	f000 809e 	beq.w	800a4b8 <_dtoa_r+0x438>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	dd34      	ble.n	800a3ec <_dtoa_r+0x36c>
 800a382:	4a96      	ldr	r2, [pc, #600]	; (800a5dc <_dtoa_r+0x55c>)
 800a384:	f003 030f 	and.w	r3, r3, #15
 800a388:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a38c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a390:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a394:	9b03      	ldr	r3, [sp, #12]
 800a396:	05d8      	lsls	r0, r3, #23
 800a398:	ea4f 1523 	mov.w	r5, r3, asr #4
 800a39c:	d516      	bpl.n	800a3cc <_dtoa_r+0x34c>
 800a39e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3a2:	4b8f      	ldr	r3, [pc, #572]	; (800a5e0 <_dtoa_r+0x560>)
 800a3a4:	2603      	movs	r6, #3
 800a3a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3aa:	f7f6 f9bf 	bl	800072c <__aeabi_ddiv>
 800a3ae:	4682      	mov	sl, r0
 800a3b0:	468b      	mov	fp, r1
 800a3b2:	f005 050f 	and.w	r5, r5, #15
 800a3b6:	4c8a      	ldr	r4, [pc, #552]	; (800a5e0 <_dtoa_r+0x560>)
 800a3b8:	b955      	cbnz	r5, 800a3d0 <_dtoa_r+0x350>
 800a3ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a3be:	4650      	mov	r0, sl
 800a3c0:	4659      	mov	r1, fp
 800a3c2:	f7f6 f9b3 	bl	800072c <__aeabi_ddiv>
 800a3c6:	4682      	mov	sl, r0
 800a3c8:	468b      	mov	fp, r1
 800a3ca:	e028      	b.n	800a41e <_dtoa_r+0x39e>
 800a3cc:	2602      	movs	r6, #2
 800a3ce:	e7f2      	b.n	800a3b6 <_dtoa_r+0x336>
 800a3d0:	07e9      	lsls	r1, r5, #31
 800a3d2:	d508      	bpl.n	800a3e6 <_dtoa_r+0x366>
 800a3d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a3d8:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a3dc:	f7f6 f87c 	bl	80004d8 <__aeabi_dmul>
 800a3e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a3e4:	3601      	adds	r6, #1
 800a3e6:	106d      	asrs	r5, r5, #1
 800a3e8:	3408      	adds	r4, #8
 800a3ea:	e7e5      	b.n	800a3b8 <_dtoa_r+0x338>
 800a3ec:	f000 809f 	beq.w	800a52e <_dtoa_r+0x4ae>
 800a3f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3f4:	9b03      	ldr	r3, [sp, #12]
 800a3f6:	2602      	movs	r6, #2
 800a3f8:	425c      	negs	r4, r3
 800a3fa:	4b78      	ldr	r3, [pc, #480]	; (800a5dc <_dtoa_r+0x55c>)
 800a3fc:	f004 020f 	and.w	r2, r4, #15
 800a400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a408:	f7f6 f866 	bl	80004d8 <__aeabi_dmul>
 800a40c:	2300      	movs	r3, #0
 800a40e:	4682      	mov	sl, r0
 800a410:	468b      	mov	fp, r1
 800a412:	4d73      	ldr	r5, [pc, #460]	; (800a5e0 <_dtoa_r+0x560>)
 800a414:	1124      	asrs	r4, r4, #4
 800a416:	2c00      	cmp	r4, #0
 800a418:	d17e      	bne.n	800a518 <_dtoa_r+0x498>
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1d3      	bne.n	800a3c6 <_dtoa_r+0x346>
 800a41e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a420:	2b00      	cmp	r3, #0
 800a422:	f000 8086 	beq.w	800a532 <_dtoa_r+0x4b2>
 800a426:	2200      	movs	r2, #0
 800a428:	4650      	mov	r0, sl
 800a42a:	4659      	mov	r1, fp
 800a42c:	4b6d      	ldr	r3, [pc, #436]	; (800a5e4 <_dtoa_r+0x564>)
 800a42e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800a432:	f7f6 fac3 	bl	80009bc <__aeabi_dcmplt>
 800a436:	2800      	cmp	r0, #0
 800a438:	d07b      	beq.n	800a532 <_dtoa_r+0x4b2>
 800a43a:	9b07      	ldr	r3, [sp, #28]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d078      	beq.n	800a532 <_dtoa_r+0x4b2>
 800a440:	9b04      	ldr	r3, [sp, #16]
 800a442:	2b00      	cmp	r3, #0
 800a444:	dd36      	ble.n	800a4b4 <_dtoa_r+0x434>
 800a446:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a44a:	9b03      	ldr	r3, [sp, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	1e5d      	subs	r5, r3, #1
 800a450:	4b65      	ldr	r3, [pc, #404]	; (800a5e8 <_dtoa_r+0x568>)
 800a452:	f7f6 f841 	bl	80004d8 <__aeabi_dmul>
 800a456:	4682      	mov	sl, r0
 800a458:	468b      	mov	fp, r1
 800a45a:	9c04      	ldr	r4, [sp, #16]
 800a45c:	3601      	adds	r6, #1
 800a45e:	4630      	mov	r0, r6
 800a460:	f7f5 ffd0 	bl	8000404 <__aeabi_i2d>
 800a464:	4652      	mov	r2, sl
 800a466:	465b      	mov	r3, fp
 800a468:	f7f6 f836 	bl	80004d8 <__aeabi_dmul>
 800a46c:	2200      	movs	r2, #0
 800a46e:	4b5f      	ldr	r3, [pc, #380]	; (800a5ec <_dtoa_r+0x56c>)
 800a470:	f7f5 fe7c 	bl	800016c <__adddf3>
 800a474:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a478:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a47c:	9611      	str	r6, [sp, #68]	; 0x44
 800a47e:	2c00      	cmp	r4, #0
 800a480:	d15a      	bne.n	800a538 <_dtoa_r+0x4b8>
 800a482:	2200      	movs	r2, #0
 800a484:	4650      	mov	r0, sl
 800a486:	4659      	mov	r1, fp
 800a488:	4b59      	ldr	r3, [pc, #356]	; (800a5f0 <_dtoa_r+0x570>)
 800a48a:	f7f5 fe6d 	bl	8000168 <__aeabi_dsub>
 800a48e:	4633      	mov	r3, r6
 800a490:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a492:	4682      	mov	sl, r0
 800a494:	468b      	mov	fp, r1
 800a496:	f7f6 faaf 	bl	80009f8 <__aeabi_dcmpgt>
 800a49a:	2800      	cmp	r0, #0
 800a49c:	f040 828b 	bne.w	800a9b6 <_dtoa_r+0x936>
 800a4a0:	4650      	mov	r0, sl
 800a4a2:	4659      	mov	r1, fp
 800a4a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a4a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a4aa:	f7f6 fa87 	bl	80009bc <__aeabi_dcmplt>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	f040 827f 	bne.w	800a9b2 <_dtoa_r+0x932>
 800a4b4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800a4b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f2c0 814d 	blt.w	800a75a <_dtoa_r+0x6da>
 800a4c0:	9a03      	ldr	r2, [sp, #12]
 800a4c2:	2a0e      	cmp	r2, #14
 800a4c4:	f300 8149 	bgt.w	800a75a <_dtoa_r+0x6da>
 800a4c8:	4b44      	ldr	r3, [pc, #272]	; (800a5dc <_dtoa_r+0x55c>)
 800a4ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a4d2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a4d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f280 80d6 	bge.w	800a68a <_dtoa_r+0x60a>
 800a4de:	9b07      	ldr	r3, [sp, #28]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f300 80d2 	bgt.w	800a68a <_dtoa_r+0x60a>
 800a4e6:	f040 8263 	bne.w	800a9b0 <_dtoa_r+0x930>
 800a4ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	4b3f      	ldr	r3, [pc, #252]	; (800a5f0 <_dtoa_r+0x570>)
 800a4f2:	f7f5 fff1 	bl	80004d8 <__aeabi_dmul>
 800a4f6:	4652      	mov	r2, sl
 800a4f8:	465b      	mov	r3, fp
 800a4fa:	f7f6 fa73 	bl	80009e4 <__aeabi_dcmpge>
 800a4fe:	9c07      	ldr	r4, [sp, #28]
 800a500:	4625      	mov	r5, r4
 800a502:	2800      	cmp	r0, #0
 800a504:	f040 823c 	bne.w	800a980 <_dtoa_r+0x900>
 800a508:	2331      	movs	r3, #49	; 0x31
 800a50a:	9e06      	ldr	r6, [sp, #24]
 800a50c:	f806 3b01 	strb.w	r3, [r6], #1
 800a510:	9b03      	ldr	r3, [sp, #12]
 800a512:	3301      	adds	r3, #1
 800a514:	9303      	str	r3, [sp, #12]
 800a516:	e237      	b.n	800a988 <_dtoa_r+0x908>
 800a518:	07e2      	lsls	r2, r4, #31
 800a51a:	d505      	bpl.n	800a528 <_dtoa_r+0x4a8>
 800a51c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a520:	f7f5 ffda 	bl	80004d8 <__aeabi_dmul>
 800a524:	2301      	movs	r3, #1
 800a526:	3601      	adds	r6, #1
 800a528:	1064      	asrs	r4, r4, #1
 800a52a:	3508      	adds	r5, #8
 800a52c:	e773      	b.n	800a416 <_dtoa_r+0x396>
 800a52e:	2602      	movs	r6, #2
 800a530:	e775      	b.n	800a41e <_dtoa_r+0x39e>
 800a532:	9d03      	ldr	r5, [sp, #12]
 800a534:	9c07      	ldr	r4, [sp, #28]
 800a536:	e792      	b.n	800a45e <_dtoa_r+0x3de>
 800a538:	9906      	ldr	r1, [sp, #24]
 800a53a:	4b28      	ldr	r3, [pc, #160]	; (800a5dc <_dtoa_r+0x55c>)
 800a53c:	4421      	add	r1, r4
 800a53e:	9112      	str	r1, [sp, #72]	; 0x48
 800a540:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a542:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a546:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a54a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a54e:	2900      	cmp	r1, #0
 800a550:	d052      	beq.n	800a5f8 <_dtoa_r+0x578>
 800a552:	2000      	movs	r0, #0
 800a554:	4927      	ldr	r1, [pc, #156]	; (800a5f4 <_dtoa_r+0x574>)
 800a556:	f7f6 f8e9 	bl	800072c <__aeabi_ddiv>
 800a55a:	4632      	mov	r2, r6
 800a55c:	463b      	mov	r3, r7
 800a55e:	f7f5 fe03 	bl	8000168 <__aeabi_dsub>
 800a562:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a566:	9e06      	ldr	r6, [sp, #24]
 800a568:	4659      	mov	r1, fp
 800a56a:	4650      	mov	r0, sl
 800a56c:	f7f6 fa64 	bl	8000a38 <__aeabi_d2iz>
 800a570:	4604      	mov	r4, r0
 800a572:	f7f5 ff47 	bl	8000404 <__aeabi_i2d>
 800a576:	4602      	mov	r2, r0
 800a578:	460b      	mov	r3, r1
 800a57a:	4650      	mov	r0, sl
 800a57c:	4659      	mov	r1, fp
 800a57e:	f7f5 fdf3 	bl	8000168 <__aeabi_dsub>
 800a582:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a586:	3430      	adds	r4, #48	; 0x30
 800a588:	f806 4b01 	strb.w	r4, [r6], #1
 800a58c:	4682      	mov	sl, r0
 800a58e:	468b      	mov	fp, r1
 800a590:	f7f6 fa14 	bl	80009bc <__aeabi_dcmplt>
 800a594:	2800      	cmp	r0, #0
 800a596:	d170      	bne.n	800a67a <_dtoa_r+0x5fa>
 800a598:	4652      	mov	r2, sl
 800a59a:	465b      	mov	r3, fp
 800a59c:	2000      	movs	r0, #0
 800a59e:	4911      	ldr	r1, [pc, #68]	; (800a5e4 <_dtoa_r+0x564>)
 800a5a0:	f7f5 fde2 	bl	8000168 <__aeabi_dsub>
 800a5a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a5a8:	f7f6 fa08 	bl	80009bc <__aeabi_dcmplt>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	f040 80b6 	bne.w	800a71e <_dtoa_r+0x69e>
 800a5b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5b4:	429e      	cmp	r6, r3
 800a5b6:	f43f af7d 	beq.w	800a4b4 <_dtoa_r+0x434>
 800a5ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a5be:	2200      	movs	r2, #0
 800a5c0:	4b09      	ldr	r3, [pc, #36]	; (800a5e8 <_dtoa_r+0x568>)
 800a5c2:	f7f5 ff89 	bl	80004d8 <__aeabi_dmul>
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a5cc:	4b06      	ldr	r3, [pc, #24]	; (800a5e8 <_dtoa_r+0x568>)
 800a5ce:	4650      	mov	r0, sl
 800a5d0:	4659      	mov	r1, fp
 800a5d2:	f7f5 ff81 	bl	80004d8 <__aeabi_dmul>
 800a5d6:	4682      	mov	sl, r0
 800a5d8:	468b      	mov	fp, r1
 800a5da:	e7c5      	b.n	800a568 <_dtoa_r+0x4e8>
 800a5dc:	0800ec48 	.word	0x0800ec48
 800a5e0:	0800ec20 	.word	0x0800ec20
 800a5e4:	3ff00000 	.word	0x3ff00000
 800a5e8:	40240000 	.word	0x40240000
 800a5ec:	401c0000 	.word	0x401c0000
 800a5f0:	40140000 	.word	0x40140000
 800a5f4:	3fe00000 	.word	0x3fe00000
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	4639      	mov	r1, r7
 800a5fc:	f7f5 ff6c 	bl	80004d8 <__aeabi_dmul>
 800a600:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a604:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a606:	9e06      	ldr	r6, [sp, #24]
 800a608:	4659      	mov	r1, fp
 800a60a:	4650      	mov	r0, sl
 800a60c:	f7f6 fa14 	bl	8000a38 <__aeabi_d2iz>
 800a610:	4604      	mov	r4, r0
 800a612:	f7f5 fef7 	bl	8000404 <__aeabi_i2d>
 800a616:	4602      	mov	r2, r0
 800a618:	460b      	mov	r3, r1
 800a61a:	4650      	mov	r0, sl
 800a61c:	4659      	mov	r1, fp
 800a61e:	f7f5 fda3 	bl	8000168 <__aeabi_dsub>
 800a622:	3430      	adds	r4, #48	; 0x30
 800a624:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a626:	f806 4b01 	strb.w	r4, [r6], #1
 800a62a:	429e      	cmp	r6, r3
 800a62c:	4682      	mov	sl, r0
 800a62e:	468b      	mov	fp, r1
 800a630:	f04f 0200 	mov.w	r2, #0
 800a634:	d123      	bne.n	800a67e <_dtoa_r+0x5fe>
 800a636:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a63a:	4bb2      	ldr	r3, [pc, #712]	; (800a904 <_dtoa_r+0x884>)
 800a63c:	f7f5 fd96 	bl	800016c <__adddf3>
 800a640:	4602      	mov	r2, r0
 800a642:	460b      	mov	r3, r1
 800a644:	4650      	mov	r0, sl
 800a646:	4659      	mov	r1, fp
 800a648:	f7f6 f9d6 	bl	80009f8 <__aeabi_dcmpgt>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d166      	bne.n	800a71e <_dtoa_r+0x69e>
 800a650:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a654:	2000      	movs	r0, #0
 800a656:	49ab      	ldr	r1, [pc, #684]	; (800a904 <_dtoa_r+0x884>)
 800a658:	f7f5 fd86 	bl	8000168 <__aeabi_dsub>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	4650      	mov	r0, sl
 800a662:	4659      	mov	r1, fp
 800a664:	f7f6 f9aa 	bl	80009bc <__aeabi_dcmplt>
 800a668:	2800      	cmp	r0, #0
 800a66a:	f43f af23 	beq.w	800a4b4 <_dtoa_r+0x434>
 800a66e:	463e      	mov	r6, r7
 800a670:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a674:	3f01      	subs	r7, #1
 800a676:	2b30      	cmp	r3, #48	; 0x30
 800a678:	d0f9      	beq.n	800a66e <_dtoa_r+0x5ee>
 800a67a:	9503      	str	r5, [sp, #12]
 800a67c:	e03e      	b.n	800a6fc <_dtoa_r+0x67c>
 800a67e:	4ba2      	ldr	r3, [pc, #648]	; (800a908 <_dtoa_r+0x888>)
 800a680:	f7f5 ff2a 	bl	80004d8 <__aeabi_dmul>
 800a684:	4682      	mov	sl, r0
 800a686:	468b      	mov	fp, r1
 800a688:	e7be      	b.n	800a608 <_dtoa_r+0x588>
 800a68a:	4654      	mov	r4, sl
 800a68c:	f04f 0a00 	mov.w	sl, #0
 800a690:	465d      	mov	r5, fp
 800a692:	9e06      	ldr	r6, [sp, #24]
 800a694:	f8df b270 	ldr.w	fp, [pc, #624]	; 800a908 <_dtoa_r+0x888>
 800a698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a69c:	4620      	mov	r0, r4
 800a69e:	4629      	mov	r1, r5
 800a6a0:	f7f6 f844 	bl	800072c <__aeabi_ddiv>
 800a6a4:	f7f6 f9c8 	bl	8000a38 <__aeabi_d2iz>
 800a6a8:	4607      	mov	r7, r0
 800a6aa:	f7f5 feab 	bl	8000404 <__aeabi_i2d>
 800a6ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6b2:	f7f5 ff11 	bl	80004d8 <__aeabi_dmul>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	4629      	mov	r1, r5
 800a6be:	f7f5 fd53 	bl	8000168 <__aeabi_dsub>
 800a6c2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800a6c6:	f806 4b01 	strb.w	r4, [r6], #1
 800a6ca:	9c06      	ldr	r4, [sp, #24]
 800a6cc:	9d07      	ldr	r5, [sp, #28]
 800a6ce:	1b34      	subs	r4, r6, r4
 800a6d0:	42a5      	cmp	r5, r4
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	d133      	bne.n	800a740 <_dtoa_r+0x6c0>
 800a6d8:	f7f5 fd48 	bl	800016c <__adddf3>
 800a6dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6e0:	4604      	mov	r4, r0
 800a6e2:	460d      	mov	r5, r1
 800a6e4:	f7f6 f988 	bl	80009f8 <__aeabi_dcmpgt>
 800a6e8:	b9c0      	cbnz	r0, 800a71c <_dtoa_r+0x69c>
 800a6ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	f7f6 f959 	bl	80009a8 <__aeabi_dcmpeq>
 800a6f6:	b108      	cbz	r0, 800a6fc <_dtoa_r+0x67c>
 800a6f8:	07fb      	lsls	r3, r7, #31
 800a6fa:	d40f      	bmi.n	800a71c <_dtoa_r+0x69c>
 800a6fc:	4648      	mov	r0, r9
 800a6fe:	4641      	mov	r1, r8
 800a700:	f000 feff 	bl	800b502 <_Bfree>
 800a704:	2300      	movs	r3, #0
 800a706:	9803      	ldr	r0, [sp, #12]
 800a708:	7033      	strb	r3, [r6, #0]
 800a70a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a70c:	3001      	adds	r0, #1
 800a70e:	6018      	str	r0, [r3, #0]
 800a710:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a712:	2b00      	cmp	r3, #0
 800a714:	f43f acea 	beq.w	800a0ec <_dtoa_r+0x6c>
 800a718:	601e      	str	r6, [r3, #0]
 800a71a:	e4e7      	b.n	800a0ec <_dtoa_r+0x6c>
 800a71c:	9d03      	ldr	r5, [sp, #12]
 800a71e:	4633      	mov	r3, r6
 800a720:	461e      	mov	r6, r3
 800a722:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a726:	2a39      	cmp	r2, #57	; 0x39
 800a728:	d106      	bne.n	800a738 <_dtoa_r+0x6b8>
 800a72a:	9a06      	ldr	r2, [sp, #24]
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d1f7      	bne.n	800a720 <_dtoa_r+0x6a0>
 800a730:	2230      	movs	r2, #48	; 0x30
 800a732:	9906      	ldr	r1, [sp, #24]
 800a734:	3501      	adds	r5, #1
 800a736:	700a      	strb	r2, [r1, #0]
 800a738:	781a      	ldrb	r2, [r3, #0]
 800a73a:	3201      	adds	r2, #1
 800a73c:	701a      	strb	r2, [r3, #0]
 800a73e:	e79c      	b.n	800a67a <_dtoa_r+0x5fa>
 800a740:	4652      	mov	r2, sl
 800a742:	465b      	mov	r3, fp
 800a744:	f7f5 fec8 	bl	80004d8 <__aeabi_dmul>
 800a748:	2200      	movs	r2, #0
 800a74a:	2300      	movs	r3, #0
 800a74c:	4604      	mov	r4, r0
 800a74e:	460d      	mov	r5, r1
 800a750:	f7f6 f92a 	bl	80009a8 <__aeabi_dcmpeq>
 800a754:	2800      	cmp	r0, #0
 800a756:	d09f      	beq.n	800a698 <_dtoa_r+0x618>
 800a758:	e7d0      	b.n	800a6fc <_dtoa_r+0x67c>
 800a75a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	f000 80cb 	beq.w	800a8f8 <_dtoa_r+0x878>
 800a762:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a764:	2a01      	cmp	r2, #1
 800a766:	f300 80ae 	bgt.w	800a8c6 <_dtoa_r+0x846>
 800a76a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a76c:	2a00      	cmp	r2, #0
 800a76e:	f000 80a6 	beq.w	800a8be <_dtoa_r+0x83e>
 800a772:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a776:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a778:	9e08      	ldr	r6, [sp, #32]
 800a77a:	9a08      	ldr	r2, [sp, #32]
 800a77c:	2101      	movs	r1, #1
 800a77e:	441a      	add	r2, r3
 800a780:	9208      	str	r2, [sp, #32]
 800a782:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a784:	4648      	mov	r0, r9
 800a786:	441a      	add	r2, r3
 800a788:	9209      	str	r2, [sp, #36]	; 0x24
 800a78a:	f000 ff5b 	bl	800b644 <__i2b>
 800a78e:	4605      	mov	r5, r0
 800a790:	2e00      	cmp	r6, #0
 800a792:	dd0c      	ble.n	800a7ae <_dtoa_r+0x72e>
 800a794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a796:	2b00      	cmp	r3, #0
 800a798:	dd09      	ble.n	800a7ae <_dtoa_r+0x72e>
 800a79a:	42b3      	cmp	r3, r6
 800a79c:	bfa8      	it	ge
 800a79e:	4633      	movge	r3, r6
 800a7a0:	9a08      	ldr	r2, [sp, #32]
 800a7a2:	1af6      	subs	r6, r6, r3
 800a7a4:	1ad2      	subs	r2, r2, r3
 800a7a6:	9208      	str	r2, [sp, #32]
 800a7a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7aa:	1ad3      	subs	r3, r2, r3
 800a7ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7b0:	b1f3      	cbz	r3, 800a7f0 <_dtoa_r+0x770>
 800a7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 80a3 	beq.w	800a900 <_dtoa_r+0x880>
 800a7ba:	2c00      	cmp	r4, #0
 800a7bc:	dd10      	ble.n	800a7e0 <_dtoa_r+0x760>
 800a7be:	4629      	mov	r1, r5
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	4648      	mov	r0, r9
 800a7c4:	f000 fff8 	bl	800b7b8 <__pow5mult>
 800a7c8:	4642      	mov	r2, r8
 800a7ca:	4601      	mov	r1, r0
 800a7cc:	4605      	mov	r5, r0
 800a7ce:	4648      	mov	r0, r9
 800a7d0:	f000 ff4e 	bl	800b670 <__multiply>
 800a7d4:	4607      	mov	r7, r0
 800a7d6:	4641      	mov	r1, r8
 800a7d8:	4648      	mov	r0, r9
 800a7da:	f000 fe92 	bl	800b502 <_Bfree>
 800a7de:	46b8      	mov	r8, r7
 800a7e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7e2:	1b1a      	subs	r2, r3, r4
 800a7e4:	d004      	beq.n	800a7f0 <_dtoa_r+0x770>
 800a7e6:	4641      	mov	r1, r8
 800a7e8:	4648      	mov	r0, r9
 800a7ea:	f000 ffe5 	bl	800b7b8 <__pow5mult>
 800a7ee:	4680      	mov	r8, r0
 800a7f0:	2101      	movs	r1, #1
 800a7f2:	4648      	mov	r0, r9
 800a7f4:	f000 ff26 	bl	800b644 <__i2b>
 800a7f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f340 8085 	ble.w	800a90c <_dtoa_r+0x88c>
 800a802:	461a      	mov	r2, r3
 800a804:	4601      	mov	r1, r0
 800a806:	4648      	mov	r0, r9
 800a808:	f000 ffd6 	bl	800b7b8 <__pow5mult>
 800a80c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a80e:	4604      	mov	r4, r0
 800a810:	2b01      	cmp	r3, #1
 800a812:	dd7e      	ble.n	800a912 <_dtoa_r+0x892>
 800a814:	2700      	movs	r7, #0
 800a816:	6923      	ldr	r3, [r4, #16]
 800a818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a81c:	6918      	ldr	r0, [r3, #16]
 800a81e:	f000 fec3 	bl	800b5a8 <__hi0bits>
 800a822:	f1c0 0020 	rsb	r0, r0, #32
 800a826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a828:	4418      	add	r0, r3
 800a82a:	f010 001f 	ands.w	r0, r0, #31
 800a82e:	f000 808e 	beq.w	800a94e <_dtoa_r+0x8ce>
 800a832:	f1c0 0320 	rsb	r3, r0, #32
 800a836:	2b04      	cmp	r3, #4
 800a838:	f340 8087 	ble.w	800a94a <_dtoa_r+0x8ca>
 800a83c:	f1c0 001c 	rsb	r0, r0, #28
 800a840:	9b08      	ldr	r3, [sp, #32]
 800a842:	4406      	add	r6, r0
 800a844:	4403      	add	r3, r0
 800a846:	9308      	str	r3, [sp, #32]
 800a848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a84a:	4403      	add	r3, r0
 800a84c:	9309      	str	r3, [sp, #36]	; 0x24
 800a84e:	9b08      	ldr	r3, [sp, #32]
 800a850:	2b00      	cmp	r3, #0
 800a852:	dd05      	ble.n	800a860 <_dtoa_r+0x7e0>
 800a854:	4641      	mov	r1, r8
 800a856:	461a      	mov	r2, r3
 800a858:	4648      	mov	r0, r9
 800a85a:	f000 ffed 	bl	800b838 <__lshift>
 800a85e:	4680      	mov	r8, r0
 800a860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a862:	2b00      	cmp	r3, #0
 800a864:	dd05      	ble.n	800a872 <_dtoa_r+0x7f2>
 800a866:	4621      	mov	r1, r4
 800a868:	461a      	mov	r2, r3
 800a86a:	4648      	mov	r0, r9
 800a86c:	f000 ffe4 	bl	800b838 <__lshift>
 800a870:	4604      	mov	r4, r0
 800a872:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a874:	2b00      	cmp	r3, #0
 800a876:	d06c      	beq.n	800a952 <_dtoa_r+0x8d2>
 800a878:	4621      	mov	r1, r4
 800a87a:	4640      	mov	r0, r8
 800a87c:	f001 f848 	bl	800b910 <__mcmp>
 800a880:	2800      	cmp	r0, #0
 800a882:	da66      	bge.n	800a952 <_dtoa_r+0x8d2>
 800a884:	9b03      	ldr	r3, [sp, #12]
 800a886:	4641      	mov	r1, r8
 800a888:	3b01      	subs	r3, #1
 800a88a:	9303      	str	r3, [sp, #12]
 800a88c:	220a      	movs	r2, #10
 800a88e:	2300      	movs	r3, #0
 800a890:	4648      	mov	r0, r9
 800a892:	f000 fe3f 	bl	800b514 <__multadd>
 800a896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a898:	4680      	mov	r8, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 819f 	beq.w	800abde <_dtoa_r+0xb5e>
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	4629      	mov	r1, r5
 800a8a4:	220a      	movs	r2, #10
 800a8a6:	4648      	mov	r0, r9
 800a8a8:	f000 fe34 	bl	800b514 <__multadd>
 800a8ac:	9b04      	ldr	r3, [sp, #16]
 800a8ae:	4605      	mov	r5, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f300 8089 	bgt.w	800a9c8 <_dtoa_r+0x948>
 800a8b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8b8:	2b02      	cmp	r3, #2
 800a8ba:	dc52      	bgt.n	800a962 <_dtoa_r+0x8e2>
 800a8bc:	e084      	b.n	800a9c8 <_dtoa_r+0x948>
 800a8be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a8c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a8c4:	e757      	b.n	800a776 <_dtoa_r+0x6f6>
 800a8c6:	9b07      	ldr	r3, [sp, #28]
 800a8c8:	1e5c      	subs	r4, r3, #1
 800a8ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	bfb7      	itett	lt
 800a8d0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a8d2:	1b1c      	subge	r4, r3, r4
 800a8d4:	1ae2      	sublt	r2, r4, r3
 800a8d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a8d8:	bfbe      	ittt	lt
 800a8da:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a8dc:	189b      	addlt	r3, r3, r2
 800a8de:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a8e0:	9b07      	ldr	r3, [sp, #28]
 800a8e2:	bfb8      	it	lt
 800a8e4:	2400      	movlt	r4, #0
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	bfb7      	itett	lt
 800a8ea:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800a8ee:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800a8f2:	1a9e      	sublt	r6, r3, r2
 800a8f4:	2300      	movlt	r3, #0
 800a8f6:	e740      	b.n	800a77a <_dtoa_r+0x6fa>
 800a8f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a8fa:	9e08      	ldr	r6, [sp, #32]
 800a8fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a8fe:	e747      	b.n	800a790 <_dtoa_r+0x710>
 800a900:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a902:	e770      	b.n	800a7e6 <_dtoa_r+0x766>
 800a904:	3fe00000 	.word	0x3fe00000
 800a908:	40240000 	.word	0x40240000
 800a90c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a90e:	2b01      	cmp	r3, #1
 800a910:	dc17      	bgt.n	800a942 <_dtoa_r+0x8c2>
 800a912:	f1ba 0f00 	cmp.w	sl, #0
 800a916:	d114      	bne.n	800a942 <_dtoa_r+0x8c2>
 800a918:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a91c:	b99b      	cbnz	r3, 800a946 <_dtoa_r+0x8c6>
 800a91e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a922:	0d3f      	lsrs	r7, r7, #20
 800a924:	053f      	lsls	r7, r7, #20
 800a926:	b137      	cbz	r7, 800a936 <_dtoa_r+0x8b6>
 800a928:	2701      	movs	r7, #1
 800a92a:	9b08      	ldr	r3, [sp, #32]
 800a92c:	3301      	adds	r3, #1
 800a92e:	9308      	str	r3, [sp, #32]
 800a930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a932:	3301      	adds	r3, #1
 800a934:	9309      	str	r3, [sp, #36]	; 0x24
 800a936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a938:	2b00      	cmp	r3, #0
 800a93a:	f47f af6c 	bne.w	800a816 <_dtoa_r+0x796>
 800a93e:	2001      	movs	r0, #1
 800a940:	e771      	b.n	800a826 <_dtoa_r+0x7a6>
 800a942:	2700      	movs	r7, #0
 800a944:	e7f7      	b.n	800a936 <_dtoa_r+0x8b6>
 800a946:	4657      	mov	r7, sl
 800a948:	e7f5      	b.n	800a936 <_dtoa_r+0x8b6>
 800a94a:	d080      	beq.n	800a84e <_dtoa_r+0x7ce>
 800a94c:	4618      	mov	r0, r3
 800a94e:	301c      	adds	r0, #28
 800a950:	e776      	b.n	800a840 <_dtoa_r+0x7c0>
 800a952:	9b07      	ldr	r3, [sp, #28]
 800a954:	2b00      	cmp	r3, #0
 800a956:	dc31      	bgt.n	800a9bc <_dtoa_r+0x93c>
 800a958:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	dd2e      	ble.n	800a9bc <_dtoa_r+0x93c>
 800a95e:	9b07      	ldr	r3, [sp, #28]
 800a960:	9304      	str	r3, [sp, #16]
 800a962:	9b04      	ldr	r3, [sp, #16]
 800a964:	b963      	cbnz	r3, 800a980 <_dtoa_r+0x900>
 800a966:	4621      	mov	r1, r4
 800a968:	2205      	movs	r2, #5
 800a96a:	4648      	mov	r0, r9
 800a96c:	f000 fdd2 	bl	800b514 <__multadd>
 800a970:	4601      	mov	r1, r0
 800a972:	4604      	mov	r4, r0
 800a974:	4640      	mov	r0, r8
 800a976:	f000 ffcb 	bl	800b910 <__mcmp>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	f73f adc4 	bgt.w	800a508 <_dtoa_r+0x488>
 800a980:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a982:	9e06      	ldr	r6, [sp, #24]
 800a984:	43db      	mvns	r3, r3
 800a986:	9303      	str	r3, [sp, #12]
 800a988:	2700      	movs	r7, #0
 800a98a:	4621      	mov	r1, r4
 800a98c:	4648      	mov	r0, r9
 800a98e:	f000 fdb8 	bl	800b502 <_Bfree>
 800a992:	2d00      	cmp	r5, #0
 800a994:	f43f aeb2 	beq.w	800a6fc <_dtoa_r+0x67c>
 800a998:	b12f      	cbz	r7, 800a9a6 <_dtoa_r+0x926>
 800a99a:	42af      	cmp	r7, r5
 800a99c:	d003      	beq.n	800a9a6 <_dtoa_r+0x926>
 800a99e:	4639      	mov	r1, r7
 800a9a0:	4648      	mov	r0, r9
 800a9a2:	f000 fdae 	bl	800b502 <_Bfree>
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	4648      	mov	r0, r9
 800a9aa:	f000 fdaa 	bl	800b502 <_Bfree>
 800a9ae:	e6a5      	b.n	800a6fc <_dtoa_r+0x67c>
 800a9b0:	2400      	movs	r4, #0
 800a9b2:	4625      	mov	r5, r4
 800a9b4:	e7e4      	b.n	800a980 <_dtoa_r+0x900>
 800a9b6:	9503      	str	r5, [sp, #12]
 800a9b8:	4625      	mov	r5, r4
 800a9ba:	e5a5      	b.n	800a508 <_dtoa_r+0x488>
 800a9bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	f000 80c4 	beq.w	800ab4c <_dtoa_r+0xacc>
 800a9c4:	9b07      	ldr	r3, [sp, #28]
 800a9c6:	9304      	str	r3, [sp, #16]
 800a9c8:	2e00      	cmp	r6, #0
 800a9ca:	dd05      	ble.n	800a9d8 <_dtoa_r+0x958>
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	4632      	mov	r2, r6
 800a9d0:	4648      	mov	r0, r9
 800a9d2:	f000 ff31 	bl	800b838 <__lshift>
 800a9d6:	4605      	mov	r5, r0
 800a9d8:	2f00      	cmp	r7, #0
 800a9da:	d058      	beq.n	800aa8e <_dtoa_r+0xa0e>
 800a9dc:	4648      	mov	r0, r9
 800a9de:	6869      	ldr	r1, [r5, #4]
 800a9e0:	f000 fd6a 	bl	800b4b8 <_Balloc>
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	b920      	cbnz	r0, 800a9f2 <_dtoa_r+0x972>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a9ee:	4b80      	ldr	r3, [pc, #512]	; (800abf0 <_dtoa_r+0xb70>)
 800a9f0:	e47f      	b.n	800a2f2 <_dtoa_r+0x272>
 800a9f2:	692a      	ldr	r2, [r5, #16]
 800a9f4:	f105 010c 	add.w	r1, r5, #12
 800a9f8:	3202      	adds	r2, #2
 800a9fa:	0092      	lsls	r2, r2, #2
 800a9fc:	300c      	adds	r0, #12
 800a9fe:	f000 fd33 	bl	800b468 <memcpy>
 800aa02:	2201      	movs	r2, #1
 800aa04:	4631      	mov	r1, r6
 800aa06:	4648      	mov	r0, r9
 800aa08:	f000 ff16 	bl	800b838 <__lshift>
 800aa0c:	462f      	mov	r7, r5
 800aa0e:	4605      	mov	r5, r0
 800aa10:	9b06      	ldr	r3, [sp, #24]
 800aa12:	9a06      	ldr	r2, [sp, #24]
 800aa14:	3301      	adds	r3, #1
 800aa16:	9307      	str	r3, [sp, #28]
 800aa18:	9b04      	ldr	r3, [sp, #16]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	930a      	str	r3, [sp, #40]	; 0x28
 800aa1e:	f00a 0301 	and.w	r3, sl, #1
 800aa22:	9309      	str	r3, [sp, #36]	; 0x24
 800aa24:	9b07      	ldr	r3, [sp, #28]
 800aa26:	4621      	mov	r1, r4
 800aa28:	4640      	mov	r0, r8
 800aa2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800aa2e:	f7ff fa99 	bl	8009f64 <quorem>
 800aa32:	4639      	mov	r1, r7
 800aa34:	9004      	str	r0, [sp, #16]
 800aa36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa3a:	4640      	mov	r0, r8
 800aa3c:	f000 ff68 	bl	800b910 <__mcmp>
 800aa40:	462a      	mov	r2, r5
 800aa42:	9008      	str	r0, [sp, #32]
 800aa44:	4621      	mov	r1, r4
 800aa46:	4648      	mov	r0, r9
 800aa48:	f000 ff7e 	bl	800b948 <__mdiff>
 800aa4c:	68c2      	ldr	r2, [r0, #12]
 800aa4e:	4606      	mov	r6, r0
 800aa50:	b9fa      	cbnz	r2, 800aa92 <_dtoa_r+0xa12>
 800aa52:	4601      	mov	r1, r0
 800aa54:	4640      	mov	r0, r8
 800aa56:	f000 ff5b 	bl	800b910 <__mcmp>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	4631      	mov	r1, r6
 800aa5e:	4648      	mov	r0, r9
 800aa60:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa62:	f000 fd4e 	bl	800b502 <_Bfree>
 800aa66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aa68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa6a:	9e07      	ldr	r6, [sp, #28]
 800aa6c:	ea43 0102 	orr.w	r1, r3, r2
 800aa70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa72:	430b      	orrs	r3, r1
 800aa74:	d10f      	bne.n	800aa96 <_dtoa_r+0xa16>
 800aa76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa7a:	d028      	beq.n	800aace <_dtoa_r+0xa4e>
 800aa7c:	9b08      	ldr	r3, [sp, #32]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	dd02      	ble.n	800aa88 <_dtoa_r+0xa08>
 800aa82:	9b04      	ldr	r3, [sp, #16]
 800aa84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aa88:	f88b a000 	strb.w	sl, [fp]
 800aa8c:	e77d      	b.n	800a98a <_dtoa_r+0x90a>
 800aa8e:	4628      	mov	r0, r5
 800aa90:	e7bc      	b.n	800aa0c <_dtoa_r+0x98c>
 800aa92:	2201      	movs	r2, #1
 800aa94:	e7e2      	b.n	800aa5c <_dtoa_r+0x9dc>
 800aa96:	9b08      	ldr	r3, [sp, #32]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	db04      	blt.n	800aaa6 <_dtoa_r+0xa26>
 800aa9c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800aa9e:	430b      	orrs	r3, r1
 800aaa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aaa2:	430b      	orrs	r3, r1
 800aaa4:	d120      	bne.n	800aae8 <_dtoa_r+0xa68>
 800aaa6:	2a00      	cmp	r2, #0
 800aaa8:	ddee      	ble.n	800aa88 <_dtoa_r+0xa08>
 800aaaa:	4641      	mov	r1, r8
 800aaac:	2201      	movs	r2, #1
 800aaae:	4648      	mov	r0, r9
 800aab0:	f000 fec2 	bl	800b838 <__lshift>
 800aab4:	4621      	mov	r1, r4
 800aab6:	4680      	mov	r8, r0
 800aab8:	f000 ff2a 	bl	800b910 <__mcmp>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	dc03      	bgt.n	800aac8 <_dtoa_r+0xa48>
 800aac0:	d1e2      	bne.n	800aa88 <_dtoa_r+0xa08>
 800aac2:	f01a 0f01 	tst.w	sl, #1
 800aac6:	d0df      	beq.n	800aa88 <_dtoa_r+0xa08>
 800aac8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aacc:	d1d9      	bne.n	800aa82 <_dtoa_r+0xa02>
 800aace:	2339      	movs	r3, #57	; 0x39
 800aad0:	f88b 3000 	strb.w	r3, [fp]
 800aad4:	4633      	mov	r3, r6
 800aad6:	461e      	mov	r6, r3
 800aad8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aadc:	3b01      	subs	r3, #1
 800aade:	2a39      	cmp	r2, #57	; 0x39
 800aae0:	d06a      	beq.n	800abb8 <_dtoa_r+0xb38>
 800aae2:	3201      	adds	r2, #1
 800aae4:	701a      	strb	r2, [r3, #0]
 800aae6:	e750      	b.n	800a98a <_dtoa_r+0x90a>
 800aae8:	2a00      	cmp	r2, #0
 800aaea:	dd07      	ble.n	800aafc <_dtoa_r+0xa7c>
 800aaec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aaf0:	d0ed      	beq.n	800aace <_dtoa_r+0xa4e>
 800aaf2:	f10a 0301 	add.w	r3, sl, #1
 800aaf6:	f88b 3000 	strb.w	r3, [fp]
 800aafa:	e746      	b.n	800a98a <_dtoa_r+0x90a>
 800aafc:	9b07      	ldr	r3, [sp, #28]
 800aafe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab00:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d041      	beq.n	800ab8c <_dtoa_r+0xb0c>
 800ab08:	4641      	mov	r1, r8
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	220a      	movs	r2, #10
 800ab0e:	4648      	mov	r0, r9
 800ab10:	f000 fd00 	bl	800b514 <__multadd>
 800ab14:	42af      	cmp	r7, r5
 800ab16:	4680      	mov	r8, r0
 800ab18:	f04f 0300 	mov.w	r3, #0
 800ab1c:	f04f 020a 	mov.w	r2, #10
 800ab20:	4639      	mov	r1, r7
 800ab22:	4648      	mov	r0, r9
 800ab24:	d107      	bne.n	800ab36 <_dtoa_r+0xab6>
 800ab26:	f000 fcf5 	bl	800b514 <__multadd>
 800ab2a:	4607      	mov	r7, r0
 800ab2c:	4605      	mov	r5, r0
 800ab2e:	9b07      	ldr	r3, [sp, #28]
 800ab30:	3301      	adds	r3, #1
 800ab32:	9307      	str	r3, [sp, #28]
 800ab34:	e776      	b.n	800aa24 <_dtoa_r+0x9a4>
 800ab36:	f000 fced 	bl	800b514 <__multadd>
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	4607      	mov	r7, r0
 800ab3e:	2300      	movs	r3, #0
 800ab40:	220a      	movs	r2, #10
 800ab42:	4648      	mov	r0, r9
 800ab44:	f000 fce6 	bl	800b514 <__multadd>
 800ab48:	4605      	mov	r5, r0
 800ab4a:	e7f0      	b.n	800ab2e <_dtoa_r+0xaae>
 800ab4c:	9b07      	ldr	r3, [sp, #28]
 800ab4e:	9304      	str	r3, [sp, #16]
 800ab50:	9e06      	ldr	r6, [sp, #24]
 800ab52:	4621      	mov	r1, r4
 800ab54:	4640      	mov	r0, r8
 800ab56:	f7ff fa05 	bl	8009f64 <quorem>
 800ab5a:	9b06      	ldr	r3, [sp, #24]
 800ab5c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ab60:	f806 ab01 	strb.w	sl, [r6], #1
 800ab64:	1af2      	subs	r2, r6, r3
 800ab66:	9b04      	ldr	r3, [sp, #16]
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	dd07      	ble.n	800ab7c <_dtoa_r+0xafc>
 800ab6c:	4641      	mov	r1, r8
 800ab6e:	2300      	movs	r3, #0
 800ab70:	220a      	movs	r2, #10
 800ab72:	4648      	mov	r0, r9
 800ab74:	f000 fcce 	bl	800b514 <__multadd>
 800ab78:	4680      	mov	r8, r0
 800ab7a:	e7ea      	b.n	800ab52 <_dtoa_r+0xad2>
 800ab7c:	9b04      	ldr	r3, [sp, #16]
 800ab7e:	2700      	movs	r7, #0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	bfcc      	ite	gt
 800ab84:	461e      	movgt	r6, r3
 800ab86:	2601      	movle	r6, #1
 800ab88:	9b06      	ldr	r3, [sp, #24]
 800ab8a:	441e      	add	r6, r3
 800ab8c:	4641      	mov	r1, r8
 800ab8e:	2201      	movs	r2, #1
 800ab90:	4648      	mov	r0, r9
 800ab92:	f000 fe51 	bl	800b838 <__lshift>
 800ab96:	4621      	mov	r1, r4
 800ab98:	4680      	mov	r8, r0
 800ab9a:	f000 feb9 	bl	800b910 <__mcmp>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	dc98      	bgt.n	800aad4 <_dtoa_r+0xa54>
 800aba2:	d102      	bne.n	800abaa <_dtoa_r+0xb2a>
 800aba4:	f01a 0f01 	tst.w	sl, #1
 800aba8:	d194      	bne.n	800aad4 <_dtoa_r+0xa54>
 800abaa:	4633      	mov	r3, r6
 800abac:	461e      	mov	r6, r3
 800abae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abb2:	2a30      	cmp	r2, #48	; 0x30
 800abb4:	d0fa      	beq.n	800abac <_dtoa_r+0xb2c>
 800abb6:	e6e8      	b.n	800a98a <_dtoa_r+0x90a>
 800abb8:	9a06      	ldr	r2, [sp, #24]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d18b      	bne.n	800aad6 <_dtoa_r+0xa56>
 800abbe:	9b03      	ldr	r3, [sp, #12]
 800abc0:	3301      	adds	r3, #1
 800abc2:	9303      	str	r3, [sp, #12]
 800abc4:	2331      	movs	r3, #49	; 0x31
 800abc6:	7013      	strb	r3, [r2, #0]
 800abc8:	e6df      	b.n	800a98a <_dtoa_r+0x90a>
 800abca:	4b0a      	ldr	r3, [pc, #40]	; (800abf4 <_dtoa_r+0xb74>)
 800abcc:	f7ff baaa 	b.w	800a124 <_dtoa_r+0xa4>
 800abd0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f47f aa8e 	bne.w	800a0f4 <_dtoa_r+0x74>
 800abd8:	4b07      	ldr	r3, [pc, #28]	; (800abf8 <_dtoa_r+0xb78>)
 800abda:	f7ff baa3 	b.w	800a124 <_dtoa_r+0xa4>
 800abde:	9b04      	ldr	r3, [sp, #16]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	dcb5      	bgt.n	800ab50 <_dtoa_r+0xad0>
 800abe4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	f73f aebb 	bgt.w	800a962 <_dtoa_r+0x8e2>
 800abec:	e7b0      	b.n	800ab50 <_dtoa_r+0xad0>
 800abee:	bf00      	nop
 800abf0:	0800eb49 	.word	0x0800eb49
 800abf4:	0800eafa 	.word	0x0800eafa
 800abf8:	0800eb40 	.word	0x0800eb40

0800abfc <__sflush_r>:
 800abfc:	898b      	ldrh	r3, [r1, #12]
 800abfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac02:	4605      	mov	r5, r0
 800ac04:	0718      	lsls	r0, r3, #28
 800ac06:	460c      	mov	r4, r1
 800ac08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac0c:	d45f      	bmi.n	800acce <__sflush_r+0xd2>
 800ac0e:	684b      	ldr	r3, [r1, #4]
 800ac10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	818a      	strh	r2, [r1, #12]
 800ac18:	dc05      	bgt.n	800ac26 <__sflush_r+0x2a>
 800ac1a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	dc02      	bgt.n	800ac26 <__sflush_r+0x2a>
 800ac20:	2000      	movs	r0, #0
 800ac22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac28:	2e00      	cmp	r6, #0
 800ac2a:	d0f9      	beq.n	800ac20 <__sflush_r+0x24>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac32:	682f      	ldr	r7, [r5, #0]
 800ac34:	602b      	str	r3, [r5, #0]
 800ac36:	d036      	beq.n	800aca6 <__sflush_r+0xaa>
 800ac38:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	075a      	lsls	r2, r3, #29
 800ac3e:	d505      	bpl.n	800ac4c <__sflush_r+0x50>
 800ac40:	6863      	ldr	r3, [r4, #4]
 800ac42:	1ac0      	subs	r0, r0, r3
 800ac44:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ac46:	b10b      	cbz	r3, 800ac4c <__sflush_r+0x50>
 800ac48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac4a:	1ac0      	subs	r0, r0, r3
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4602      	mov	r2, r0
 800ac50:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac52:	4628      	mov	r0, r5
 800ac54:	69e1      	ldr	r1, [r4, #28]
 800ac56:	47b0      	blx	r6
 800ac58:	1c43      	adds	r3, r0, #1
 800ac5a:	89a3      	ldrh	r3, [r4, #12]
 800ac5c:	d106      	bne.n	800ac6c <__sflush_r+0x70>
 800ac5e:	6829      	ldr	r1, [r5, #0]
 800ac60:	291d      	cmp	r1, #29
 800ac62:	d830      	bhi.n	800acc6 <__sflush_r+0xca>
 800ac64:	4a2b      	ldr	r2, [pc, #172]	; (800ad14 <__sflush_r+0x118>)
 800ac66:	40ca      	lsrs	r2, r1
 800ac68:	07d6      	lsls	r6, r2, #31
 800ac6a:	d52c      	bpl.n	800acc6 <__sflush_r+0xca>
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac72:	b21b      	sxth	r3, r3
 800ac74:	6062      	str	r2, [r4, #4]
 800ac76:	6922      	ldr	r2, [r4, #16]
 800ac78:	04d9      	lsls	r1, r3, #19
 800ac7a:	81a3      	strh	r3, [r4, #12]
 800ac7c:	6022      	str	r2, [r4, #0]
 800ac7e:	d504      	bpl.n	800ac8a <__sflush_r+0x8e>
 800ac80:	1c42      	adds	r2, r0, #1
 800ac82:	d101      	bne.n	800ac88 <__sflush_r+0x8c>
 800ac84:	682b      	ldr	r3, [r5, #0]
 800ac86:	b903      	cbnz	r3, 800ac8a <__sflush_r+0x8e>
 800ac88:	6520      	str	r0, [r4, #80]	; 0x50
 800ac8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ac8c:	602f      	str	r7, [r5, #0]
 800ac8e:	2900      	cmp	r1, #0
 800ac90:	d0c6      	beq.n	800ac20 <__sflush_r+0x24>
 800ac92:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ac96:	4299      	cmp	r1, r3
 800ac98:	d002      	beq.n	800aca0 <__sflush_r+0xa4>
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	f000 f938 	bl	800af10 <_free_r>
 800aca0:	2000      	movs	r0, #0
 800aca2:	6320      	str	r0, [r4, #48]	; 0x30
 800aca4:	e7bd      	b.n	800ac22 <__sflush_r+0x26>
 800aca6:	69e1      	ldr	r1, [r4, #28]
 800aca8:	2301      	movs	r3, #1
 800acaa:	4628      	mov	r0, r5
 800acac:	47b0      	blx	r6
 800acae:	1c41      	adds	r1, r0, #1
 800acb0:	d1c3      	bne.n	800ac3a <__sflush_r+0x3e>
 800acb2:	682b      	ldr	r3, [r5, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d0c0      	beq.n	800ac3a <__sflush_r+0x3e>
 800acb8:	2b1d      	cmp	r3, #29
 800acba:	d001      	beq.n	800acc0 <__sflush_r+0xc4>
 800acbc:	2b16      	cmp	r3, #22
 800acbe:	d101      	bne.n	800acc4 <__sflush_r+0xc8>
 800acc0:	602f      	str	r7, [r5, #0]
 800acc2:	e7ad      	b.n	800ac20 <__sflush_r+0x24>
 800acc4:	89a3      	ldrh	r3, [r4, #12]
 800acc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acca:	81a3      	strh	r3, [r4, #12]
 800accc:	e7a9      	b.n	800ac22 <__sflush_r+0x26>
 800acce:	690f      	ldr	r7, [r1, #16]
 800acd0:	2f00      	cmp	r7, #0
 800acd2:	d0a5      	beq.n	800ac20 <__sflush_r+0x24>
 800acd4:	079b      	lsls	r3, r3, #30
 800acd6:	bf18      	it	ne
 800acd8:	2300      	movne	r3, #0
 800acda:	680e      	ldr	r6, [r1, #0]
 800acdc:	bf08      	it	eq
 800acde:	694b      	ldreq	r3, [r1, #20]
 800ace0:	eba6 0807 	sub.w	r8, r6, r7
 800ace4:	600f      	str	r7, [r1, #0]
 800ace6:	608b      	str	r3, [r1, #8]
 800ace8:	f1b8 0f00 	cmp.w	r8, #0
 800acec:	dd98      	ble.n	800ac20 <__sflush_r+0x24>
 800acee:	4643      	mov	r3, r8
 800acf0:	463a      	mov	r2, r7
 800acf2:	4628      	mov	r0, r5
 800acf4:	69e1      	ldr	r1, [r4, #28]
 800acf6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800acf8:	47b0      	blx	r6
 800acfa:	2800      	cmp	r0, #0
 800acfc:	dc06      	bgt.n	800ad0c <__sflush_r+0x110>
 800acfe:	89a3      	ldrh	r3, [r4, #12]
 800ad00:	f04f 30ff 	mov.w	r0, #4294967295
 800ad04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad08:	81a3      	strh	r3, [r4, #12]
 800ad0a:	e78a      	b.n	800ac22 <__sflush_r+0x26>
 800ad0c:	4407      	add	r7, r0
 800ad0e:	eba8 0800 	sub.w	r8, r8, r0
 800ad12:	e7e9      	b.n	800ace8 <__sflush_r+0xec>
 800ad14:	20400001 	.word	0x20400001

0800ad18 <_fflush_r>:
 800ad18:	b538      	push	{r3, r4, r5, lr}
 800ad1a:	460c      	mov	r4, r1
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	b118      	cbz	r0, 800ad28 <_fflush_r+0x10>
 800ad20:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ad22:	b90b      	cbnz	r3, 800ad28 <_fflush_r+0x10>
 800ad24:	f000 f864 	bl	800adf0 <__sinit>
 800ad28:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800ad2c:	b1b8      	cbz	r0, 800ad5e <_fflush_r+0x46>
 800ad2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad30:	07db      	lsls	r3, r3, #31
 800ad32:	d404      	bmi.n	800ad3e <_fflush_r+0x26>
 800ad34:	0581      	lsls	r1, r0, #22
 800ad36:	d402      	bmi.n	800ad3e <_fflush_r+0x26>
 800ad38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad3a:	f000 fb19 	bl	800b370 <__retarget_lock_acquire_recursive>
 800ad3e:	4628      	mov	r0, r5
 800ad40:	4621      	mov	r1, r4
 800ad42:	f7ff ff5b 	bl	800abfc <__sflush_r>
 800ad46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad48:	4605      	mov	r5, r0
 800ad4a:	07da      	lsls	r2, r3, #31
 800ad4c:	d405      	bmi.n	800ad5a <_fflush_r+0x42>
 800ad4e:	89a3      	ldrh	r3, [r4, #12]
 800ad50:	059b      	lsls	r3, r3, #22
 800ad52:	d402      	bmi.n	800ad5a <_fflush_r+0x42>
 800ad54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad56:	f000 fb0c 	bl	800b372 <__retarget_lock_release_recursive>
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	bd38      	pop	{r3, r4, r5, pc}
 800ad5e:	4605      	mov	r5, r0
 800ad60:	e7fb      	b.n	800ad5a <_fflush_r+0x42>
	...

0800ad64 <std>:
 800ad64:	2300      	movs	r3, #0
 800ad66:	b510      	push	{r4, lr}
 800ad68:	4604      	mov	r4, r0
 800ad6a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad72:	6083      	str	r3, [r0, #8]
 800ad74:	8181      	strh	r1, [r0, #12]
 800ad76:	6643      	str	r3, [r0, #100]	; 0x64
 800ad78:	81c2      	strh	r2, [r0, #14]
 800ad7a:	6183      	str	r3, [r0, #24]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	2208      	movs	r2, #8
 800ad80:	305c      	adds	r0, #92	; 0x5c
 800ad82:	f7fc fad7 	bl	8007334 <memset>
 800ad86:	4b07      	ldr	r3, [pc, #28]	; (800ada4 <std+0x40>)
 800ad88:	61e4      	str	r4, [r4, #28]
 800ad8a:	6223      	str	r3, [r4, #32]
 800ad8c:	4b06      	ldr	r3, [pc, #24]	; (800ada8 <std+0x44>)
 800ad8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad92:	6263      	str	r3, [r4, #36]	; 0x24
 800ad94:	4b05      	ldr	r3, [pc, #20]	; (800adac <std+0x48>)
 800ad96:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad98:	4b05      	ldr	r3, [pc, #20]	; (800adb0 <std+0x4c>)
 800ad9a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ada0:	f000 bae4 	b.w	800b36c <__retarget_lock_init_recursive>
 800ada4:	0800bedd 	.word	0x0800bedd
 800ada8:	0800beff 	.word	0x0800beff
 800adac:	0800bf37 	.word	0x0800bf37
 800adb0:	0800bf5b 	.word	0x0800bf5b

0800adb4 <_cleanup_r>:
 800adb4:	4901      	ldr	r1, [pc, #4]	; (800adbc <_cleanup_r+0x8>)
 800adb6:	f000 bab5 	b.w	800b324 <_fwalk_reent>
 800adba:	bf00      	nop
 800adbc:	0800cc55 	.word	0x0800cc55

0800adc0 <__sfp_lock_acquire>:
 800adc0:	4801      	ldr	r0, [pc, #4]	; (800adc8 <__sfp_lock_acquire+0x8>)
 800adc2:	f000 bad5 	b.w	800b370 <__retarget_lock_acquire_recursive>
 800adc6:	bf00      	nop
 800adc8:	2000181c 	.word	0x2000181c

0800adcc <__sfp_lock_release>:
 800adcc:	4801      	ldr	r0, [pc, #4]	; (800add4 <__sfp_lock_release+0x8>)
 800adce:	f000 bad0 	b.w	800b372 <__retarget_lock_release_recursive>
 800add2:	bf00      	nop
 800add4:	2000181c 	.word	0x2000181c

0800add8 <__sinit_lock_acquire>:
 800add8:	4801      	ldr	r0, [pc, #4]	; (800ade0 <__sinit_lock_acquire+0x8>)
 800adda:	f000 bac9 	b.w	800b370 <__retarget_lock_acquire_recursive>
 800adde:	bf00      	nop
 800ade0:	20001817 	.word	0x20001817

0800ade4 <__sinit_lock_release>:
 800ade4:	4801      	ldr	r0, [pc, #4]	; (800adec <__sinit_lock_release+0x8>)
 800ade6:	f000 bac4 	b.w	800b372 <__retarget_lock_release_recursive>
 800adea:	bf00      	nop
 800adec:	20001817 	.word	0x20001817

0800adf0 <__sinit>:
 800adf0:	b510      	push	{r4, lr}
 800adf2:	4604      	mov	r4, r0
 800adf4:	f7ff fff0 	bl	800add8 <__sinit_lock_acquire>
 800adf8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800adfa:	b11a      	cbz	r2, 800ae04 <__sinit+0x14>
 800adfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae00:	f7ff bff0 	b.w	800ade4 <__sinit_lock_release>
 800ae04:	4b0d      	ldr	r3, [pc, #52]	; (800ae3c <__sinit+0x4c>)
 800ae06:	2104      	movs	r1, #4
 800ae08:	63e3      	str	r3, [r4, #60]	; 0x3c
 800ae0a:	2303      	movs	r3, #3
 800ae0c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800ae10:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800ae14:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800ae18:	6860      	ldr	r0, [r4, #4]
 800ae1a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800ae1e:	f7ff ffa1 	bl	800ad64 <std>
 800ae22:	2201      	movs	r2, #1
 800ae24:	2109      	movs	r1, #9
 800ae26:	68a0      	ldr	r0, [r4, #8]
 800ae28:	f7ff ff9c 	bl	800ad64 <std>
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	2112      	movs	r1, #18
 800ae30:	68e0      	ldr	r0, [r4, #12]
 800ae32:	f7ff ff97 	bl	800ad64 <std>
 800ae36:	2301      	movs	r3, #1
 800ae38:	63a3      	str	r3, [r4, #56]	; 0x38
 800ae3a:	e7df      	b.n	800adfc <__sinit+0xc>
 800ae3c:	0800adb5 	.word	0x0800adb5

0800ae40 <__libc_fini_array>:
 800ae40:	b538      	push	{r3, r4, r5, lr}
 800ae42:	4d07      	ldr	r5, [pc, #28]	; (800ae60 <__libc_fini_array+0x20>)
 800ae44:	4c07      	ldr	r4, [pc, #28]	; (800ae64 <__libc_fini_array+0x24>)
 800ae46:	1b64      	subs	r4, r4, r5
 800ae48:	10a4      	asrs	r4, r4, #2
 800ae4a:	b91c      	cbnz	r4, 800ae54 <__libc_fini_array+0x14>
 800ae4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae50:	f002 b960 	b.w	800d114 <_fini>
 800ae54:	3c01      	subs	r4, #1
 800ae56:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ae5a:	4798      	blx	r3
 800ae5c:	e7f5      	b.n	800ae4a <__libc_fini_array+0xa>
 800ae5e:	bf00      	nop
 800ae60:	0800ee94 	.word	0x0800ee94
 800ae64:	0800ee98 	.word	0x0800ee98

0800ae68 <_malloc_trim_r>:
 800ae68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6c:	4606      	mov	r6, r0
 800ae6e:	2008      	movs	r0, #8
 800ae70:	460c      	mov	r4, r1
 800ae72:	f7fd fd67 	bl	8008944 <sysconf>
 800ae76:	4680      	mov	r8, r0
 800ae78:	4f22      	ldr	r7, [pc, #136]	; (800af04 <_malloc_trim_r+0x9c>)
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	f7fc fa62 	bl	8007344 <__malloc_lock>
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	685d      	ldr	r5, [r3, #4]
 800ae84:	f025 0503 	bic.w	r5, r5, #3
 800ae88:	1b2c      	subs	r4, r5, r4
 800ae8a:	3c11      	subs	r4, #17
 800ae8c:	4444      	add	r4, r8
 800ae8e:	fbb4 f4f8 	udiv	r4, r4, r8
 800ae92:	3c01      	subs	r4, #1
 800ae94:	fb08 f404 	mul.w	r4, r8, r4
 800ae98:	45a0      	cmp	r8, r4
 800ae9a:	dd05      	ble.n	800aea8 <_malloc_trim_r+0x40>
 800ae9c:	4630      	mov	r0, r6
 800ae9e:	f7fc fa57 	bl	8007350 <__malloc_unlock>
 800aea2:	2000      	movs	r0, #0
 800aea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aea8:	2100      	movs	r1, #0
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f7f7 fef0 	bl	8002c90 <_sbrk_r>
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	442b      	add	r3, r5
 800aeb4:	4298      	cmp	r0, r3
 800aeb6:	d1f1      	bne.n	800ae9c <_malloc_trim_r+0x34>
 800aeb8:	4630      	mov	r0, r6
 800aeba:	4261      	negs	r1, r4
 800aebc:	f7f7 fee8 	bl	8002c90 <_sbrk_r>
 800aec0:	3001      	adds	r0, #1
 800aec2:	d110      	bne.n	800aee6 <_malloc_trim_r+0x7e>
 800aec4:	2100      	movs	r1, #0
 800aec6:	4630      	mov	r0, r6
 800aec8:	f7f7 fee2 	bl	8002c90 <_sbrk_r>
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	1a83      	subs	r3, r0, r2
 800aed0:	2b0f      	cmp	r3, #15
 800aed2:	dde3      	ble.n	800ae9c <_malloc_trim_r+0x34>
 800aed4:	490c      	ldr	r1, [pc, #48]	; (800af08 <_malloc_trim_r+0xa0>)
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	6809      	ldr	r1, [r1, #0]
 800aedc:	6053      	str	r3, [r2, #4]
 800aede:	1a40      	subs	r0, r0, r1
 800aee0:	490a      	ldr	r1, [pc, #40]	; (800af0c <_malloc_trim_r+0xa4>)
 800aee2:	6008      	str	r0, [r1, #0]
 800aee4:	e7da      	b.n	800ae9c <_malloc_trim_r+0x34>
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	4a08      	ldr	r2, [pc, #32]	; (800af0c <_malloc_trim_r+0xa4>)
 800aeea:	1b2d      	subs	r5, r5, r4
 800aeec:	f045 0501 	orr.w	r5, r5, #1
 800aef0:	605d      	str	r5, [r3, #4]
 800aef2:	6813      	ldr	r3, [r2, #0]
 800aef4:	4630      	mov	r0, r6
 800aef6:	1b1c      	subs	r4, r3, r4
 800aef8:	6014      	str	r4, [r2, #0]
 800aefa:	f7fc fa29 	bl	8007350 <__malloc_unlock>
 800aefe:	2001      	movs	r0, #1
 800af00:	e7d0      	b.n	800aea4 <_malloc_trim_r+0x3c>
 800af02:	bf00      	nop
 800af04:	200004b8 	.word	0x200004b8
 800af08:	200008c0 	.word	0x200008c0
 800af0c:	20001030 	.word	0x20001030

0800af10 <_free_r>:
 800af10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af12:	4605      	mov	r5, r0
 800af14:	460f      	mov	r7, r1
 800af16:	2900      	cmp	r1, #0
 800af18:	f000 80b1 	beq.w	800b07e <_free_r+0x16e>
 800af1c:	f7fc fa12 	bl	8007344 <__malloc_lock>
 800af20:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800af24:	4856      	ldr	r0, [pc, #344]	; (800b080 <_free_r+0x170>)
 800af26:	f022 0401 	bic.w	r4, r2, #1
 800af2a:	f1a7 0308 	sub.w	r3, r7, #8
 800af2e:	eb03 0c04 	add.w	ip, r3, r4
 800af32:	6881      	ldr	r1, [r0, #8]
 800af34:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800af38:	4561      	cmp	r1, ip
 800af3a:	f026 0603 	bic.w	r6, r6, #3
 800af3e:	f002 0201 	and.w	r2, r2, #1
 800af42:	d11b      	bne.n	800af7c <_free_r+0x6c>
 800af44:	4434      	add	r4, r6
 800af46:	b93a      	cbnz	r2, 800af58 <_free_r+0x48>
 800af48:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800af4c:	1a9b      	subs	r3, r3, r2
 800af4e:	4414      	add	r4, r2
 800af50:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800af54:	60ca      	str	r2, [r1, #12]
 800af56:	6091      	str	r1, [r2, #8]
 800af58:	f044 0201 	orr.w	r2, r4, #1
 800af5c:	605a      	str	r2, [r3, #4]
 800af5e:	6083      	str	r3, [r0, #8]
 800af60:	4b48      	ldr	r3, [pc, #288]	; (800b084 <_free_r+0x174>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	42a3      	cmp	r3, r4
 800af66:	d804      	bhi.n	800af72 <_free_r+0x62>
 800af68:	4b47      	ldr	r3, [pc, #284]	; (800b088 <_free_r+0x178>)
 800af6a:	4628      	mov	r0, r5
 800af6c:	6819      	ldr	r1, [r3, #0]
 800af6e:	f7ff ff7b 	bl	800ae68 <_malloc_trim_r>
 800af72:	4628      	mov	r0, r5
 800af74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af78:	f7fc b9ea 	b.w	8007350 <__malloc_unlock>
 800af7c:	f8cc 6004 	str.w	r6, [ip, #4]
 800af80:	2a00      	cmp	r2, #0
 800af82:	d138      	bne.n	800aff6 <_free_r+0xe6>
 800af84:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800af88:	f100 0708 	add.w	r7, r0, #8
 800af8c:	1a5b      	subs	r3, r3, r1
 800af8e:	440c      	add	r4, r1
 800af90:	6899      	ldr	r1, [r3, #8]
 800af92:	42b9      	cmp	r1, r7
 800af94:	d031      	beq.n	800affa <_free_r+0xea>
 800af96:	68df      	ldr	r7, [r3, #12]
 800af98:	60cf      	str	r7, [r1, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	eb0c 0106 	add.w	r1, ip, r6
 800afa0:	6849      	ldr	r1, [r1, #4]
 800afa2:	07c9      	lsls	r1, r1, #31
 800afa4:	d40b      	bmi.n	800afbe <_free_r+0xae>
 800afa6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800afaa:	4434      	add	r4, r6
 800afac:	bb3a      	cbnz	r2, 800affe <_free_r+0xee>
 800afae:	4e37      	ldr	r6, [pc, #220]	; (800b08c <_free_r+0x17c>)
 800afb0:	42b1      	cmp	r1, r6
 800afb2:	d124      	bne.n	800affe <_free_r+0xee>
 800afb4:	2201      	movs	r2, #1
 800afb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afba:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800afbe:	f044 0101 	orr.w	r1, r4, #1
 800afc2:	6059      	str	r1, [r3, #4]
 800afc4:	511c      	str	r4, [r3, r4]
 800afc6:	2a00      	cmp	r2, #0
 800afc8:	d1d3      	bne.n	800af72 <_free_r+0x62>
 800afca:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800afce:	d21b      	bcs.n	800b008 <_free_r+0xf8>
 800afd0:	0961      	lsrs	r1, r4, #5
 800afd2:	08e2      	lsrs	r2, r4, #3
 800afd4:	2401      	movs	r4, #1
 800afd6:	408c      	lsls	r4, r1
 800afd8:	6841      	ldr	r1, [r0, #4]
 800afda:	3201      	adds	r2, #1
 800afdc:	430c      	orrs	r4, r1
 800afde:	6044      	str	r4, [r0, #4]
 800afe0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800afe4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800afe8:	3908      	subs	r1, #8
 800afea:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800afee:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800aff2:	60e3      	str	r3, [r4, #12]
 800aff4:	e7bd      	b.n	800af72 <_free_r+0x62>
 800aff6:	2200      	movs	r2, #0
 800aff8:	e7d0      	b.n	800af9c <_free_r+0x8c>
 800affa:	2201      	movs	r2, #1
 800affc:	e7ce      	b.n	800af9c <_free_r+0x8c>
 800affe:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800b002:	60ce      	str	r6, [r1, #12]
 800b004:	60b1      	str	r1, [r6, #8]
 800b006:	e7da      	b.n	800afbe <_free_r+0xae>
 800b008:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800b00c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800b010:	d214      	bcs.n	800b03c <_free_r+0x12c>
 800b012:	09a2      	lsrs	r2, r4, #6
 800b014:	3238      	adds	r2, #56	; 0x38
 800b016:	1c51      	adds	r1, r2, #1
 800b018:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800b01c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800b020:	428e      	cmp	r6, r1
 800b022:	d125      	bne.n	800b070 <_free_r+0x160>
 800b024:	2401      	movs	r4, #1
 800b026:	1092      	asrs	r2, r2, #2
 800b028:	fa04 f202 	lsl.w	r2, r4, r2
 800b02c:	6844      	ldr	r4, [r0, #4]
 800b02e:	4322      	orrs	r2, r4
 800b030:	6042      	str	r2, [r0, #4]
 800b032:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800b036:	60b3      	str	r3, [r6, #8]
 800b038:	60cb      	str	r3, [r1, #12]
 800b03a:	e79a      	b.n	800af72 <_free_r+0x62>
 800b03c:	2a14      	cmp	r2, #20
 800b03e:	d801      	bhi.n	800b044 <_free_r+0x134>
 800b040:	325b      	adds	r2, #91	; 0x5b
 800b042:	e7e8      	b.n	800b016 <_free_r+0x106>
 800b044:	2a54      	cmp	r2, #84	; 0x54
 800b046:	d802      	bhi.n	800b04e <_free_r+0x13e>
 800b048:	0b22      	lsrs	r2, r4, #12
 800b04a:	326e      	adds	r2, #110	; 0x6e
 800b04c:	e7e3      	b.n	800b016 <_free_r+0x106>
 800b04e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b052:	d802      	bhi.n	800b05a <_free_r+0x14a>
 800b054:	0be2      	lsrs	r2, r4, #15
 800b056:	3277      	adds	r2, #119	; 0x77
 800b058:	e7dd      	b.n	800b016 <_free_r+0x106>
 800b05a:	f240 5154 	movw	r1, #1364	; 0x554
 800b05e:	428a      	cmp	r2, r1
 800b060:	bf96      	itet	ls
 800b062:	0ca2      	lsrls	r2, r4, #18
 800b064:	227e      	movhi	r2, #126	; 0x7e
 800b066:	327c      	addls	r2, #124	; 0x7c
 800b068:	e7d5      	b.n	800b016 <_free_r+0x106>
 800b06a:	6889      	ldr	r1, [r1, #8]
 800b06c:	428e      	cmp	r6, r1
 800b06e:	d004      	beq.n	800b07a <_free_r+0x16a>
 800b070:	684a      	ldr	r2, [r1, #4]
 800b072:	f022 0203 	bic.w	r2, r2, #3
 800b076:	42a2      	cmp	r2, r4
 800b078:	d8f7      	bhi.n	800b06a <_free_r+0x15a>
 800b07a:	68ce      	ldr	r6, [r1, #12]
 800b07c:	e7d9      	b.n	800b032 <_free_r+0x122>
 800b07e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b080:	200004b8 	.word	0x200004b8
 800b084:	200008c4 	.word	0x200008c4
 800b088:	20001060 	.word	0x20001060
 800b08c:	200004c0 	.word	0x200004c0

0800b090 <__sfvwrite_r>:
 800b090:	6893      	ldr	r3, [r2, #8]
 800b092:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b096:	4606      	mov	r6, r0
 800b098:	460c      	mov	r4, r1
 800b09a:	4690      	mov	r8, r2
 800b09c:	b91b      	cbnz	r3, 800b0a6 <__sfvwrite_r+0x16>
 800b09e:	2000      	movs	r0, #0
 800b0a0:	b003      	add	sp, #12
 800b0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a6:	898b      	ldrh	r3, [r1, #12]
 800b0a8:	0718      	lsls	r0, r3, #28
 800b0aa:	d550      	bpl.n	800b14e <__sfvwrite_r+0xbe>
 800b0ac:	690b      	ldr	r3, [r1, #16]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d04d      	beq.n	800b14e <__sfvwrite_r+0xbe>
 800b0b2:	89a3      	ldrh	r3, [r4, #12]
 800b0b4:	f8d8 7000 	ldr.w	r7, [r8]
 800b0b8:	f013 0902 	ands.w	r9, r3, #2
 800b0bc:	d16c      	bne.n	800b198 <__sfvwrite_r+0x108>
 800b0be:	f013 0301 	ands.w	r3, r3, #1
 800b0c2:	f000 809c 	beq.w	800b1fe <__sfvwrite_r+0x16e>
 800b0c6:	4648      	mov	r0, r9
 800b0c8:	46ca      	mov	sl, r9
 800b0ca:	46cb      	mov	fp, r9
 800b0cc:	f1bb 0f00 	cmp.w	fp, #0
 800b0d0:	f000 8103 	beq.w	800b2da <__sfvwrite_r+0x24a>
 800b0d4:	b950      	cbnz	r0, 800b0ec <__sfvwrite_r+0x5c>
 800b0d6:	465a      	mov	r2, fp
 800b0d8:	210a      	movs	r1, #10
 800b0da:	4650      	mov	r0, sl
 800b0dc:	f000 f9b6 	bl	800b44c <memchr>
 800b0e0:	2800      	cmp	r0, #0
 800b0e2:	f000 80ff 	beq.w	800b2e4 <__sfvwrite_r+0x254>
 800b0e6:	3001      	adds	r0, #1
 800b0e8:	eba0 090a 	sub.w	r9, r0, sl
 800b0ec:	6820      	ldr	r0, [r4, #0]
 800b0ee:	6921      	ldr	r1, [r4, #16]
 800b0f0:	45d9      	cmp	r9, fp
 800b0f2:	464a      	mov	r2, r9
 800b0f4:	bf28      	it	cs
 800b0f6:	465a      	movcs	r2, fp
 800b0f8:	4288      	cmp	r0, r1
 800b0fa:	6963      	ldr	r3, [r4, #20]
 800b0fc:	f240 80f5 	bls.w	800b2ea <__sfvwrite_r+0x25a>
 800b100:	68a5      	ldr	r5, [r4, #8]
 800b102:	441d      	add	r5, r3
 800b104:	42aa      	cmp	r2, r5
 800b106:	f340 80f0 	ble.w	800b2ea <__sfvwrite_r+0x25a>
 800b10a:	4651      	mov	r1, sl
 800b10c:	462a      	mov	r2, r5
 800b10e:	f000 f9b9 	bl	800b484 <memmove>
 800b112:	6823      	ldr	r3, [r4, #0]
 800b114:	4621      	mov	r1, r4
 800b116:	442b      	add	r3, r5
 800b118:	4630      	mov	r0, r6
 800b11a:	6023      	str	r3, [r4, #0]
 800b11c:	f7ff fdfc 	bl	800ad18 <_fflush_r>
 800b120:	2800      	cmp	r0, #0
 800b122:	d167      	bne.n	800b1f4 <__sfvwrite_r+0x164>
 800b124:	ebb9 0905 	subs.w	r9, r9, r5
 800b128:	f040 80f7 	bne.w	800b31a <__sfvwrite_r+0x28a>
 800b12c:	4621      	mov	r1, r4
 800b12e:	4630      	mov	r0, r6
 800b130:	f7ff fdf2 	bl	800ad18 <_fflush_r>
 800b134:	2800      	cmp	r0, #0
 800b136:	d15d      	bne.n	800b1f4 <__sfvwrite_r+0x164>
 800b138:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b13c:	44aa      	add	sl, r5
 800b13e:	ebab 0b05 	sub.w	fp, fp, r5
 800b142:	1b55      	subs	r5, r2, r5
 800b144:	f8c8 5008 	str.w	r5, [r8, #8]
 800b148:	2d00      	cmp	r5, #0
 800b14a:	d1bf      	bne.n	800b0cc <__sfvwrite_r+0x3c>
 800b14c:	e7a7      	b.n	800b09e <__sfvwrite_r+0xe>
 800b14e:	4621      	mov	r1, r4
 800b150:	4630      	mov	r0, r6
 800b152:	f7fe fe9f 	bl	8009e94 <__swsetup_r>
 800b156:	2800      	cmp	r0, #0
 800b158:	d0ab      	beq.n	800b0b2 <__sfvwrite_r+0x22>
 800b15a:	f04f 30ff 	mov.w	r0, #4294967295
 800b15e:	e79f      	b.n	800b0a0 <__sfvwrite_r+0x10>
 800b160:	e9d7 b900 	ldrd	fp, r9, [r7]
 800b164:	3708      	adds	r7, #8
 800b166:	f1b9 0f00 	cmp.w	r9, #0
 800b16a:	d0f9      	beq.n	800b160 <__sfvwrite_r+0xd0>
 800b16c:	45d1      	cmp	r9, sl
 800b16e:	464b      	mov	r3, r9
 800b170:	465a      	mov	r2, fp
 800b172:	bf28      	it	cs
 800b174:	4653      	movcs	r3, sl
 800b176:	4630      	mov	r0, r6
 800b178:	69e1      	ldr	r1, [r4, #28]
 800b17a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b17c:	47a8      	blx	r5
 800b17e:	2800      	cmp	r0, #0
 800b180:	dd38      	ble.n	800b1f4 <__sfvwrite_r+0x164>
 800b182:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b186:	4483      	add	fp, r0
 800b188:	eba9 0900 	sub.w	r9, r9, r0
 800b18c:	1a18      	subs	r0, r3, r0
 800b18e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b192:	2800      	cmp	r0, #0
 800b194:	d1e7      	bne.n	800b166 <__sfvwrite_r+0xd6>
 800b196:	e782      	b.n	800b09e <__sfvwrite_r+0xe>
 800b198:	f04f 0b00 	mov.w	fp, #0
 800b19c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800b320 <__sfvwrite_r+0x290>
 800b1a0:	46d9      	mov	r9, fp
 800b1a2:	e7e0      	b.n	800b166 <__sfvwrite_r+0xd6>
 800b1a4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800b1a8:	3708      	adds	r7, #8
 800b1aa:	f1ba 0f00 	cmp.w	sl, #0
 800b1ae:	d0f9      	beq.n	800b1a4 <__sfvwrite_r+0x114>
 800b1b0:	89a3      	ldrh	r3, [r4, #12]
 800b1b2:	68a2      	ldr	r2, [r4, #8]
 800b1b4:	0599      	lsls	r1, r3, #22
 800b1b6:	6820      	ldr	r0, [r4, #0]
 800b1b8:	d563      	bpl.n	800b282 <__sfvwrite_r+0x1f2>
 800b1ba:	4552      	cmp	r2, sl
 800b1bc:	d836      	bhi.n	800b22c <__sfvwrite_r+0x19c>
 800b1be:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b1c2:	d033      	beq.n	800b22c <__sfvwrite_r+0x19c>
 800b1c4:	6921      	ldr	r1, [r4, #16]
 800b1c6:	6965      	ldr	r5, [r4, #20]
 800b1c8:	eba0 0b01 	sub.w	fp, r0, r1
 800b1cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1d4:	f10b 0201 	add.w	r2, fp, #1
 800b1d8:	106d      	asrs	r5, r5, #1
 800b1da:	4452      	add	r2, sl
 800b1dc:	4295      	cmp	r5, r2
 800b1de:	bf38      	it	cc
 800b1e0:	4615      	movcc	r5, r2
 800b1e2:	055b      	lsls	r3, r3, #21
 800b1e4:	d53d      	bpl.n	800b262 <__sfvwrite_r+0x1d2>
 800b1e6:	4629      	mov	r1, r5
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f7fb fe61 	bl	8006eb0 <_malloc_r>
 800b1ee:	b948      	cbnz	r0, 800b204 <__sfvwrite_r+0x174>
 800b1f0:	230c      	movs	r3, #12
 800b1f2:	6033      	str	r3, [r6, #0]
 800b1f4:	89a3      	ldrh	r3, [r4, #12]
 800b1f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1fa:	81a3      	strh	r3, [r4, #12]
 800b1fc:	e7ad      	b.n	800b15a <__sfvwrite_r+0xca>
 800b1fe:	4699      	mov	r9, r3
 800b200:	469a      	mov	sl, r3
 800b202:	e7d2      	b.n	800b1aa <__sfvwrite_r+0x11a>
 800b204:	465a      	mov	r2, fp
 800b206:	6921      	ldr	r1, [r4, #16]
 800b208:	9001      	str	r0, [sp, #4]
 800b20a:	f000 f92d 	bl	800b468 <memcpy>
 800b20e:	89a2      	ldrh	r2, [r4, #12]
 800b210:	9b01      	ldr	r3, [sp, #4]
 800b212:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b216:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b21a:	81a2      	strh	r2, [r4, #12]
 800b21c:	4652      	mov	r2, sl
 800b21e:	6123      	str	r3, [r4, #16]
 800b220:	6165      	str	r5, [r4, #20]
 800b222:	445b      	add	r3, fp
 800b224:	eba5 050b 	sub.w	r5, r5, fp
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	60a5      	str	r5, [r4, #8]
 800b22c:	4552      	cmp	r2, sl
 800b22e:	bf28      	it	cs
 800b230:	4652      	movcs	r2, sl
 800b232:	4655      	mov	r5, sl
 800b234:	4649      	mov	r1, r9
 800b236:	6820      	ldr	r0, [r4, #0]
 800b238:	9201      	str	r2, [sp, #4]
 800b23a:	f000 f923 	bl	800b484 <memmove>
 800b23e:	68a3      	ldr	r3, [r4, #8]
 800b240:	9a01      	ldr	r2, [sp, #4]
 800b242:	1a9b      	subs	r3, r3, r2
 800b244:	60a3      	str	r3, [r4, #8]
 800b246:	6823      	ldr	r3, [r4, #0]
 800b248:	441a      	add	r2, r3
 800b24a:	6022      	str	r2, [r4, #0]
 800b24c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b250:	44a9      	add	r9, r5
 800b252:	ebaa 0a05 	sub.w	sl, sl, r5
 800b256:	1b45      	subs	r5, r0, r5
 800b258:	f8c8 5008 	str.w	r5, [r8, #8]
 800b25c:	2d00      	cmp	r5, #0
 800b25e:	d1a4      	bne.n	800b1aa <__sfvwrite_r+0x11a>
 800b260:	e71d      	b.n	800b09e <__sfvwrite_r+0xe>
 800b262:	462a      	mov	r2, r5
 800b264:	4630      	mov	r0, r6
 800b266:	f000 fc5b 	bl	800bb20 <_realloc_r>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d1d5      	bne.n	800b21c <__sfvwrite_r+0x18c>
 800b270:	4630      	mov	r0, r6
 800b272:	6921      	ldr	r1, [r4, #16]
 800b274:	f7ff fe4c 	bl	800af10 <_free_r>
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b27e:	81a3      	strh	r3, [r4, #12]
 800b280:	e7b6      	b.n	800b1f0 <__sfvwrite_r+0x160>
 800b282:	6923      	ldr	r3, [r4, #16]
 800b284:	4283      	cmp	r3, r0
 800b286:	d302      	bcc.n	800b28e <__sfvwrite_r+0x1fe>
 800b288:	6961      	ldr	r1, [r4, #20]
 800b28a:	4551      	cmp	r1, sl
 800b28c:	d915      	bls.n	800b2ba <__sfvwrite_r+0x22a>
 800b28e:	4552      	cmp	r2, sl
 800b290:	bf28      	it	cs
 800b292:	4652      	movcs	r2, sl
 800b294:	4615      	mov	r5, r2
 800b296:	4649      	mov	r1, r9
 800b298:	f000 f8f4 	bl	800b484 <memmove>
 800b29c:	68a3      	ldr	r3, [r4, #8]
 800b29e:	6822      	ldr	r2, [r4, #0]
 800b2a0:	1b5b      	subs	r3, r3, r5
 800b2a2:	442a      	add	r2, r5
 800b2a4:	60a3      	str	r3, [r4, #8]
 800b2a6:	6022      	str	r2, [r4, #0]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1cf      	bne.n	800b24c <__sfvwrite_r+0x1bc>
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	4630      	mov	r0, r6
 800b2b0:	f7ff fd32 	bl	800ad18 <_fflush_r>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d0c9      	beq.n	800b24c <__sfvwrite_r+0x1bc>
 800b2b8:	e79c      	b.n	800b1f4 <__sfvwrite_r+0x164>
 800b2ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b2be:	459a      	cmp	sl, r3
 800b2c0:	bf38      	it	cc
 800b2c2:	4653      	movcc	r3, sl
 800b2c4:	fb93 f3f1 	sdiv	r3, r3, r1
 800b2c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2ca:	434b      	muls	r3, r1
 800b2cc:	464a      	mov	r2, r9
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	69e1      	ldr	r1, [r4, #28]
 800b2d2:	47a8      	blx	r5
 800b2d4:	1e05      	subs	r5, r0, #0
 800b2d6:	dcb9      	bgt.n	800b24c <__sfvwrite_r+0x1bc>
 800b2d8:	e78c      	b.n	800b1f4 <__sfvwrite_r+0x164>
 800b2da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b2de:	2000      	movs	r0, #0
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	e6f3      	b.n	800b0cc <__sfvwrite_r+0x3c>
 800b2e4:	f10b 0901 	add.w	r9, fp, #1
 800b2e8:	e700      	b.n	800b0ec <__sfvwrite_r+0x5c>
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	dc08      	bgt.n	800b300 <__sfvwrite_r+0x270>
 800b2ee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2f0:	4652      	mov	r2, sl
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	69e1      	ldr	r1, [r4, #28]
 800b2f6:	47a8      	blx	r5
 800b2f8:	1e05      	subs	r5, r0, #0
 800b2fa:	f73f af13 	bgt.w	800b124 <__sfvwrite_r+0x94>
 800b2fe:	e779      	b.n	800b1f4 <__sfvwrite_r+0x164>
 800b300:	4651      	mov	r1, sl
 800b302:	9201      	str	r2, [sp, #4]
 800b304:	f000 f8be 	bl	800b484 <memmove>
 800b308:	9a01      	ldr	r2, [sp, #4]
 800b30a:	68a3      	ldr	r3, [r4, #8]
 800b30c:	4615      	mov	r5, r2
 800b30e:	1a9b      	subs	r3, r3, r2
 800b310:	60a3      	str	r3, [r4, #8]
 800b312:	6823      	ldr	r3, [r4, #0]
 800b314:	4413      	add	r3, r2
 800b316:	6023      	str	r3, [r4, #0]
 800b318:	e704      	b.n	800b124 <__sfvwrite_r+0x94>
 800b31a:	2001      	movs	r0, #1
 800b31c:	e70c      	b.n	800b138 <__sfvwrite_r+0xa8>
 800b31e:	bf00      	nop
 800b320:	7ffffc00 	.word	0x7ffffc00

0800b324 <_fwalk_reent>:
 800b324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b328:	4606      	mov	r6, r0
 800b32a:	4688      	mov	r8, r1
 800b32c:	2700      	movs	r7, #0
 800b32e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800b332:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b336:	f1b9 0901 	subs.w	r9, r9, #1
 800b33a:	d505      	bpl.n	800b348 <_fwalk_reent+0x24>
 800b33c:	6824      	ldr	r4, [r4, #0]
 800b33e:	2c00      	cmp	r4, #0
 800b340:	d1f7      	bne.n	800b332 <_fwalk_reent+0xe>
 800b342:	4638      	mov	r0, r7
 800b344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b348:	89ab      	ldrh	r3, [r5, #12]
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d907      	bls.n	800b35e <_fwalk_reent+0x3a>
 800b34e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b352:	3301      	adds	r3, #1
 800b354:	d003      	beq.n	800b35e <_fwalk_reent+0x3a>
 800b356:	4629      	mov	r1, r5
 800b358:	4630      	mov	r0, r6
 800b35a:	47c0      	blx	r8
 800b35c:	4307      	orrs	r7, r0
 800b35e:	3568      	adds	r5, #104	; 0x68
 800b360:	e7e9      	b.n	800b336 <_fwalk_reent+0x12>
	...

0800b364 <_localeconv_r>:
 800b364:	4800      	ldr	r0, [pc, #0]	; (800b368 <_localeconv_r+0x4>)
 800b366:	4770      	bx	lr
 800b368:	200009bc 	.word	0x200009bc

0800b36c <__retarget_lock_init_recursive>:
 800b36c:	4770      	bx	lr

0800b36e <__retarget_lock_close_recursive>:
 800b36e:	4770      	bx	lr

0800b370 <__retarget_lock_acquire_recursive>:
 800b370:	4770      	bx	lr

0800b372 <__retarget_lock_release_recursive>:
 800b372:	4770      	bx	lr

0800b374 <__swhatbuf_r>:
 800b374:	b570      	push	{r4, r5, r6, lr}
 800b376:	460e      	mov	r6, r1
 800b378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b37c:	4614      	mov	r4, r2
 800b37e:	2900      	cmp	r1, #0
 800b380:	461d      	mov	r5, r3
 800b382:	b096      	sub	sp, #88	; 0x58
 800b384:	da09      	bge.n	800b39a <__swhatbuf_r+0x26>
 800b386:	2200      	movs	r2, #0
 800b388:	89b3      	ldrh	r3, [r6, #12]
 800b38a:	602a      	str	r2, [r5, #0]
 800b38c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b390:	d116      	bne.n	800b3c0 <__swhatbuf_r+0x4c>
 800b392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b396:	6023      	str	r3, [r4, #0]
 800b398:	e015      	b.n	800b3c6 <__swhatbuf_r+0x52>
 800b39a:	466a      	mov	r2, sp
 800b39c:	f001 fd2e 	bl	800cdfc <_fstat_r>
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	dbf0      	blt.n	800b386 <__swhatbuf_r+0x12>
 800b3a4:	9a01      	ldr	r2, [sp, #4]
 800b3a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b3aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b3ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b3b2:	425a      	negs	r2, r3
 800b3b4:	415a      	adcs	r2, r3
 800b3b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3ba:	602a      	str	r2, [r5, #0]
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	e002      	b.n	800b3c6 <__swhatbuf_r+0x52>
 800b3c0:	2340      	movs	r3, #64	; 0x40
 800b3c2:	4610      	mov	r0, r2
 800b3c4:	6023      	str	r3, [r4, #0]
 800b3c6:	b016      	add	sp, #88	; 0x58
 800b3c8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b3cc <__smakebuf_r>:
 800b3cc:	898b      	ldrh	r3, [r1, #12]
 800b3ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3d0:	079d      	lsls	r5, r3, #30
 800b3d2:	4606      	mov	r6, r0
 800b3d4:	460c      	mov	r4, r1
 800b3d6:	d507      	bpl.n	800b3e8 <__smakebuf_r+0x1c>
 800b3d8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	6123      	str	r3, [r4, #16]
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	6163      	str	r3, [r4, #20]
 800b3e4:	b002      	add	sp, #8
 800b3e6:	bd70      	pop	{r4, r5, r6, pc}
 800b3e8:	466a      	mov	r2, sp
 800b3ea:	ab01      	add	r3, sp, #4
 800b3ec:	f7ff ffc2 	bl	800b374 <__swhatbuf_r>
 800b3f0:	9900      	ldr	r1, [sp, #0]
 800b3f2:	4605      	mov	r5, r0
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f7fb fd5b 	bl	8006eb0 <_malloc_r>
 800b3fa:	b948      	cbnz	r0, 800b410 <__smakebuf_r+0x44>
 800b3fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b400:	059a      	lsls	r2, r3, #22
 800b402:	d4ef      	bmi.n	800b3e4 <__smakebuf_r+0x18>
 800b404:	f023 0303 	bic.w	r3, r3, #3
 800b408:	f043 0302 	orr.w	r3, r3, #2
 800b40c:	81a3      	strh	r3, [r4, #12]
 800b40e:	e7e3      	b.n	800b3d8 <__smakebuf_r+0xc>
 800b410:	4b0d      	ldr	r3, [pc, #52]	; (800b448 <__smakebuf_r+0x7c>)
 800b412:	63f3      	str	r3, [r6, #60]	; 0x3c
 800b414:	89a3      	ldrh	r3, [r4, #12]
 800b416:	6020      	str	r0, [r4, #0]
 800b418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b41c:	81a3      	strh	r3, [r4, #12]
 800b41e:	9b00      	ldr	r3, [sp, #0]
 800b420:	6120      	str	r0, [r4, #16]
 800b422:	6163      	str	r3, [r4, #20]
 800b424:	9b01      	ldr	r3, [sp, #4]
 800b426:	b15b      	cbz	r3, 800b440 <__smakebuf_r+0x74>
 800b428:	4630      	mov	r0, r6
 800b42a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b42e:	f001 fcf7 	bl	800ce20 <_isatty_r>
 800b432:	b128      	cbz	r0, 800b440 <__smakebuf_r+0x74>
 800b434:	89a3      	ldrh	r3, [r4, #12]
 800b436:	f023 0303 	bic.w	r3, r3, #3
 800b43a:	f043 0301 	orr.w	r3, r3, #1
 800b43e:	81a3      	strh	r3, [r4, #12]
 800b440:	89a0      	ldrh	r0, [r4, #12]
 800b442:	4305      	orrs	r5, r0
 800b444:	81a5      	strh	r5, [r4, #12]
 800b446:	e7cd      	b.n	800b3e4 <__smakebuf_r+0x18>
 800b448:	0800adb5 	.word	0x0800adb5

0800b44c <memchr>:
 800b44c:	4603      	mov	r3, r0
 800b44e:	b510      	push	{r4, lr}
 800b450:	b2c9      	uxtb	r1, r1
 800b452:	4402      	add	r2, r0
 800b454:	4293      	cmp	r3, r2
 800b456:	4618      	mov	r0, r3
 800b458:	d101      	bne.n	800b45e <memchr+0x12>
 800b45a:	2000      	movs	r0, #0
 800b45c:	e003      	b.n	800b466 <memchr+0x1a>
 800b45e:	7804      	ldrb	r4, [r0, #0]
 800b460:	3301      	adds	r3, #1
 800b462:	428c      	cmp	r4, r1
 800b464:	d1f6      	bne.n	800b454 <memchr+0x8>
 800b466:	bd10      	pop	{r4, pc}

0800b468 <memcpy>:
 800b468:	440a      	add	r2, r1
 800b46a:	4291      	cmp	r1, r2
 800b46c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b470:	d100      	bne.n	800b474 <memcpy+0xc>
 800b472:	4770      	bx	lr
 800b474:	b510      	push	{r4, lr}
 800b476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b47a:	4291      	cmp	r1, r2
 800b47c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b480:	d1f9      	bne.n	800b476 <memcpy+0xe>
 800b482:	bd10      	pop	{r4, pc}

0800b484 <memmove>:
 800b484:	4288      	cmp	r0, r1
 800b486:	b510      	push	{r4, lr}
 800b488:	eb01 0402 	add.w	r4, r1, r2
 800b48c:	d902      	bls.n	800b494 <memmove+0x10>
 800b48e:	4284      	cmp	r4, r0
 800b490:	4623      	mov	r3, r4
 800b492:	d807      	bhi.n	800b4a4 <memmove+0x20>
 800b494:	1e43      	subs	r3, r0, #1
 800b496:	42a1      	cmp	r1, r4
 800b498:	d008      	beq.n	800b4ac <memmove+0x28>
 800b49a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b49e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b4a2:	e7f8      	b.n	800b496 <memmove+0x12>
 800b4a4:	4601      	mov	r1, r0
 800b4a6:	4402      	add	r2, r0
 800b4a8:	428a      	cmp	r2, r1
 800b4aa:	d100      	bne.n	800b4ae <memmove+0x2a>
 800b4ac:	bd10      	pop	{r4, pc}
 800b4ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4b6:	e7f7      	b.n	800b4a8 <memmove+0x24>

0800b4b8 <_Balloc>:
 800b4b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b4ba:	b570      	push	{r4, r5, r6, lr}
 800b4bc:	4605      	mov	r5, r0
 800b4be:	460c      	mov	r4, r1
 800b4c0:	b17b      	cbz	r3, 800b4e2 <_Balloc+0x2a>
 800b4c2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800b4c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b4c8:	b9a0      	cbnz	r0, 800b4f4 <_Balloc+0x3c>
 800b4ca:	2101      	movs	r1, #1
 800b4cc:	fa01 f604 	lsl.w	r6, r1, r4
 800b4d0:	1d72      	adds	r2, r6, #5
 800b4d2:	4628      	mov	r0, r5
 800b4d4:	0092      	lsls	r2, r2, #2
 800b4d6:	f001 fb7f 	bl	800cbd8 <_calloc_r>
 800b4da:	b148      	cbz	r0, 800b4f0 <_Balloc+0x38>
 800b4dc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800b4e0:	e00b      	b.n	800b4fa <_Balloc+0x42>
 800b4e2:	2221      	movs	r2, #33	; 0x21
 800b4e4:	2104      	movs	r1, #4
 800b4e6:	f001 fb77 	bl	800cbd8 <_calloc_r>
 800b4ea:	64e8      	str	r0, [r5, #76]	; 0x4c
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	d1e8      	bne.n	800b4c2 <_Balloc+0xa>
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	bd70      	pop	{r4, r5, r6, pc}
 800b4f4:	6802      	ldr	r2, [r0, #0]
 800b4f6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b500:	e7f7      	b.n	800b4f2 <_Balloc+0x3a>

0800b502 <_Bfree>:
 800b502:	b131      	cbz	r1, 800b512 <_Bfree+0x10>
 800b504:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b506:	684a      	ldr	r2, [r1, #4]
 800b508:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b50c:	6008      	str	r0, [r1, #0]
 800b50e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b512:	4770      	bx	lr

0800b514 <__multadd>:
 800b514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b518:	4698      	mov	r8, r3
 800b51a:	460c      	mov	r4, r1
 800b51c:	2300      	movs	r3, #0
 800b51e:	690e      	ldr	r6, [r1, #16]
 800b520:	4607      	mov	r7, r0
 800b522:	f101 0014 	add.w	r0, r1, #20
 800b526:	6805      	ldr	r5, [r0, #0]
 800b528:	3301      	adds	r3, #1
 800b52a:	b2a9      	uxth	r1, r5
 800b52c:	fb02 8101 	mla	r1, r2, r1, r8
 800b530:	0c2d      	lsrs	r5, r5, #16
 800b532:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b536:	fb02 c505 	mla	r5, r2, r5, ip
 800b53a:	b289      	uxth	r1, r1
 800b53c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b540:	429e      	cmp	r6, r3
 800b542:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b546:	f840 1b04 	str.w	r1, [r0], #4
 800b54a:	dcec      	bgt.n	800b526 <__multadd+0x12>
 800b54c:	f1b8 0f00 	cmp.w	r8, #0
 800b550:	d022      	beq.n	800b598 <__multadd+0x84>
 800b552:	68a3      	ldr	r3, [r4, #8]
 800b554:	42b3      	cmp	r3, r6
 800b556:	dc19      	bgt.n	800b58c <__multadd+0x78>
 800b558:	6861      	ldr	r1, [r4, #4]
 800b55a:	4638      	mov	r0, r7
 800b55c:	3101      	adds	r1, #1
 800b55e:	f7ff ffab 	bl	800b4b8 <_Balloc>
 800b562:	4605      	mov	r5, r0
 800b564:	b928      	cbnz	r0, 800b572 <__multadd+0x5e>
 800b566:	4602      	mov	r2, r0
 800b568:	21b5      	movs	r1, #181	; 0xb5
 800b56a:	4b0d      	ldr	r3, [pc, #52]	; (800b5a0 <__multadd+0x8c>)
 800b56c:	480d      	ldr	r0, [pc, #52]	; (800b5a4 <__multadd+0x90>)
 800b56e:	f001 fb15 	bl	800cb9c <__assert_func>
 800b572:	6922      	ldr	r2, [r4, #16]
 800b574:	f104 010c 	add.w	r1, r4, #12
 800b578:	3202      	adds	r2, #2
 800b57a:	0092      	lsls	r2, r2, #2
 800b57c:	300c      	adds	r0, #12
 800b57e:	f7ff ff73 	bl	800b468 <memcpy>
 800b582:	4621      	mov	r1, r4
 800b584:	4638      	mov	r0, r7
 800b586:	f7ff ffbc 	bl	800b502 <_Bfree>
 800b58a:	462c      	mov	r4, r5
 800b58c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b590:	3601      	adds	r6, #1
 800b592:	f8c3 8014 	str.w	r8, [r3, #20]
 800b596:	6126      	str	r6, [r4, #16]
 800b598:	4620      	mov	r0, r4
 800b59a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b59e:	bf00      	nop
 800b5a0:	0800eb49 	.word	0x0800eb49
 800b5a4:	0800ebb9 	.word	0x0800ebb9

0800b5a8 <__hi0bits>:
 800b5a8:	0c02      	lsrs	r2, r0, #16
 800b5aa:	0412      	lsls	r2, r2, #16
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	b9ca      	cbnz	r2, 800b5e4 <__hi0bits+0x3c>
 800b5b0:	0403      	lsls	r3, r0, #16
 800b5b2:	2010      	movs	r0, #16
 800b5b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b5b8:	bf04      	itt	eq
 800b5ba:	021b      	lsleq	r3, r3, #8
 800b5bc:	3008      	addeq	r0, #8
 800b5be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b5c2:	bf04      	itt	eq
 800b5c4:	011b      	lsleq	r3, r3, #4
 800b5c6:	3004      	addeq	r0, #4
 800b5c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b5cc:	bf04      	itt	eq
 800b5ce:	009b      	lsleq	r3, r3, #2
 800b5d0:	3002      	addeq	r0, #2
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	db05      	blt.n	800b5e2 <__hi0bits+0x3a>
 800b5d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b5da:	f100 0001 	add.w	r0, r0, #1
 800b5de:	bf08      	it	eq
 800b5e0:	2020      	moveq	r0, #32
 800b5e2:	4770      	bx	lr
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	e7e5      	b.n	800b5b4 <__hi0bits+0xc>

0800b5e8 <__lo0bits>:
 800b5e8:	6803      	ldr	r3, [r0, #0]
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	f013 0007 	ands.w	r0, r3, #7
 800b5f0:	d00b      	beq.n	800b60a <__lo0bits+0x22>
 800b5f2:	07d9      	lsls	r1, r3, #31
 800b5f4:	d422      	bmi.n	800b63c <__lo0bits+0x54>
 800b5f6:	0798      	lsls	r0, r3, #30
 800b5f8:	bf49      	itett	mi
 800b5fa:	085b      	lsrmi	r3, r3, #1
 800b5fc:	089b      	lsrpl	r3, r3, #2
 800b5fe:	2001      	movmi	r0, #1
 800b600:	6013      	strmi	r3, [r2, #0]
 800b602:	bf5c      	itt	pl
 800b604:	2002      	movpl	r0, #2
 800b606:	6013      	strpl	r3, [r2, #0]
 800b608:	4770      	bx	lr
 800b60a:	b299      	uxth	r1, r3
 800b60c:	b909      	cbnz	r1, 800b612 <__lo0bits+0x2a>
 800b60e:	2010      	movs	r0, #16
 800b610:	0c1b      	lsrs	r3, r3, #16
 800b612:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b616:	bf04      	itt	eq
 800b618:	0a1b      	lsreq	r3, r3, #8
 800b61a:	3008      	addeq	r0, #8
 800b61c:	0719      	lsls	r1, r3, #28
 800b61e:	bf04      	itt	eq
 800b620:	091b      	lsreq	r3, r3, #4
 800b622:	3004      	addeq	r0, #4
 800b624:	0799      	lsls	r1, r3, #30
 800b626:	bf04      	itt	eq
 800b628:	089b      	lsreq	r3, r3, #2
 800b62a:	3002      	addeq	r0, #2
 800b62c:	07d9      	lsls	r1, r3, #31
 800b62e:	d403      	bmi.n	800b638 <__lo0bits+0x50>
 800b630:	085b      	lsrs	r3, r3, #1
 800b632:	f100 0001 	add.w	r0, r0, #1
 800b636:	d003      	beq.n	800b640 <__lo0bits+0x58>
 800b638:	6013      	str	r3, [r2, #0]
 800b63a:	4770      	bx	lr
 800b63c:	2000      	movs	r0, #0
 800b63e:	4770      	bx	lr
 800b640:	2020      	movs	r0, #32
 800b642:	4770      	bx	lr

0800b644 <__i2b>:
 800b644:	b510      	push	{r4, lr}
 800b646:	460c      	mov	r4, r1
 800b648:	2101      	movs	r1, #1
 800b64a:	f7ff ff35 	bl	800b4b8 <_Balloc>
 800b64e:	4602      	mov	r2, r0
 800b650:	b928      	cbnz	r0, 800b65e <__i2b+0x1a>
 800b652:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b656:	4b04      	ldr	r3, [pc, #16]	; (800b668 <__i2b+0x24>)
 800b658:	4804      	ldr	r0, [pc, #16]	; (800b66c <__i2b+0x28>)
 800b65a:	f001 fa9f 	bl	800cb9c <__assert_func>
 800b65e:	2301      	movs	r3, #1
 800b660:	6144      	str	r4, [r0, #20]
 800b662:	6103      	str	r3, [r0, #16]
 800b664:	bd10      	pop	{r4, pc}
 800b666:	bf00      	nop
 800b668:	0800eb49 	.word	0x0800eb49
 800b66c:	0800ebb9 	.word	0x0800ebb9

0800b670 <__multiply>:
 800b670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b674:	4614      	mov	r4, r2
 800b676:	690a      	ldr	r2, [r1, #16]
 800b678:	6923      	ldr	r3, [r4, #16]
 800b67a:	460d      	mov	r5, r1
 800b67c:	429a      	cmp	r2, r3
 800b67e:	bfbe      	ittt	lt
 800b680:	460b      	movlt	r3, r1
 800b682:	4625      	movlt	r5, r4
 800b684:	461c      	movlt	r4, r3
 800b686:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b68a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b68e:	68ab      	ldr	r3, [r5, #8]
 800b690:	6869      	ldr	r1, [r5, #4]
 800b692:	eb0a 0709 	add.w	r7, sl, r9
 800b696:	42bb      	cmp	r3, r7
 800b698:	b085      	sub	sp, #20
 800b69a:	bfb8      	it	lt
 800b69c:	3101      	addlt	r1, #1
 800b69e:	f7ff ff0b 	bl	800b4b8 <_Balloc>
 800b6a2:	b930      	cbnz	r0, 800b6b2 <__multiply+0x42>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	f240 115d 	movw	r1, #349	; 0x15d
 800b6aa:	4b41      	ldr	r3, [pc, #260]	; (800b7b0 <__multiply+0x140>)
 800b6ac:	4841      	ldr	r0, [pc, #260]	; (800b7b4 <__multiply+0x144>)
 800b6ae:	f001 fa75 	bl	800cb9c <__assert_func>
 800b6b2:	f100 0614 	add.w	r6, r0, #20
 800b6b6:	4633      	mov	r3, r6
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b6be:	4543      	cmp	r3, r8
 800b6c0:	d31e      	bcc.n	800b700 <__multiply+0x90>
 800b6c2:	f105 0c14 	add.w	ip, r5, #20
 800b6c6:	f104 0314 	add.w	r3, r4, #20
 800b6ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b6ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b6d2:	9202      	str	r2, [sp, #8]
 800b6d4:	ebac 0205 	sub.w	r2, ip, r5
 800b6d8:	3a15      	subs	r2, #21
 800b6da:	f022 0203 	bic.w	r2, r2, #3
 800b6de:	3204      	adds	r2, #4
 800b6e0:	f105 0115 	add.w	r1, r5, #21
 800b6e4:	458c      	cmp	ip, r1
 800b6e6:	bf38      	it	cc
 800b6e8:	2204      	movcc	r2, #4
 800b6ea:	9201      	str	r2, [sp, #4]
 800b6ec:	9a02      	ldr	r2, [sp, #8]
 800b6ee:	9303      	str	r3, [sp, #12]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d808      	bhi.n	800b706 <__multiply+0x96>
 800b6f4:	2f00      	cmp	r7, #0
 800b6f6:	dc55      	bgt.n	800b7a4 <__multiply+0x134>
 800b6f8:	6107      	str	r7, [r0, #16]
 800b6fa:	b005      	add	sp, #20
 800b6fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b700:	f843 2b04 	str.w	r2, [r3], #4
 800b704:	e7db      	b.n	800b6be <__multiply+0x4e>
 800b706:	f8b3 a000 	ldrh.w	sl, [r3]
 800b70a:	f1ba 0f00 	cmp.w	sl, #0
 800b70e:	d020      	beq.n	800b752 <__multiply+0xe2>
 800b710:	46b1      	mov	r9, r6
 800b712:	2200      	movs	r2, #0
 800b714:	f105 0e14 	add.w	lr, r5, #20
 800b718:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b71c:	f8d9 b000 	ldr.w	fp, [r9]
 800b720:	b2a1      	uxth	r1, r4
 800b722:	fa1f fb8b 	uxth.w	fp, fp
 800b726:	fb0a b101 	mla	r1, sl, r1, fp
 800b72a:	4411      	add	r1, r2
 800b72c:	f8d9 2000 	ldr.w	r2, [r9]
 800b730:	0c24      	lsrs	r4, r4, #16
 800b732:	0c12      	lsrs	r2, r2, #16
 800b734:	fb0a 2404 	mla	r4, sl, r4, r2
 800b738:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b73c:	b289      	uxth	r1, r1
 800b73e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b742:	45f4      	cmp	ip, lr
 800b744:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b748:	f849 1b04 	str.w	r1, [r9], #4
 800b74c:	d8e4      	bhi.n	800b718 <__multiply+0xa8>
 800b74e:	9901      	ldr	r1, [sp, #4]
 800b750:	5072      	str	r2, [r6, r1]
 800b752:	9a03      	ldr	r2, [sp, #12]
 800b754:	3304      	adds	r3, #4
 800b756:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b75a:	f1b9 0f00 	cmp.w	r9, #0
 800b75e:	d01f      	beq.n	800b7a0 <__multiply+0x130>
 800b760:	46b6      	mov	lr, r6
 800b762:	f04f 0a00 	mov.w	sl, #0
 800b766:	6834      	ldr	r4, [r6, #0]
 800b768:	f105 0114 	add.w	r1, r5, #20
 800b76c:	880a      	ldrh	r2, [r1, #0]
 800b76e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b772:	b2a4      	uxth	r4, r4
 800b774:	fb09 b202 	mla	r2, r9, r2, fp
 800b778:	4492      	add	sl, r2
 800b77a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b77e:	f84e 4b04 	str.w	r4, [lr], #4
 800b782:	f851 4b04 	ldr.w	r4, [r1], #4
 800b786:	f8be 2000 	ldrh.w	r2, [lr]
 800b78a:	0c24      	lsrs	r4, r4, #16
 800b78c:	fb09 2404 	mla	r4, r9, r4, r2
 800b790:	458c      	cmp	ip, r1
 800b792:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b796:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b79a:	d8e7      	bhi.n	800b76c <__multiply+0xfc>
 800b79c:	9a01      	ldr	r2, [sp, #4]
 800b79e:	50b4      	str	r4, [r6, r2]
 800b7a0:	3604      	adds	r6, #4
 800b7a2:	e7a3      	b.n	800b6ec <__multiply+0x7c>
 800b7a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d1a5      	bne.n	800b6f8 <__multiply+0x88>
 800b7ac:	3f01      	subs	r7, #1
 800b7ae:	e7a1      	b.n	800b6f4 <__multiply+0x84>
 800b7b0:	0800eb49 	.word	0x0800eb49
 800b7b4:	0800ebb9 	.word	0x0800ebb9

0800b7b8 <__pow5mult>:
 800b7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7bc:	4615      	mov	r5, r2
 800b7be:	f012 0203 	ands.w	r2, r2, #3
 800b7c2:	4606      	mov	r6, r0
 800b7c4:	460f      	mov	r7, r1
 800b7c6:	d007      	beq.n	800b7d8 <__pow5mult+0x20>
 800b7c8:	4c1a      	ldr	r4, [pc, #104]	; (800b834 <__pow5mult+0x7c>)
 800b7ca:	3a01      	subs	r2, #1
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7d2:	f7ff fe9f 	bl	800b514 <__multadd>
 800b7d6:	4607      	mov	r7, r0
 800b7d8:	10ad      	asrs	r5, r5, #2
 800b7da:	d027      	beq.n	800b82c <__pow5mult+0x74>
 800b7dc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800b7de:	b944      	cbnz	r4, 800b7f2 <__pow5mult+0x3a>
 800b7e0:	f240 2171 	movw	r1, #625	; 0x271
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	f7ff ff2d 	bl	800b644 <__i2b>
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	64b0      	str	r0, [r6, #72]	; 0x48
 800b7f0:	6003      	str	r3, [r0, #0]
 800b7f2:	f04f 0900 	mov.w	r9, #0
 800b7f6:	07eb      	lsls	r3, r5, #31
 800b7f8:	d50a      	bpl.n	800b810 <__pow5mult+0x58>
 800b7fa:	4639      	mov	r1, r7
 800b7fc:	4622      	mov	r2, r4
 800b7fe:	4630      	mov	r0, r6
 800b800:	f7ff ff36 	bl	800b670 <__multiply>
 800b804:	4680      	mov	r8, r0
 800b806:	4639      	mov	r1, r7
 800b808:	4630      	mov	r0, r6
 800b80a:	f7ff fe7a 	bl	800b502 <_Bfree>
 800b80e:	4647      	mov	r7, r8
 800b810:	106d      	asrs	r5, r5, #1
 800b812:	d00b      	beq.n	800b82c <__pow5mult+0x74>
 800b814:	6820      	ldr	r0, [r4, #0]
 800b816:	b938      	cbnz	r0, 800b828 <__pow5mult+0x70>
 800b818:	4622      	mov	r2, r4
 800b81a:	4621      	mov	r1, r4
 800b81c:	4630      	mov	r0, r6
 800b81e:	f7ff ff27 	bl	800b670 <__multiply>
 800b822:	6020      	str	r0, [r4, #0]
 800b824:	f8c0 9000 	str.w	r9, [r0]
 800b828:	4604      	mov	r4, r0
 800b82a:	e7e4      	b.n	800b7f6 <__pow5mult+0x3e>
 800b82c:	4638      	mov	r0, r7
 800b82e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b832:	bf00      	nop
 800b834:	0800ed10 	.word	0x0800ed10

0800b838 <__lshift>:
 800b838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b83c:	460c      	mov	r4, r1
 800b83e:	4607      	mov	r7, r0
 800b840:	4691      	mov	r9, r2
 800b842:	6923      	ldr	r3, [r4, #16]
 800b844:	6849      	ldr	r1, [r1, #4]
 800b846:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b84a:	68a3      	ldr	r3, [r4, #8]
 800b84c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b850:	f108 0601 	add.w	r6, r8, #1
 800b854:	42b3      	cmp	r3, r6
 800b856:	db0b      	blt.n	800b870 <__lshift+0x38>
 800b858:	4638      	mov	r0, r7
 800b85a:	f7ff fe2d 	bl	800b4b8 <_Balloc>
 800b85e:	4605      	mov	r5, r0
 800b860:	b948      	cbnz	r0, 800b876 <__lshift+0x3e>
 800b862:	4602      	mov	r2, r0
 800b864:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b868:	4b27      	ldr	r3, [pc, #156]	; (800b908 <__lshift+0xd0>)
 800b86a:	4828      	ldr	r0, [pc, #160]	; (800b90c <__lshift+0xd4>)
 800b86c:	f001 f996 	bl	800cb9c <__assert_func>
 800b870:	3101      	adds	r1, #1
 800b872:	005b      	lsls	r3, r3, #1
 800b874:	e7ee      	b.n	800b854 <__lshift+0x1c>
 800b876:	2300      	movs	r3, #0
 800b878:	f100 0114 	add.w	r1, r0, #20
 800b87c:	f100 0210 	add.w	r2, r0, #16
 800b880:	4618      	mov	r0, r3
 800b882:	4553      	cmp	r3, sl
 800b884:	db33      	blt.n	800b8ee <__lshift+0xb6>
 800b886:	6920      	ldr	r0, [r4, #16]
 800b888:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b88c:	f104 0314 	add.w	r3, r4, #20
 800b890:	f019 091f 	ands.w	r9, r9, #31
 800b894:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b898:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b89c:	d02b      	beq.n	800b8f6 <__lshift+0xbe>
 800b89e:	468a      	mov	sl, r1
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f1c9 0e20 	rsb	lr, r9, #32
 800b8a6:	6818      	ldr	r0, [r3, #0]
 800b8a8:	fa00 f009 	lsl.w	r0, r0, r9
 800b8ac:	4302      	orrs	r2, r0
 800b8ae:	f84a 2b04 	str.w	r2, [sl], #4
 800b8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b6:	459c      	cmp	ip, r3
 800b8b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8bc:	d8f3      	bhi.n	800b8a6 <__lshift+0x6e>
 800b8be:	ebac 0304 	sub.w	r3, ip, r4
 800b8c2:	3b15      	subs	r3, #21
 800b8c4:	f023 0303 	bic.w	r3, r3, #3
 800b8c8:	3304      	adds	r3, #4
 800b8ca:	f104 0015 	add.w	r0, r4, #21
 800b8ce:	4584      	cmp	ip, r0
 800b8d0:	bf38      	it	cc
 800b8d2:	2304      	movcc	r3, #4
 800b8d4:	50ca      	str	r2, [r1, r3]
 800b8d6:	b10a      	cbz	r2, 800b8dc <__lshift+0xa4>
 800b8d8:	f108 0602 	add.w	r6, r8, #2
 800b8dc:	3e01      	subs	r6, #1
 800b8de:	4638      	mov	r0, r7
 800b8e0:	4621      	mov	r1, r4
 800b8e2:	612e      	str	r6, [r5, #16]
 800b8e4:	f7ff fe0d 	bl	800b502 <_Bfree>
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	e7c5      	b.n	800b882 <__lshift+0x4a>
 800b8f6:	3904      	subs	r1, #4
 800b8f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8fc:	459c      	cmp	ip, r3
 800b8fe:	f841 2f04 	str.w	r2, [r1, #4]!
 800b902:	d8f9      	bhi.n	800b8f8 <__lshift+0xc0>
 800b904:	e7ea      	b.n	800b8dc <__lshift+0xa4>
 800b906:	bf00      	nop
 800b908:	0800eb49 	.word	0x0800eb49
 800b90c:	0800ebb9 	.word	0x0800ebb9

0800b910 <__mcmp>:
 800b910:	4603      	mov	r3, r0
 800b912:	690a      	ldr	r2, [r1, #16]
 800b914:	6900      	ldr	r0, [r0, #16]
 800b916:	b530      	push	{r4, r5, lr}
 800b918:	1a80      	subs	r0, r0, r2
 800b91a:	d10d      	bne.n	800b938 <__mcmp+0x28>
 800b91c:	3314      	adds	r3, #20
 800b91e:	3114      	adds	r1, #20
 800b920:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b924:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b928:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b92c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b930:	4295      	cmp	r5, r2
 800b932:	d002      	beq.n	800b93a <__mcmp+0x2a>
 800b934:	d304      	bcc.n	800b940 <__mcmp+0x30>
 800b936:	2001      	movs	r0, #1
 800b938:	bd30      	pop	{r4, r5, pc}
 800b93a:	42a3      	cmp	r3, r4
 800b93c:	d3f4      	bcc.n	800b928 <__mcmp+0x18>
 800b93e:	e7fb      	b.n	800b938 <__mcmp+0x28>
 800b940:	f04f 30ff 	mov.w	r0, #4294967295
 800b944:	e7f8      	b.n	800b938 <__mcmp+0x28>
	...

0800b948 <__mdiff>:
 800b948:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94c:	460c      	mov	r4, r1
 800b94e:	4606      	mov	r6, r0
 800b950:	4611      	mov	r1, r2
 800b952:	4620      	mov	r0, r4
 800b954:	4692      	mov	sl, r2
 800b956:	f7ff ffdb 	bl	800b910 <__mcmp>
 800b95a:	1e05      	subs	r5, r0, #0
 800b95c:	d111      	bne.n	800b982 <__mdiff+0x3a>
 800b95e:	4629      	mov	r1, r5
 800b960:	4630      	mov	r0, r6
 800b962:	f7ff fda9 	bl	800b4b8 <_Balloc>
 800b966:	4602      	mov	r2, r0
 800b968:	b928      	cbnz	r0, 800b976 <__mdiff+0x2e>
 800b96a:	f240 2132 	movw	r1, #562	; 0x232
 800b96e:	4b3c      	ldr	r3, [pc, #240]	; (800ba60 <__mdiff+0x118>)
 800b970:	483c      	ldr	r0, [pc, #240]	; (800ba64 <__mdiff+0x11c>)
 800b972:	f001 f913 	bl	800cb9c <__assert_func>
 800b976:	2301      	movs	r3, #1
 800b978:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b97c:	4610      	mov	r0, r2
 800b97e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b982:	bfa4      	itt	ge
 800b984:	4653      	movge	r3, sl
 800b986:	46a2      	movge	sl, r4
 800b988:	4630      	mov	r0, r6
 800b98a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800b98e:	bfa6      	itte	ge
 800b990:	461c      	movge	r4, r3
 800b992:	2500      	movge	r5, #0
 800b994:	2501      	movlt	r5, #1
 800b996:	f7ff fd8f 	bl	800b4b8 <_Balloc>
 800b99a:	4602      	mov	r2, r0
 800b99c:	b918      	cbnz	r0, 800b9a6 <__mdiff+0x5e>
 800b99e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b9a2:	4b2f      	ldr	r3, [pc, #188]	; (800ba60 <__mdiff+0x118>)
 800b9a4:	e7e4      	b.n	800b970 <__mdiff+0x28>
 800b9a6:	f100 0814 	add.w	r8, r0, #20
 800b9aa:	f8da 7010 	ldr.w	r7, [sl, #16]
 800b9ae:	60c5      	str	r5, [r0, #12]
 800b9b0:	f04f 0c00 	mov.w	ip, #0
 800b9b4:	f10a 0514 	add.w	r5, sl, #20
 800b9b8:	f10a 0010 	add.w	r0, sl, #16
 800b9bc:	46c2      	mov	sl, r8
 800b9be:	6926      	ldr	r6, [r4, #16]
 800b9c0:	f104 0914 	add.w	r9, r4, #20
 800b9c4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800b9c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9cc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800b9d0:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9d4:	fa1f f18b 	uxth.w	r1, fp
 800b9d8:	4461      	add	r1, ip
 800b9da:	fa1f fc83 	uxth.w	ip, r3
 800b9de:	0c1b      	lsrs	r3, r3, #16
 800b9e0:	eba1 010c 	sub.w	r1, r1, ip
 800b9e4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9e8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b9ec:	b289      	uxth	r1, r1
 800b9ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b9f2:	454e      	cmp	r6, r9
 800b9f4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b9f8:	f84a 3b04 	str.w	r3, [sl], #4
 800b9fc:	d8e6      	bhi.n	800b9cc <__mdiff+0x84>
 800b9fe:	1b33      	subs	r3, r6, r4
 800ba00:	3b15      	subs	r3, #21
 800ba02:	f023 0303 	bic.w	r3, r3, #3
 800ba06:	3415      	adds	r4, #21
 800ba08:	3304      	adds	r3, #4
 800ba0a:	42a6      	cmp	r6, r4
 800ba0c:	bf38      	it	cc
 800ba0e:	2304      	movcc	r3, #4
 800ba10:	441d      	add	r5, r3
 800ba12:	4443      	add	r3, r8
 800ba14:	461e      	mov	r6, r3
 800ba16:	462c      	mov	r4, r5
 800ba18:	4574      	cmp	r4, lr
 800ba1a:	d30e      	bcc.n	800ba3a <__mdiff+0xf2>
 800ba1c:	f10e 0103 	add.w	r1, lr, #3
 800ba20:	1b49      	subs	r1, r1, r5
 800ba22:	f021 0103 	bic.w	r1, r1, #3
 800ba26:	3d03      	subs	r5, #3
 800ba28:	45ae      	cmp	lr, r5
 800ba2a:	bf38      	it	cc
 800ba2c:	2100      	movcc	r1, #0
 800ba2e:	4419      	add	r1, r3
 800ba30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ba34:	b18b      	cbz	r3, 800ba5a <__mdiff+0x112>
 800ba36:	6117      	str	r7, [r2, #16]
 800ba38:	e7a0      	b.n	800b97c <__mdiff+0x34>
 800ba3a:	f854 8b04 	ldr.w	r8, [r4], #4
 800ba3e:	fa1f f188 	uxth.w	r1, r8
 800ba42:	4461      	add	r1, ip
 800ba44:	1408      	asrs	r0, r1, #16
 800ba46:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800ba4a:	b289      	uxth	r1, r1
 800ba4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba54:	f846 1b04 	str.w	r1, [r6], #4
 800ba58:	e7de      	b.n	800ba18 <__mdiff+0xd0>
 800ba5a:	3f01      	subs	r7, #1
 800ba5c:	e7e8      	b.n	800ba30 <__mdiff+0xe8>
 800ba5e:	bf00      	nop
 800ba60:	0800eb49 	.word	0x0800eb49
 800ba64:	0800ebb9 	.word	0x0800ebb9

0800ba68 <__d2b>:
 800ba68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ba72:	4690      	mov	r8, r2
 800ba74:	461d      	mov	r5, r3
 800ba76:	f7ff fd1f 	bl	800b4b8 <_Balloc>
 800ba7a:	4604      	mov	r4, r0
 800ba7c:	b930      	cbnz	r0, 800ba8c <__d2b+0x24>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	f240 310a 	movw	r1, #778	; 0x30a
 800ba84:	4b24      	ldr	r3, [pc, #144]	; (800bb18 <__d2b+0xb0>)
 800ba86:	4825      	ldr	r0, [pc, #148]	; (800bb1c <__d2b+0xb4>)
 800ba88:	f001 f888 	bl	800cb9c <__assert_func>
 800ba8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ba90:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ba94:	bb2d      	cbnz	r5, 800bae2 <__d2b+0x7a>
 800ba96:	9301      	str	r3, [sp, #4]
 800ba98:	f1b8 0300 	subs.w	r3, r8, #0
 800ba9c:	d026      	beq.n	800baec <__d2b+0x84>
 800ba9e:	4668      	mov	r0, sp
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	f7ff fda1 	bl	800b5e8 <__lo0bits>
 800baa6:	9900      	ldr	r1, [sp, #0]
 800baa8:	b1f0      	cbz	r0, 800bae8 <__d2b+0x80>
 800baaa:	9a01      	ldr	r2, [sp, #4]
 800baac:	f1c0 0320 	rsb	r3, r0, #32
 800bab0:	fa02 f303 	lsl.w	r3, r2, r3
 800bab4:	430b      	orrs	r3, r1
 800bab6:	40c2      	lsrs	r2, r0
 800bab8:	6163      	str	r3, [r4, #20]
 800baba:	9201      	str	r2, [sp, #4]
 800babc:	9b01      	ldr	r3, [sp, #4]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	bf14      	ite	ne
 800bac2:	2102      	movne	r1, #2
 800bac4:	2101      	moveq	r1, #1
 800bac6:	61a3      	str	r3, [r4, #24]
 800bac8:	6121      	str	r1, [r4, #16]
 800baca:	b1c5      	cbz	r5, 800bafe <__d2b+0x96>
 800bacc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bad0:	4405      	add	r5, r0
 800bad2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bad6:	603d      	str	r5, [r7, #0]
 800bad8:	6030      	str	r0, [r6, #0]
 800bada:	4620      	mov	r0, r4
 800badc:	b002      	add	sp, #8
 800bade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bae6:	e7d6      	b.n	800ba96 <__d2b+0x2e>
 800bae8:	6161      	str	r1, [r4, #20]
 800baea:	e7e7      	b.n	800babc <__d2b+0x54>
 800baec:	a801      	add	r0, sp, #4
 800baee:	f7ff fd7b 	bl	800b5e8 <__lo0bits>
 800baf2:	2101      	movs	r1, #1
 800baf4:	9b01      	ldr	r3, [sp, #4]
 800baf6:	6121      	str	r1, [r4, #16]
 800baf8:	6163      	str	r3, [r4, #20]
 800bafa:	3020      	adds	r0, #32
 800bafc:	e7e5      	b.n	800baca <__d2b+0x62>
 800bafe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800bb02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb06:	6038      	str	r0, [r7, #0]
 800bb08:	6918      	ldr	r0, [r3, #16]
 800bb0a:	f7ff fd4d 	bl	800b5a8 <__hi0bits>
 800bb0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800bb12:	6031      	str	r1, [r6, #0]
 800bb14:	e7e1      	b.n	800bada <__d2b+0x72>
 800bb16:	bf00      	nop
 800bb18:	0800eb49 	.word	0x0800eb49
 800bb1c:	0800ebb9 	.word	0x0800ebb9

0800bb20 <_realloc_r>:
 800bb20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb24:	460c      	mov	r4, r1
 800bb26:	4681      	mov	r9, r0
 800bb28:	4611      	mov	r1, r2
 800bb2a:	b924      	cbnz	r4, 800bb36 <_realloc_r+0x16>
 800bb2c:	b003      	add	sp, #12
 800bb2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb32:	f7fb b9bd 	b.w	8006eb0 <_malloc_r>
 800bb36:	9201      	str	r2, [sp, #4]
 800bb38:	f7fb fc04 	bl	8007344 <__malloc_lock>
 800bb3c:	9901      	ldr	r1, [sp, #4]
 800bb3e:	f101 080b 	add.w	r8, r1, #11
 800bb42:	f1b8 0f16 	cmp.w	r8, #22
 800bb46:	d90b      	bls.n	800bb60 <_realloc_r+0x40>
 800bb48:	f038 0807 	bics.w	r8, r8, #7
 800bb4c:	d50a      	bpl.n	800bb64 <_realloc_r+0x44>
 800bb4e:	230c      	movs	r3, #12
 800bb50:	f04f 0b00 	mov.w	fp, #0
 800bb54:	f8c9 3000 	str.w	r3, [r9]
 800bb58:	4658      	mov	r0, fp
 800bb5a:	b003      	add	sp, #12
 800bb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb60:	f04f 0810 	mov.w	r8, #16
 800bb64:	4588      	cmp	r8, r1
 800bb66:	d3f2      	bcc.n	800bb4e <_realloc_r+0x2e>
 800bb68:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800bb6c:	f1a4 0a08 	sub.w	sl, r4, #8
 800bb70:	f025 0603 	bic.w	r6, r5, #3
 800bb74:	45b0      	cmp	r8, r6
 800bb76:	f340 8173 	ble.w	800be60 <_realloc_r+0x340>
 800bb7a:	48aa      	ldr	r0, [pc, #680]	; (800be24 <_realloc_r+0x304>)
 800bb7c:	eb0a 0306 	add.w	r3, sl, r6
 800bb80:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800bb84:	685a      	ldr	r2, [r3, #4]
 800bb86:	459c      	cmp	ip, r3
 800bb88:	9001      	str	r0, [sp, #4]
 800bb8a:	d005      	beq.n	800bb98 <_realloc_r+0x78>
 800bb8c:	f022 0001 	bic.w	r0, r2, #1
 800bb90:	4418      	add	r0, r3
 800bb92:	6840      	ldr	r0, [r0, #4]
 800bb94:	07c7      	lsls	r7, r0, #31
 800bb96:	d427      	bmi.n	800bbe8 <_realloc_r+0xc8>
 800bb98:	f022 0203 	bic.w	r2, r2, #3
 800bb9c:	459c      	cmp	ip, r3
 800bb9e:	eb06 0702 	add.w	r7, r6, r2
 800bba2:	d119      	bne.n	800bbd8 <_realloc_r+0xb8>
 800bba4:	f108 0010 	add.w	r0, r8, #16
 800bba8:	42b8      	cmp	r0, r7
 800bbaa:	dc1f      	bgt.n	800bbec <_realloc_r+0xcc>
 800bbac:	9a01      	ldr	r2, [sp, #4]
 800bbae:	eba7 0708 	sub.w	r7, r7, r8
 800bbb2:	eb0a 0308 	add.w	r3, sl, r8
 800bbb6:	f047 0701 	orr.w	r7, r7, #1
 800bbba:	6093      	str	r3, [r2, #8]
 800bbbc:	605f      	str	r7, [r3, #4]
 800bbbe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bbc2:	4648      	mov	r0, r9
 800bbc4:	f003 0301 	and.w	r3, r3, #1
 800bbc8:	ea43 0308 	orr.w	r3, r3, r8
 800bbcc:	f844 3c04 	str.w	r3, [r4, #-4]
 800bbd0:	f7fb fbbe 	bl	8007350 <__malloc_unlock>
 800bbd4:	46a3      	mov	fp, r4
 800bbd6:	e7bf      	b.n	800bb58 <_realloc_r+0x38>
 800bbd8:	45b8      	cmp	r8, r7
 800bbda:	dc07      	bgt.n	800bbec <_realloc_r+0xcc>
 800bbdc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bbe0:	60da      	str	r2, [r3, #12]
 800bbe2:	6093      	str	r3, [r2, #8]
 800bbe4:	4655      	mov	r5, sl
 800bbe6:	e080      	b.n	800bcea <_realloc_r+0x1ca>
 800bbe8:	2200      	movs	r2, #0
 800bbea:	4613      	mov	r3, r2
 800bbec:	07e8      	lsls	r0, r5, #31
 800bbee:	f100 80e8 	bmi.w	800bdc2 <_realloc_r+0x2a2>
 800bbf2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bbf6:	ebaa 0505 	sub.w	r5, sl, r5
 800bbfa:	6868      	ldr	r0, [r5, #4]
 800bbfc:	f020 0003 	bic.w	r0, r0, #3
 800bc00:	eb00 0b06 	add.w	fp, r0, r6
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	f000 80a7 	beq.w	800bd58 <_realloc_r+0x238>
 800bc0a:	459c      	cmp	ip, r3
 800bc0c:	eb02 070b 	add.w	r7, r2, fp
 800bc10:	d14b      	bne.n	800bcaa <_realloc_r+0x18a>
 800bc12:	f108 0310 	add.w	r3, r8, #16
 800bc16:	42bb      	cmp	r3, r7
 800bc18:	f300 809e 	bgt.w	800bd58 <_realloc_r+0x238>
 800bc1c:	46ab      	mov	fp, r5
 800bc1e:	68eb      	ldr	r3, [r5, #12]
 800bc20:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800bc24:	60d3      	str	r3, [r2, #12]
 800bc26:	609a      	str	r2, [r3, #8]
 800bc28:	1f32      	subs	r2, r6, #4
 800bc2a:	2a24      	cmp	r2, #36	; 0x24
 800bc2c:	d838      	bhi.n	800bca0 <_realloc_r+0x180>
 800bc2e:	2a13      	cmp	r2, #19
 800bc30:	d934      	bls.n	800bc9c <_realloc_r+0x17c>
 800bc32:	6823      	ldr	r3, [r4, #0]
 800bc34:	2a1b      	cmp	r2, #27
 800bc36:	60ab      	str	r3, [r5, #8]
 800bc38:	6863      	ldr	r3, [r4, #4]
 800bc3a:	60eb      	str	r3, [r5, #12]
 800bc3c:	d81b      	bhi.n	800bc76 <_realloc_r+0x156>
 800bc3e:	3408      	adds	r4, #8
 800bc40:	f105 0310 	add.w	r3, r5, #16
 800bc44:	6822      	ldr	r2, [r4, #0]
 800bc46:	601a      	str	r2, [r3, #0]
 800bc48:	6862      	ldr	r2, [r4, #4]
 800bc4a:	605a      	str	r2, [r3, #4]
 800bc4c:	68a2      	ldr	r2, [r4, #8]
 800bc4e:	609a      	str	r2, [r3, #8]
 800bc50:	9a01      	ldr	r2, [sp, #4]
 800bc52:	eba7 0708 	sub.w	r7, r7, r8
 800bc56:	eb05 0308 	add.w	r3, r5, r8
 800bc5a:	f047 0701 	orr.w	r7, r7, #1
 800bc5e:	6093      	str	r3, [r2, #8]
 800bc60:	605f      	str	r7, [r3, #4]
 800bc62:	686b      	ldr	r3, [r5, #4]
 800bc64:	f003 0301 	and.w	r3, r3, #1
 800bc68:	ea43 0308 	orr.w	r3, r3, r8
 800bc6c:	606b      	str	r3, [r5, #4]
 800bc6e:	4648      	mov	r0, r9
 800bc70:	f7fb fb6e 	bl	8007350 <__malloc_unlock>
 800bc74:	e770      	b.n	800bb58 <_realloc_r+0x38>
 800bc76:	68a3      	ldr	r3, [r4, #8]
 800bc78:	2a24      	cmp	r2, #36	; 0x24
 800bc7a:	612b      	str	r3, [r5, #16]
 800bc7c:	68e3      	ldr	r3, [r4, #12]
 800bc7e:	bf18      	it	ne
 800bc80:	3410      	addne	r4, #16
 800bc82:	616b      	str	r3, [r5, #20]
 800bc84:	bf09      	itett	eq
 800bc86:	6923      	ldreq	r3, [r4, #16]
 800bc88:	f105 0318 	addne.w	r3, r5, #24
 800bc8c:	61ab      	streq	r3, [r5, #24]
 800bc8e:	6962      	ldreq	r2, [r4, #20]
 800bc90:	bf02      	ittt	eq
 800bc92:	f105 0320 	addeq.w	r3, r5, #32
 800bc96:	61ea      	streq	r2, [r5, #28]
 800bc98:	3418      	addeq	r4, #24
 800bc9a:	e7d3      	b.n	800bc44 <_realloc_r+0x124>
 800bc9c:	465b      	mov	r3, fp
 800bc9e:	e7d1      	b.n	800bc44 <_realloc_r+0x124>
 800bca0:	4621      	mov	r1, r4
 800bca2:	4658      	mov	r0, fp
 800bca4:	f7ff fbee 	bl	800b484 <memmove>
 800bca8:	e7d2      	b.n	800bc50 <_realloc_r+0x130>
 800bcaa:	45b8      	cmp	r8, r7
 800bcac:	dc54      	bgt.n	800bd58 <_realloc_r+0x238>
 800bcae:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bcb2:	4628      	mov	r0, r5
 800bcb4:	60da      	str	r2, [r3, #12]
 800bcb6:	6093      	str	r3, [r2, #8]
 800bcb8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bcbc:	68eb      	ldr	r3, [r5, #12]
 800bcbe:	60d3      	str	r3, [r2, #12]
 800bcc0:	609a      	str	r2, [r3, #8]
 800bcc2:	1f32      	subs	r2, r6, #4
 800bcc4:	2a24      	cmp	r2, #36	; 0x24
 800bcc6:	d843      	bhi.n	800bd50 <_realloc_r+0x230>
 800bcc8:	2a13      	cmp	r2, #19
 800bcca:	d908      	bls.n	800bcde <_realloc_r+0x1be>
 800bccc:	6823      	ldr	r3, [r4, #0]
 800bcce:	2a1b      	cmp	r2, #27
 800bcd0:	60ab      	str	r3, [r5, #8]
 800bcd2:	6863      	ldr	r3, [r4, #4]
 800bcd4:	60eb      	str	r3, [r5, #12]
 800bcd6:	d828      	bhi.n	800bd2a <_realloc_r+0x20a>
 800bcd8:	3408      	adds	r4, #8
 800bcda:	f105 0010 	add.w	r0, r5, #16
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	6003      	str	r3, [r0, #0]
 800bce2:	6863      	ldr	r3, [r4, #4]
 800bce4:	6043      	str	r3, [r0, #4]
 800bce6:	68a3      	ldr	r3, [r4, #8]
 800bce8:	6083      	str	r3, [r0, #8]
 800bcea:	686a      	ldr	r2, [r5, #4]
 800bcec:	eba7 0008 	sub.w	r0, r7, r8
 800bcf0:	280f      	cmp	r0, #15
 800bcf2:	f002 0201 	and.w	r2, r2, #1
 800bcf6:	eb05 0307 	add.w	r3, r5, r7
 800bcfa:	f240 80b3 	bls.w	800be64 <_realloc_r+0x344>
 800bcfe:	eb05 0108 	add.w	r1, r5, r8
 800bd02:	ea48 0202 	orr.w	r2, r8, r2
 800bd06:	f040 0001 	orr.w	r0, r0, #1
 800bd0a:	606a      	str	r2, [r5, #4]
 800bd0c:	6048      	str	r0, [r1, #4]
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	4648      	mov	r0, r9
 800bd12:	f042 0201 	orr.w	r2, r2, #1
 800bd16:	605a      	str	r2, [r3, #4]
 800bd18:	3108      	adds	r1, #8
 800bd1a:	f7ff f8f9 	bl	800af10 <_free_r>
 800bd1e:	4648      	mov	r0, r9
 800bd20:	f7fb fb16 	bl	8007350 <__malloc_unlock>
 800bd24:	f105 0b08 	add.w	fp, r5, #8
 800bd28:	e716      	b.n	800bb58 <_realloc_r+0x38>
 800bd2a:	68a3      	ldr	r3, [r4, #8]
 800bd2c:	2a24      	cmp	r2, #36	; 0x24
 800bd2e:	612b      	str	r3, [r5, #16]
 800bd30:	68e3      	ldr	r3, [r4, #12]
 800bd32:	bf18      	it	ne
 800bd34:	f105 0018 	addne.w	r0, r5, #24
 800bd38:	616b      	str	r3, [r5, #20]
 800bd3a:	bf09      	itett	eq
 800bd3c:	6923      	ldreq	r3, [r4, #16]
 800bd3e:	3410      	addne	r4, #16
 800bd40:	61ab      	streq	r3, [r5, #24]
 800bd42:	6963      	ldreq	r3, [r4, #20]
 800bd44:	bf02      	ittt	eq
 800bd46:	f105 0020 	addeq.w	r0, r5, #32
 800bd4a:	61eb      	streq	r3, [r5, #28]
 800bd4c:	3418      	addeq	r4, #24
 800bd4e:	e7c6      	b.n	800bcde <_realloc_r+0x1be>
 800bd50:	4621      	mov	r1, r4
 800bd52:	f7ff fb97 	bl	800b484 <memmove>
 800bd56:	e7c8      	b.n	800bcea <_realloc_r+0x1ca>
 800bd58:	45d8      	cmp	r8, fp
 800bd5a:	dc32      	bgt.n	800bdc2 <_realloc_r+0x2a2>
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	68eb      	ldr	r3, [r5, #12]
 800bd60:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bd64:	60d3      	str	r3, [r2, #12]
 800bd66:	609a      	str	r2, [r3, #8]
 800bd68:	1f32      	subs	r2, r6, #4
 800bd6a:	2a24      	cmp	r2, #36	; 0x24
 800bd6c:	d825      	bhi.n	800bdba <_realloc_r+0x29a>
 800bd6e:	2a13      	cmp	r2, #19
 800bd70:	d908      	bls.n	800bd84 <_realloc_r+0x264>
 800bd72:	6823      	ldr	r3, [r4, #0]
 800bd74:	2a1b      	cmp	r2, #27
 800bd76:	60ab      	str	r3, [r5, #8]
 800bd78:	6863      	ldr	r3, [r4, #4]
 800bd7a:	60eb      	str	r3, [r5, #12]
 800bd7c:	d80a      	bhi.n	800bd94 <_realloc_r+0x274>
 800bd7e:	3408      	adds	r4, #8
 800bd80:	f105 0010 	add.w	r0, r5, #16
 800bd84:	6823      	ldr	r3, [r4, #0]
 800bd86:	6003      	str	r3, [r0, #0]
 800bd88:	6863      	ldr	r3, [r4, #4]
 800bd8a:	6043      	str	r3, [r0, #4]
 800bd8c:	68a3      	ldr	r3, [r4, #8]
 800bd8e:	6083      	str	r3, [r0, #8]
 800bd90:	465f      	mov	r7, fp
 800bd92:	e7aa      	b.n	800bcea <_realloc_r+0x1ca>
 800bd94:	68a3      	ldr	r3, [r4, #8]
 800bd96:	2a24      	cmp	r2, #36	; 0x24
 800bd98:	612b      	str	r3, [r5, #16]
 800bd9a:	68e3      	ldr	r3, [r4, #12]
 800bd9c:	bf18      	it	ne
 800bd9e:	f105 0018 	addne.w	r0, r5, #24
 800bda2:	616b      	str	r3, [r5, #20]
 800bda4:	bf09      	itett	eq
 800bda6:	6923      	ldreq	r3, [r4, #16]
 800bda8:	3410      	addne	r4, #16
 800bdaa:	61ab      	streq	r3, [r5, #24]
 800bdac:	6963      	ldreq	r3, [r4, #20]
 800bdae:	bf02      	ittt	eq
 800bdb0:	f105 0020 	addeq.w	r0, r5, #32
 800bdb4:	61eb      	streq	r3, [r5, #28]
 800bdb6:	3418      	addeq	r4, #24
 800bdb8:	e7e4      	b.n	800bd84 <_realloc_r+0x264>
 800bdba:	4621      	mov	r1, r4
 800bdbc:	f7ff fb62 	bl	800b484 <memmove>
 800bdc0:	e7e6      	b.n	800bd90 <_realloc_r+0x270>
 800bdc2:	4648      	mov	r0, r9
 800bdc4:	f7fb f874 	bl	8006eb0 <_malloc_r>
 800bdc8:	4683      	mov	fp, r0
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	f43f af4f 	beq.w	800bc6e <_realloc_r+0x14e>
 800bdd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bdd4:	f1a0 0208 	sub.w	r2, r0, #8
 800bdd8:	f023 0301 	bic.w	r3, r3, #1
 800bddc:	4453      	add	r3, sl
 800bdde:	4293      	cmp	r3, r2
 800bde0:	d105      	bne.n	800bdee <_realloc_r+0x2ce>
 800bde2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bde6:	f027 0703 	bic.w	r7, r7, #3
 800bdea:	4437      	add	r7, r6
 800bdec:	e6fa      	b.n	800bbe4 <_realloc_r+0xc4>
 800bdee:	1f32      	subs	r2, r6, #4
 800bdf0:	2a24      	cmp	r2, #36	; 0x24
 800bdf2:	d831      	bhi.n	800be58 <_realloc_r+0x338>
 800bdf4:	2a13      	cmp	r2, #19
 800bdf6:	d92c      	bls.n	800be52 <_realloc_r+0x332>
 800bdf8:	6823      	ldr	r3, [r4, #0]
 800bdfa:	2a1b      	cmp	r2, #27
 800bdfc:	6003      	str	r3, [r0, #0]
 800bdfe:	6863      	ldr	r3, [r4, #4]
 800be00:	6043      	str	r3, [r0, #4]
 800be02:	d811      	bhi.n	800be28 <_realloc_r+0x308>
 800be04:	f104 0208 	add.w	r2, r4, #8
 800be08:	f100 0308 	add.w	r3, r0, #8
 800be0c:	6811      	ldr	r1, [r2, #0]
 800be0e:	6019      	str	r1, [r3, #0]
 800be10:	6851      	ldr	r1, [r2, #4]
 800be12:	6059      	str	r1, [r3, #4]
 800be14:	6892      	ldr	r2, [r2, #8]
 800be16:	609a      	str	r2, [r3, #8]
 800be18:	4621      	mov	r1, r4
 800be1a:	4648      	mov	r0, r9
 800be1c:	f7ff f878 	bl	800af10 <_free_r>
 800be20:	e725      	b.n	800bc6e <_realloc_r+0x14e>
 800be22:	bf00      	nop
 800be24:	200004b8 	.word	0x200004b8
 800be28:	68a3      	ldr	r3, [r4, #8]
 800be2a:	2a24      	cmp	r2, #36	; 0x24
 800be2c:	6083      	str	r3, [r0, #8]
 800be2e:	68e3      	ldr	r3, [r4, #12]
 800be30:	bf18      	it	ne
 800be32:	f104 0210 	addne.w	r2, r4, #16
 800be36:	60c3      	str	r3, [r0, #12]
 800be38:	bf09      	itett	eq
 800be3a:	6923      	ldreq	r3, [r4, #16]
 800be3c:	f100 0310 	addne.w	r3, r0, #16
 800be40:	6103      	streq	r3, [r0, #16]
 800be42:	6961      	ldreq	r1, [r4, #20]
 800be44:	bf02      	ittt	eq
 800be46:	f104 0218 	addeq.w	r2, r4, #24
 800be4a:	f100 0318 	addeq.w	r3, r0, #24
 800be4e:	6141      	streq	r1, [r0, #20]
 800be50:	e7dc      	b.n	800be0c <_realloc_r+0x2ec>
 800be52:	4603      	mov	r3, r0
 800be54:	4622      	mov	r2, r4
 800be56:	e7d9      	b.n	800be0c <_realloc_r+0x2ec>
 800be58:	4621      	mov	r1, r4
 800be5a:	f7ff fb13 	bl	800b484 <memmove>
 800be5e:	e7db      	b.n	800be18 <_realloc_r+0x2f8>
 800be60:	4637      	mov	r7, r6
 800be62:	e6bf      	b.n	800bbe4 <_realloc_r+0xc4>
 800be64:	4317      	orrs	r7, r2
 800be66:	606f      	str	r7, [r5, #4]
 800be68:	685a      	ldr	r2, [r3, #4]
 800be6a:	f042 0201 	orr.w	r2, r2, #1
 800be6e:	605a      	str	r2, [r3, #4]
 800be70:	e755      	b.n	800bd1e <_realloc_r+0x1fe>
 800be72:	bf00      	nop

0800be74 <frexp>:
 800be74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be76:	4617      	mov	r7, r2
 800be78:	2200      	movs	r2, #0
 800be7a:	603a      	str	r2, [r7, #0]
 800be7c:	4a14      	ldr	r2, [pc, #80]	; (800bed0 <frexp+0x5c>)
 800be7e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800be82:	4296      	cmp	r6, r2
 800be84:	4604      	mov	r4, r0
 800be86:	460d      	mov	r5, r1
 800be88:	460b      	mov	r3, r1
 800be8a:	dc1e      	bgt.n	800beca <frexp+0x56>
 800be8c:	4602      	mov	r2, r0
 800be8e:	4332      	orrs	r2, r6
 800be90:	d01b      	beq.n	800beca <frexp+0x56>
 800be92:	4a10      	ldr	r2, [pc, #64]	; (800bed4 <frexp+0x60>)
 800be94:	400a      	ands	r2, r1
 800be96:	b952      	cbnz	r2, 800beae <frexp+0x3a>
 800be98:	2200      	movs	r2, #0
 800be9a:	4b0f      	ldr	r3, [pc, #60]	; (800bed8 <frexp+0x64>)
 800be9c:	f7f4 fb1c 	bl	80004d8 <__aeabi_dmul>
 800bea0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800bea4:	4604      	mov	r4, r0
 800bea6:	460b      	mov	r3, r1
 800bea8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800beac:	603a      	str	r2, [r7, #0]
 800beae:	683a      	ldr	r2, [r7, #0]
 800beb0:	1536      	asrs	r6, r6, #20
 800beb2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800beb6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800beba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bebe:	4416      	add	r6, r2
 800bec0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800bec4:	603e      	str	r6, [r7, #0]
 800bec6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800beca:	4620      	mov	r0, r4
 800becc:	4629      	mov	r1, r5
 800bece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bed0:	7fefffff 	.word	0x7fefffff
 800bed4:	7ff00000 	.word	0x7ff00000
 800bed8:	43500000 	.word	0x43500000

0800bedc <__sread>:
 800bedc:	b510      	push	{r4, lr}
 800bede:	460c      	mov	r4, r1
 800bee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee4:	f000 ffd6 	bl	800ce94 <_read_r>
 800bee8:	2800      	cmp	r0, #0
 800beea:	bfab      	itete	ge
 800beec:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800beee:	89a3      	ldrhlt	r3, [r4, #12]
 800bef0:	181b      	addge	r3, r3, r0
 800bef2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bef6:	bfac      	ite	ge
 800bef8:	6523      	strge	r3, [r4, #80]	; 0x50
 800befa:	81a3      	strhlt	r3, [r4, #12]
 800befc:	bd10      	pop	{r4, pc}

0800befe <__swrite>:
 800befe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf02:	461f      	mov	r7, r3
 800bf04:	898b      	ldrh	r3, [r1, #12]
 800bf06:	4605      	mov	r5, r0
 800bf08:	05db      	lsls	r3, r3, #23
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	4616      	mov	r6, r2
 800bf0e:	d505      	bpl.n	800bf1c <__swrite+0x1e>
 800bf10:	2302      	movs	r3, #2
 800bf12:	2200      	movs	r2, #0
 800bf14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf18:	f000 ff98 	bl	800ce4c <_lseek_r>
 800bf1c:	89a3      	ldrh	r3, [r4, #12]
 800bf1e:	4632      	mov	r2, r6
 800bf20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf24:	81a3      	strh	r3, [r4, #12]
 800bf26:	4628      	mov	r0, r5
 800bf28:	463b      	mov	r3, r7
 800bf2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf32:	f000 bde1 	b.w	800caf8 <_write_r>

0800bf36 <__sseek>:
 800bf36:	b510      	push	{r4, lr}
 800bf38:	460c      	mov	r4, r1
 800bf3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf3e:	f000 ff85 	bl	800ce4c <_lseek_r>
 800bf42:	1c43      	adds	r3, r0, #1
 800bf44:	89a3      	ldrh	r3, [r4, #12]
 800bf46:	bf15      	itete	ne
 800bf48:	6520      	strne	r0, [r4, #80]	; 0x50
 800bf4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf52:	81a3      	strheq	r3, [r4, #12]
 800bf54:	bf18      	it	ne
 800bf56:	81a3      	strhne	r3, [r4, #12]
 800bf58:	bd10      	pop	{r4, pc}

0800bf5a <__sclose>:
 800bf5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf5e:	f000 be69 	b.w	800cc34 <_close_r>

0800bf62 <strncpy>:
 800bf62:	4603      	mov	r3, r0
 800bf64:	b510      	push	{r4, lr}
 800bf66:	3901      	subs	r1, #1
 800bf68:	b132      	cbz	r2, 800bf78 <strncpy+0x16>
 800bf6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf6e:	3a01      	subs	r2, #1
 800bf70:	f803 4b01 	strb.w	r4, [r3], #1
 800bf74:	2c00      	cmp	r4, #0
 800bf76:	d1f7      	bne.n	800bf68 <strncpy+0x6>
 800bf78:	2100      	movs	r1, #0
 800bf7a:	441a      	add	r2, r3
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	d100      	bne.n	800bf82 <strncpy+0x20>
 800bf80:	bd10      	pop	{r4, pc}
 800bf82:	f803 1b01 	strb.w	r1, [r3], #1
 800bf86:	e7f9      	b.n	800bf7c <strncpy+0x1a>

0800bf88 <__ssprint_r>:
 800bf88:	6893      	ldr	r3, [r2, #8]
 800bf8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf8e:	4680      	mov	r8, r0
 800bf90:	460c      	mov	r4, r1
 800bf92:	4617      	mov	r7, r2
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d061      	beq.n	800c05c <__ssprint_r+0xd4>
 800bf98:	2300      	movs	r3, #0
 800bf9a:	469b      	mov	fp, r3
 800bf9c:	f8d2 a000 	ldr.w	sl, [r2]
 800bfa0:	9301      	str	r3, [sp, #4]
 800bfa2:	f1bb 0f00 	cmp.w	fp, #0
 800bfa6:	d02b      	beq.n	800c000 <__ssprint_r+0x78>
 800bfa8:	68a6      	ldr	r6, [r4, #8]
 800bfaa:	45b3      	cmp	fp, r6
 800bfac:	d342      	bcc.n	800c034 <__ssprint_r+0xac>
 800bfae:	89a2      	ldrh	r2, [r4, #12]
 800bfb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfb4:	d03e      	beq.n	800c034 <__ssprint_r+0xac>
 800bfb6:	6825      	ldr	r5, [r4, #0]
 800bfb8:	6921      	ldr	r1, [r4, #16]
 800bfba:	eba5 0901 	sub.w	r9, r5, r1
 800bfbe:	6965      	ldr	r5, [r4, #20]
 800bfc0:	f109 0001 	add.w	r0, r9, #1
 800bfc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfcc:	106d      	asrs	r5, r5, #1
 800bfce:	4458      	add	r0, fp
 800bfd0:	4285      	cmp	r5, r0
 800bfd2:	bf38      	it	cc
 800bfd4:	4605      	movcc	r5, r0
 800bfd6:	0553      	lsls	r3, r2, #21
 800bfd8:	d545      	bpl.n	800c066 <__ssprint_r+0xde>
 800bfda:	4629      	mov	r1, r5
 800bfdc:	4640      	mov	r0, r8
 800bfde:	f7fa ff67 	bl	8006eb0 <_malloc_r>
 800bfe2:	4606      	mov	r6, r0
 800bfe4:	b9a0      	cbnz	r0, 800c010 <__ssprint_r+0x88>
 800bfe6:	230c      	movs	r3, #12
 800bfe8:	f8c8 3000 	str.w	r3, [r8]
 800bfec:	89a3      	ldrh	r3, [r4, #12]
 800bfee:	f04f 30ff 	mov.w	r0, #4294967295
 800bff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bff6:	81a3      	strh	r3, [r4, #12]
 800bff8:	2300      	movs	r3, #0
 800bffa:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800bffe:	e02f      	b.n	800c060 <__ssprint_r+0xd8>
 800c000:	f8da 3000 	ldr.w	r3, [sl]
 800c004:	f8da b004 	ldr.w	fp, [sl, #4]
 800c008:	9301      	str	r3, [sp, #4]
 800c00a:	f10a 0a08 	add.w	sl, sl, #8
 800c00e:	e7c8      	b.n	800bfa2 <__ssprint_r+0x1a>
 800c010:	464a      	mov	r2, r9
 800c012:	6921      	ldr	r1, [r4, #16]
 800c014:	f7ff fa28 	bl	800b468 <memcpy>
 800c018:	89a2      	ldrh	r2, [r4, #12]
 800c01a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c01e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c022:	81a2      	strh	r2, [r4, #12]
 800c024:	6126      	str	r6, [r4, #16]
 800c026:	444e      	add	r6, r9
 800c028:	6026      	str	r6, [r4, #0]
 800c02a:	465e      	mov	r6, fp
 800c02c:	6165      	str	r5, [r4, #20]
 800c02e:	eba5 0509 	sub.w	r5, r5, r9
 800c032:	60a5      	str	r5, [r4, #8]
 800c034:	455e      	cmp	r6, fp
 800c036:	bf28      	it	cs
 800c038:	465e      	movcs	r6, fp
 800c03a:	9901      	ldr	r1, [sp, #4]
 800c03c:	4632      	mov	r2, r6
 800c03e:	6820      	ldr	r0, [r4, #0]
 800c040:	f7ff fa20 	bl	800b484 <memmove>
 800c044:	68a2      	ldr	r2, [r4, #8]
 800c046:	1b92      	subs	r2, r2, r6
 800c048:	60a2      	str	r2, [r4, #8]
 800c04a:	6822      	ldr	r2, [r4, #0]
 800c04c:	4432      	add	r2, r6
 800c04e:	6022      	str	r2, [r4, #0]
 800c050:	68ba      	ldr	r2, [r7, #8]
 800c052:	eba2 030b 	sub.w	r3, r2, fp
 800c056:	60bb      	str	r3, [r7, #8]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d1d1      	bne.n	800c000 <__ssprint_r+0x78>
 800c05c:	2000      	movs	r0, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	b003      	add	sp, #12
 800c062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c066:	462a      	mov	r2, r5
 800c068:	4640      	mov	r0, r8
 800c06a:	f7ff fd59 	bl	800bb20 <_realloc_r>
 800c06e:	4606      	mov	r6, r0
 800c070:	2800      	cmp	r0, #0
 800c072:	d1d7      	bne.n	800c024 <__ssprint_r+0x9c>
 800c074:	4640      	mov	r0, r8
 800c076:	6921      	ldr	r1, [r4, #16]
 800c078:	f7fe ff4a 	bl	800af10 <_free_r>
 800c07c:	e7b3      	b.n	800bfe6 <__ssprint_r+0x5e>

0800c07e <__sprint_r>:
 800c07e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c082:	6893      	ldr	r3, [r2, #8]
 800c084:	4680      	mov	r8, r0
 800c086:	460f      	mov	r7, r1
 800c088:	4614      	mov	r4, r2
 800c08a:	b91b      	cbnz	r3, 800c094 <__sprint_r+0x16>
 800c08c:	4618      	mov	r0, r3
 800c08e:	6053      	str	r3, [r2, #4]
 800c090:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c094:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c096:	049d      	lsls	r5, r3, #18
 800c098:	d520      	bpl.n	800c0dc <__sprint_r+0x5e>
 800c09a:	6815      	ldr	r5, [r2, #0]
 800c09c:	3508      	adds	r5, #8
 800c09e:	f04f 0900 	mov.w	r9, #0
 800c0a2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c0a6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c0aa:	45ca      	cmp	sl, r9
 800c0ac:	dc0b      	bgt.n	800c0c6 <__sprint_r+0x48>
 800c0ae:	68a0      	ldr	r0, [r4, #8]
 800c0b0:	f026 0603 	bic.w	r6, r6, #3
 800c0b4:	1b80      	subs	r0, r0, r6
 800c0b6:	60a0      	str	r0, [r4, #8]
 800c0b8:	3508      	adds	r5, #8
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	d1ef      	bne.n	800c09e <__sprint_r+0x20>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800c0c4:	e7e4      	b.n	800c090 <__sprint_r+0x12>
 800c0c6:	463a      	mov	r2, r7
 800c0c8:	4640      	mov	r0, r8
 800c0ca:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c0ce:	f000 fe6c 	bl	800cdaa <_fputwc_r>
 800c0d2:	1c43      	adds	r3, r0, #1
 800c0d4:	d0f3      	beq.n	800c0be <__sprint_r+0x40>
 800c0d6:	f109 0901 	add.w	r9, r9, #1
 800c0da:	e7e6      	b.n	800c0aa <__sprint_r+0x2c>
 800c0dc:	f7fe ffd8 	bl	800b090 <__sfvwrite_r>
 800c0e0:	e7ed      	b.n	800c0be <__sprint_r+0x40>
	...

0800c0e4 <_vfiprintf_r>:
 800c0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e8:	b0bb      	sub	sp, #236	; 0xec
 800c0ea:	460f      	mov	r7, r1
 800c0ec:	461d      	mov	r5, r3
 800c0ee:	461c      	mov	r4, r3
 800c0f0:	4681      	mov	r9, r0
 800c0f2:	9202      	str	r2, [sp, #8]
 800c0f4:	b118      	cbz	r0, 800c0fe <_vfiprintf_r+0x1a>
 800c0f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c0f8:	b90b      	cbnz	r3, 800c0fe <_vfiprintf_r+0x1a>
 800c0fa:	f7fe fe79 	bl	800adf0 <__sinit>
 800c0fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c100:	07d8      	lsls	r0, r3, #31
 800c102:	d405      	bmi.n	800c110 <_vfiprintf_r+0x2c>
 800c104:	89bb      	ldrh	r3, [r7, #12]
 800c106:	0599      	lsls	r1, r3, #22
 800c108:	d402      	bmi.n	800c110 <_vfiprintf_r+0x2c>
 800c10a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c10c:	f7ff f930 	bl	800b370 <__retarget_lock_acquire_recursive>
 800c110:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c114:	049a      	lsls	r2, r3, #18
 800c116:	d406      	bmi.n	800c126 <_vfiprintf_r+0x42>
 800c118:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c11c:	81bb      	strh	r3, [r7, #12]
 800c11e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c120:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c124:	667b      	str	r3, [r7, #100]	; 0x64
 800c126:	89bb      	ldrh	r3, [r7, #12]
 800c128:	071e      	lsls	r6, r3, #28
 800c12a:	d501      	bpl.n	800c130 <_vfiprintf_r+0x4c>
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	b9ab      	cbnz	r3, 800c15c <_vfiprintf_r+0x78>
 800c130:	4639      	mov	r1, r7
 800c132:	4648      	mov	r0, r9
 800c134:	f7fd feae 	bl	8009e94 <__swsetup_r>
 800c138:	b180      	cbz	r0, 800c15c <_vfiprintf_r+0x78>
 800c13a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c13c:	07d8      	lsls	r0, r3, #31
 800c13e:	d506      	bpl.n	800c14e <_vfiprintf_r+0x6a>
 800c140:	f04f 33ff 	mov.w	r3, #4294967295
 800c144:	9303      	str	r3, [sp, #12]
 800c146:	9803      	ldr	r0, [sp, #12]
 800c148:	b03b      	add	sp, #236	; 0xec
 800c14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c14e:	89bb      	ldrh	r3, [r7, #12]
 800c150:	0599      	lsls	r1, r3, #22
 800c152:	d4f5      	bmi.n	800c140 <_vfiprintf_r+0x5c>
 800c154:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c156:	f7ff f90c 	bl	800b372 <__retarget_lock_release_recursive>
 800c15a:	e7f1      	b.n	800c140 <_vfiprintf_r+0x5c>
 800c15c:	89bb      	ldrh	r3, [r7, #12]
 800c15e:	f003 021a 	and.w	r2, r3, #26
 800c162:	2a0a      	cmp	r2, #10
 800c164:	d113      	bne.n	800c18e <_vfiprintf_r+0xaa>
 800c166:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c16a:	2a00      	cmp	r2, #0
 800c16c:	db0f      	blt.n	800c18e <_vfiprintf_r+0xaa>
 800c16e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c170:	07d2      	lsls	r2, r2, #31
 800c172:	d404      	bmi.n	800c17e <_vfiprintf_r+0x9a>
 800c174:	059e      	lsls	r6, r3, #22
 800c176:	d402      	bmi.n	800c17e <_vfiprintf_r+0x9a>
 800c178:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c17a:	f7ff f8fa 	bl	800b372 <__retarget_lock_release_recursive>
 800c17e:	462b      	mov	r3, r5
 800c180:	4639      	mov	r1, r7
 800c182:	4648      	mov	r0, r9
 800c184:	9a02      	ldr	r2, [sp, #8]
 800c186:	f000 fc2d 	bl	800c9e4 <__sbprintf>
 800c18a:	9003      	str	r0, [sp, #12]
 800c18c:	e7db      	b.n	800c146 <_vfiprintf_r+0x62>
 800c18e:	2300      	movs	r3, #0
 800c190:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c194:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c198:	ae11      	add	r6, sp, #68	; 0x44
 800c19a:	960e      	str	r6, [sp, #56]	; 0x38
 800c19c:	9308      	str	r3, [sp, #32]
 800c19e:	930a      	str	r3, [sp, #40]	; 0x28
 800c1a0:	9303      	str	r3, [sp, #12]
 800c1a2:	9b02      	ldr	r3, [sp, #8]
 800c1a4:	461d      	mov	r5, r3
 800c1a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1aa:	b10a      	cbz	r2, 800c1b0 <_vfiprintf_r+0xcc>
 800c1ac:	2a25      	cmp	r2, #37	; 0x25
 800c1ae:	d1f9      	bne.n	800c1a4 <_vfiprintf_r+0xc0>
 800c1b0:	9b02      	ldr	r3, [sp, #8]
 800c1b2:	ebb5 0803 	subs.w	r8, r5, r3
 800c1b6:	d00d      	beq.n	800c1d4 <_vfiprintf_r+0xf0>
 800c1b8:	e9c6 3800 	strd	r3, r8, [r6]
 800c1bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c1be:	4443      	add	r3, r8
 800c1c0:	9310      	str	r3, [sp, #64]	; 0x40
 800c1c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	2b07      	cmp	r3, #7
 800c1c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1ca:	dc75      	bgt.n	800c2b8 <_vfiprintf_r+0x1d4>
 800c1cc:	3608      	adds	r6, #8
 800c1ce:	9b03      	ldr	r3, [sp, #12]
 800c1d0:	4443      	add	r3, r8
 800c1d2:	9303      	str	r3, [sp, #12]
 800c1d4:	782b      	ldrb	r3, [r5, #0]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f000 83c6 	beq.w	800c968 <_vfiprintf_r+0x884>
 800c1dc:	2300      	movs	r3, #0
 800c1de:	f04f 31ff 	mov.w	r1, #4294967295
 800c1e2:	469a      	mov	sl, r3
 800c1e4:	1c6a      	adds	r2, r5, #1
 800c1e6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c1ea:	9101      	str	r1, [sp, #4]
 800c1ec:	9304      	str	r3, [sp, #16]
 800c1ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c1f2:	9202      	str	r2, [sp, #8]
 800c1f4:	f1a3 0220 	sub.w	r2, r3, #32
 800c1f8:	2a5a      	cmp	r2, #90	; 0x5a
 800c1fa:	f200 830e 	bhi.w	800c81a <_vfiprintf_r+0x736>
 800c1fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c202:	0098      	.short	0x0098
 800c204:	030c030c 	.word	0x030c030c
 800c208:	030c00a0 	.word	0x030c00a0
 800c20c:	030c030c 	.word	0x030c030c
 800c210:	030c0080 	.word	0x030c0080
 800c214:	00a3030c 	.word	0x00a3030c
 800c218:	030c00ad 	.word	0x030c00ad
 800c21c:	00af00aa 	.word	0x00af00aa
 800c220:	00ca030c 	.word	0x00ca030c
 800c224:	00cd00cd 	.word	0x00cd00cd
 800c228:	00cd00cd 	.word	0x00cd00cd
 800c22c:	00cd00cd 	.word	0x00cd00cd
 800c230:	00cd00cd 	.word	0x00cd00cd
 800c234:	030c00cd 	.word	0x030c00cd
 800c238:	030c030c 	.word	0x030c030c
 800c23c:	030c030c 	.word	0x030c030c
 800c240:	030c030c 	.word	0x030c030c
 800c244:	030c030c 	.word	0x030c030c
 800c248:	010500f7 	.word	0x010500f7
 800c24c:	030c030c 	.word	0x030c030c
 800c250:	030c030c 	.word	0x030c030c
 800c254:	030c030c 	.word	0x030c030c
 800c258:	030c030c 	.word	0x030c030c
 800c25c:	030c030c 	.word	0x030c030c
 800c260:	030c014b 	.word	0x030c014b
 800c264:	030c030c 	.word	0x030c030c
 800c268:	030c0191 	.word	0x030c0191
 800c26c:	030c026f 	.word	0x030c026f
 800c270:	028d030c 	.word	0x028d030c
 800c274:	030c030c 	.word	0x030c030c
 800c278:	030c030c 	.word	0x030c030c
 800c27c:	030c030c 	.word	0x030c030c
 800c280:	030c030c 	.word	0x030c030c
 800c284:	030c030c 	.word	0x030c030c
 800c288:	010700f7 	.word	0x010700f7
 800c28c:	030c030c 	.word	0x030c030c
 800c290:	00dd030c 	.word	0x00dd030c
 800c294:	00f10107 	.word	0x00f10107
 800c298:	00ea030c 	.word	0x00ea030c
 800c29c:	012e030c 	.word	0x012e030c
 800c2a0:	0180014d 	.word	0x0180014d
 800c2a4:	030c00f1 	.word	0x030c00f1
 800c2a8:	00960191 	.word	0x00960191
 800c2ac:	030c0271 	.word	0x030c0271
 800c2b0:	0065030c 	.word	0x0065030c
 800c2b4:	0096030c 	.word	0x0096030c
 800c2b8:	4639      	mov	r1, r7
 800c2ba:	4648      	mov	r0, r9
 800c2bc:	aa0e      	add	r2, sp, #56	; 0x38
 800c2be:	f7ff fede 	bl	800c07e <__sprint_r>
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	f040 832f 	bne.w	800c926 <_vfiprintf_r+0x842>
 800c2c8:	ae11      	add	r6, sp, #68	; 0x44
 800c2ca:	e780      	b.n	800c1ce <_vfiprintf_r+0xea>
 800c2cc:	4a94      	ldr	r2, [pc, #592]	; (800c520 <_vfiprintf_r+0x43c>)
 800c2ce:	f01a 0f20 	tst.w	sl, #32
 800c2d2:	9206      	str	r2, [sp, #24]
 800c2d4:	f000 8224 	beq.w	800c720 <_vfiprintf_r+0x63c>
 800c2d8:	3407      	adds	r4, #7
 800c2da:	f024 0b07 	bic.w	fp, r4, #7
 800c2de:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c2e2:	f01a 0f01 	tst.w	sl, #1
 800c2e6:	d009      	beq.n	800c2fc <_vfiprintf_r+0x218>
 800c2e8:	ea54 0205 	orrs.w	r2, r4, r5
 800c2ec:	bf1f      	itttt	ne
 800c2ee:	2230      	movne	r2, #48	; 0x30
 800c2f0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c2f4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c2f8:	f04a 0a02 	orrne.w	sl, sl, #2
 800c2fc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c300:	e10b      	b.n	800c51a <_vfiprintf_r+0x436>
 800c302:	4648      	mov	r0, r9
 800c304:	f7ff f82e 	bl	800b364 <_localeconv_r>
 800c308:	6843      	ldr	r3, [r0, #4]
 800c30a:	4618      	mov	r0, r3
 800c30c:	930a      	str	r3, [sp, #40]	; 0x28
 800c30e:	f7f3 ff1f 	bl	8000150 <strlen>
 800c312:	9008      	str	r0, [sp, #32]
 800c314:	4648      	mov	r0, r9
 800c316:	f7ff f825 	bl	800b364 <_localeconv_r>
 800c31a:	6883      	ldr	r3, [r0, #8]
 800c31c:	9307      	str	r3, [sp, #28]
 800c31e:	9b08      	ldr	r3, [sp, #32]
 800c320:	b12b      	cbz	r3, 800c32e <_vfiprintf_r+0x24a>
 800c322:	9b07      	ldr	r3, [sp, #28]
 800c324:	b11b      	cbz	r3, 800c32e <_vfiprintf_r+0x24a>
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	b10b      	cbz	r3, 800c32e <_vfiprintf_r+0x24a>
 800c32a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c32e:	9a02      	ldr	r2, [sp, #8]
 800c330:	e75d      	b.n	800c1ee <_vfiprintf_r+0x10a>
 800c332:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c336:	2b00      	cmp	r3, #0
 800c338:	d1f9      	bne.n	800c32e <_vfiprintf_r+0x24a>
 800c33a:	2320      	movs	r3, #32
 800c33c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c340:	e7f5      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c342:	f04a 0a01 	orr.w	sl, sl, #1
 800c346:	e7f2      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c348:	f854 3b04 	ldr.w	r3, [r4], #4
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	9304      	str	r3, [sp, #16]
 800c350:	daed      	bge.n	800c32e <_vfiprintf_r+0x24a>
 800c352:	425b      	negs	r3, r3
 800c354:	9304      	str	r3, [sp, #16]
 800c356:	f04a 0a04 	orr.w	sl, sl, #4
 800c35a:	e7e8      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c35c:	232b      	movs	r3, #43	; 0x2b
 800c35e:	e7ed      	b.n	800c33c <_vfiprintf_r+0x258>
 800c360:	9a02      	ldr	r2, [sp, #8]
 800c362:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c366:	2b2a      	cmp	r3, #42	; 0x2a
 800c368:	d112      	bne.n	800c390 <_vfiprintf_r+0x2ac>
 800c36a:	f854 0b04 	ldr.w	r0, [r4], #4
 800c36e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800c372:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c376:	e7da      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c378:	200a      	movs	r0, #10
 800c37a:	9b01      	ldr	r3, [sp, #4]
 800c37c:	fb00 1303 	mla	r3, r0, r3, r1
 800c380:	9301      	str	r3, [sp, #4]
 800c382:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c386:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c38a:	2909      	cmp	r1, #9
 800c38c:	d9f4      	bls.n	800c378 <_vfiprintf_r+0x294>
 800c38e:	e730      	b.n	800c1f2 <_vfiprintf_r+0x10e>
 800c390:	2100      	movs	r1, #0
 800c392:	9101      	str	r1, [sp, #4]
 800c394:	e7f7      	b.n	800c386 <_vfiprintf_r+0x2a2>
 800c396:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800c39a:	e7c8      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c39c:	2100      	movs	r1, #0
 800c39e:	9a02      	ldr	r2, [sp, #8]
 800c3a0:	9104      	str	r1, [sp, #16]
 800c3a2:	200a      	movs	r0, #10
 800c3a4:	9904      	ldr	r1, [sp, #16]
 800c3a6:	3b30      	subs	r3, #48	; 0x30
 800c3a8:	fb00 3301 	mla	r3, r0, r1, r3
 800c3ac:	9304      	str	r3, [sp, #16]
 800c3ae:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c3b2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c3b6:	2909      	cmp	r1, #9
 800c3b8:	d9f3      	bls.n	800c3a2 <_vfiprintf_r+0x2be>
 800c3ba:	e71a      	b.n	800c1f2 <_vfiprintf_r+0x10e>
 800c3bc:	9b02      	ldr	r3, [sp, #8]
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2b68      	cmp	r3, #104	; 0x68
 800c3c2:	bf01      	itttt	eq
 800c3c4:	9b02      	ldreq	r3, [sp, #8]
 800c3c6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800c3ca:	3301      	addeq	r3, #1
 800c3cc:	9302      	streq	r3, [sp, #8]
 800c3ce:	bf18      	it	ne
 800c3d0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800c3d4:	e7ab      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c3d6:	9b02      	ldr	r3, [sp, #8]
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	2b6c      	cmp	r3, #108	; 0x6c
 800c3dc:	d105      	bne.n	800c3ea <_vfiprintf_r+0x306>
 800c3de:	9b02      	ldr	r3, [sp, #8]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	9302      	str	r3, [sp, #8]
 800c3e4:	f04a 0a20 	orr.w	sl, sl, #32
 800c3e8:	e7a1      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c3ea:	f04a 0a10 	orr.w	sl, sl, #16
 800c3ee:	e79e      	b.n	800c32e <_vfiprintf_r+0x24a>
 800c3f0:	46a3      	mov	fp, r4
 800c3f2:	2100      	movs	r1, #0
 800c3f4:	f85b 3b04 	ldr.w	r3, [fp], #4
 800c3f8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c3fc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c400:	2301      	movs	r3, #1
 800c402:	460d      	mov	r5, r1
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800c40a:	e0a0      	b.n	800c54e <_vfiprintf_r+0x46a>
 800c40c:	f04a 0a10 	orr.w	sl, sl, #16
 800c410:	f01a 0f20 	tst.w	sl, #32
 800c414:	d010      	beq.n	800c438 <_vfiprintf_r+0x354>
 800c416:	3407      	adds	r4, #7
 800c418:	f024 0b07 	bic.w	fp, r4, #7
 800c41c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c420:	2c00      	cmp	r4, #0
 800c422:	f175 0300 	sbcs.w	r3, r5, #0
 800c426:	da05      	bge.n	800c434 <_vfiprintf_r+0x350>
 800c428:	232d      	movs	r3, #45	; 0x2d
 800c42a:	4264      	negs	r4, r4
 800c42c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c430:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c434:	2301      	movs	r3, #1
 800c436:	e03f      	b.n	800c4b8 <_vfiprintf_r+0x3d4>
 800c438:	f01a 0f10 	tst.w	sl, #16
 800c43c:	f104 0b04 	add.w	fp, r4, #4
 800c440:	d002      	beq.n	800c448 <_vfiprintf_r+0x364>
 800c442:	6824      	ldr	r4, [r4, #0]
 800c444:	17e5      	asrs	r5, r4, #31
 800c446:	e7eb      	b.n	800c420 <_vfiprintf_r+0x33c>
 800c448:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c44c:	6824      	ldr	r4, [r4, #0]
 800c44e:	d001      	beq.n	800c454 <_vfiprintf_r+0x370>
 800c450:	b224      	sxth	r4, r4
 800c452:	e7f7      	b.n	800c444 <_vfiprintf_r+0x360>
 800c454:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c458:	bf18      	it	ne
 800c45a:	b264      	sxtbne	r4, r4
 800c45c:	e7f2      	b.n	800c444 <_vfiprintf_r+0x360>
 800c45e:	f01a 0f20 	tst.w	sl, #32
 800c462:	f854 3b04 	ldr.w	r3, [r4], #4
 800c466:	d005      	beq.n	800c474 <_vfiprintf_r+0x390>
 800c468:	9a03      	ldr	r2, [sp, #12]
 800c46a:	4610      	mov	r0, r2
 800c46c:	17d1      	asrs	r1, r2, #31
 800c46e:	e9c3 0100 	strd	r0, r1, [r3]
 800c472:	e696      	b.n	800c1a2 <_vfiprintf_r+0xbe>
 800c474:	f01a 0f10 	tst.w	sl, #16
 800c478:	d002      	beq.n	800c480 <_vfiprintf_r+0x39c>
 800c47a:	9a03      	ldr	r2, [sp, #12]
 800c47c:	601a      	str	r2, [r3, #0]
 800c47e:	e690      	b.n	800c1a2 <_vfiprintf_r+0xbe>
 800c480:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c484:	d002      	beq.n	800c48c <_vfiprintf_r+0x3a8>
 800c486:	9a03      	ldr	r2, [sp, #12]
 800c488:	801a      	strh	r2, [r3, #0]
 800c48a:	e68a      	b.n	800c1a2 <_vfiprintf_r+0xbe>
 800c48c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c490:	d0f3      	beq.n	800c47a <_vfiprintf_r+0x396>
 800c492:	9a03      	ldr	r2, [sp, #12]
 800c494:	701a      	strb	r2, [r3, #0]
 800c496:	e684      	b.n	800c1a2 <_vfiprintf_r+0xbe>
 800c498:	f04a 0a10 	orr.w	sl, sl, #16
 800c49c:	f01a 0f20 	tst.w	sl, #32
 800c4a0:	d01d      	beq.n	800c4de <_vfiprintf_r+0x3fa>
 800c4a2:	3407      	adds	r4, #7
 800c4a4:	f024 0b07 	bic.w	fp, r4, #7
 800c4a8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800c4b8:	9a01      	ldr	r2, [sp, #4]
 800c4ba:	3201      	adds	r2, #1
 800c4bc:	f000 8261 	beq.w	800c982 <_vfiprintf_r+0x89e>
 800c4c0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800c4c4:	9205      	str	r2, [sp, #20]
 800c4c6:	ea54 0205 	orrs.w	r2, r4, r5
 800c4ca:	f040 8260 	bne.w	800c98e <_vfiprintf_r+0x8aa>
 800c4ce:	9a01      	ldr	r2, [sp, #4]
 800c4d0:	2a00      	cmp	r2, #0
 800c4d2:	f000 8197 	beq.w	800c804 <_vfiprintf_r+0x720>
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	f040 825c 	bne.w	800c994 <_vfiprintf_r+0x8b0>
 800c4dc:	e136      	b.n	800c74c <_vfiprintf_r+0x668>
 800c4de:	f01a 0f10 	tst.w	sl, #16
 800c4e2:	f104 0b04 	add.w	fp, r4, #4
 800c4e6:	d001      	beq.n	800c4ec <_vfiprintf_r+0x408>
 800c4e8:	6824      	ldr	r4, [r4, #0]
 800c4ea:	e003      	b.n	800c4f4 <_vfiprintf_r+0x410>
 800c4ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c4f0:	d002      	beq.n	800c4f8 <_vfiprintf_r+0x414>
 800c4f2:	8824      	ldrh	r4, [r4, #0]
 800c4f4:	2500      	movs	r5, #0
 800c4f6:	e7d9      	b.n	800c4ac <_vfiprintf_r+0x3c8>
 800c4f8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c4fc:	d0f4      	beq.n	800c4e8 <_vfiprintf_r+0x404>
 800c4fe:	7824      	ldrb	r4, [r4, #0]
 800c500:	e7f8      	b.n	800c4f4 <_vfiprintf_r+0x410>
 800c502:	f647 0330 	movw	r3, #30768	; 0x7830
 800c506:	46a3      	mov	fp, r4
 800c508:	2500      	movs	r5, #0
 800c50a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800c50e:	4b04      	ldr	r3, [pc, #16]	; (800c520 <_vfiprintf_r+0x43c>)
 800c510:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c514:	f04a 0a02 	orr.w	sl, sl, #2
 800c518:	9306      	str	r3, [sp, #24]
 800c51a:	2302      	movs	r3, #2
 800c51c:	e7c9      	b.n	800c4b2 <_vfiprintf_r+0x3ce>
 800c51e:	bf00      	nop
 800c520:	0800ead8 	.word	0x0800ead8
 800c524:	46a3      	mov	fp, r4
 800c526:	2500      	movs	r5, #0
 800c528:	9b01      	ldr	r3, [sp, #4]
 800c52a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800c52e:	1c5c      	adds	r4, r3, #1
 800c530:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800c534:	f000 80cf 	beq.w	800c6d6 <_vfiprintf_r+0x5f2>
 800c538:	461a      	mov	r2, r3
 800c53a:	4629      	mov	r1, r5
 800c53c:	4640      	mov	r0, r8
 800c53e:	f7fe ff85 	bl	800b44c <memchr>
 800c542:	2800      	cmp	r0, #0
 800c544:	f000 8173 	beq.w	800c82e <_vfiprintf_r+0x74a>
 800c548:	eba0 0308 	sub.w	r3, r0, r8
 800c54c:	9301      	str	r3, [sp, #4]
 800c54e:	9b01      	ldr	r3, [sp, #4]
 800c550:	42ab      	cmp	r3, r5
 800c552:	bfb8      	it	lt
 800c554:	462b      	movlt	r3, r5
 800c556:	9305      	str	r3, [sp, #20]
 800c558:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c55c:	b113      	cbz	r3, 800c564 <_vfiprintf_r+0x480>
 800c55e:	9b05      	ldr	r3, [sp, #20]
 800c560:	3301      	adds	r3, #1
 800c562:	9305      	str	r3, [sp, #20]
 800c564:	f01a 0302 	ands.w	r3, sl, #2
 800c568:	9309      	str	r3, [sp, #36]	; 0x24
 800c56a:	bf1e      	ittt	ne
 800c56c:	9b05      	ldrne	r3, [sp, #20]
 800c56e:	3302      	addne	r3, #2
 800c570:	9305      	strne	r3, [sp, #20]
 800c572:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800c576:	930b      	str	r3, [sp, #44]	; 0x2c
 800c578:	d11f      	bne.n	800c5ba <_vfiprintf_r+0x4d6>
 800c57a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c57e:	1a9c      	subs	r4, r3, r2
 800c580:	2c00      	cmp	r4, #0
 800c582:	dd1a      	ble.n	800c5ba <_vfiprintf_r+0x4d6>
 800c584:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c588:	48b4      	ldr	r0, [pc, #720]	; (800c85c <_vfiprintf_r+0x778>)
 800c58a:	2c10      	cmp	r4, #16
 800c58c:	f103 0301 	add.w	r3, r3, #1
 800c590:	f106 0108 	add.w	r1, r6, #8
 800c594:	6030      	str	r0, [r6, #0]
 800c596:	f300 814c 	bgt.w	800c832 <_vfiprintf_r+0x74e>
 800c59a:	6074      	str	r4, [r6, #4]
 800c59c:	2b07      	cmp	r3, #7
 800c59e:	4414      	add	r4, r2
 800c5a0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c5a4:	f340 8157 	ble.w	800c856 <_vfiprintf_r+0x772>
 800c5a8:	4639      	mov	r1, r7
 800c5aa:	4648      	mov	r0, r9
 800c5ac:	aa0e      	add	r2, sp, #56	; 0x38
 800c5ae:	f7ff fd66 	bl	800c07e <__sprint_r>
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	f040 81b7 	bne.w	800c926 <_vfiprintf_r+0x842>
 800c5b8:	ae11      	add	r6, sp, #68	; 0x44
 800c5ba:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c5be:	b173      	cbz	r3, 800c5de <_vfiprintf_r+0x4fa>
 800c5c0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c5c4:	6032      	str	r2, [r6, #0]
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5ca:	6072      	str	r2, [r6, #4]
 800c5cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	3201      	adds	r2, #1
 800c5d2:	2b07      	cmp	r3, #7
 800c5d4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c5d8:	f300 8146 	bgt.w	800c868 <_vfiprintf_r+0x784>
 800c5dc:	3608      	adds	r6, #8
 800c5de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5e0:	b16b      	cbz	r3, 800c5fe <_vfiprintf_r+0x51a>
 800c5e2:	aa0d      	add	r2, sp, #52	; 0x34
 800c5e4:	6032      	str	r2, [r6, #0]
 800c5e6:	2202      	movs	r2, #2
 800c5e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5ea:	6072      	str	r2, [r6, #4]
 800c5ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	3202      	adds	r2, #2
 800c5f2:	2b07      	cmp	r3, #7
 800c5f4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c5f8:	f300 813f 	bgt.w	800c87a <_vfiprintf_r+0x796>
 800c5fc:	3608      	adds	r6, #8
 800c5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c600:	2b80      	cmp	r3, #128	; 0x80
 800c602:	d11f      	bne.n	800c644 <_vfiprintf_r+0x560>
 800c604:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c608:	1a9c      	subs	r4, r3, r2
 800c60a:	2c00      	cmp	r4, #0
 800c60c:	dd1a      	ble.n	800c644 <_vfiprintf_r+0x560>
 800c60e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c612:	4893      	ldr	r0, [pc, #588]	; (800c860 <_vfiprintf_r+0x77c>)
 800c614:	2c10      	cmp	r4, #16
 800c616:	f103 0301 	add.w	r3, r3, #1
 800c61a:	f106 0108 	add.w	r1, r6, #8
 800c61e:	6030      	str	r0, [r6, #0]
 800c620:	f300 8134 	bgt.w	800c88c <_vfiprintf_r+0x7a8>
 800c624:	6074      	str	r4, [r6, #4]
 800c626:	2b07      	cmp	r3, #7
 800c628:	4414      	add	r4, r2
 800c62a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c62e:	f340 813f 	ble.w	800c8b0 <_vfiprintf_r+0x7cc>
 800c632:	4639      	mov	r1, r7
 800c634:	4648      	mov	r0, r9
 800c636:	aa0e      	add	r2, sp, #56	; 0x38
 800c638:	f7ff fd21 	bl	800c07e <__sprint_r>
 800c63c:	2800      	cmp	r0, #0
 800c63e:	f040 8172 	bne.w	800c926 <_vfiprintf_r+0x842>
 800c642:	ae11      	add	r6, sp, #68	; 0x44
 800c644:	9b01      	ldr	r3, [sp, #4]
 800c646:	1aec      	subs	r4, r5, r3
 800c648:	2c00      	cmp	r4, #0
 800c64a:	dd1a      	ble.n	800c682 <_vfiprintf_r+0x59e>
 800c64c:	4d84      	ldr	r5, [pc, #528]	; (800c860 <_vfiprintf_r+0x77c>)
 800c64e:	2c10      	cmp	r4, #16
 800c650:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800c654:	f106 0208 	add.w	r2, r6, #8
 800c658:	f103 0301 	add.w	r3, r3, #1
 800c65c:	6035      	str	r5, [r6, #0]
 800c65e:	f300 8129 	bgt.w	800c8b4 <_vfiprintf_r+0x7d0>
 800c662:	6074      	str	r4, [r6, #4]
 800c664:	2b07      	cmp	r3, #7
 800c666:	440c      	add	r4, r1
 800c668:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c66c:	f340 8133 	ble.w	800c8d6 <_vfiprintf_r+0x7f2>
 800c670:	4639      	mov	r1, r7
 800c672:	4648      	mov	r0, r9
 800c674:	aa0e      	add	r2, sp, #56	; 0x38
 800c676:	f7ff fd02 	bl	800c07e <__sprint_r>
 800c67a:	2800      	cmp	r0, #0
 800c67c:	f040 8153 	bne.w	800c926 <_vfiprintf_r+0x842>
 800c680:	ae11      	add	r6, sp, #68	; 0x44
 800c682:	9b01      	ldr	r3, [sp, #4]
 800c684:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c686:	6073      	str	r3, [r6, #4]
 800c688:	4418      	add	r0, r3
 800c68a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c68c:	f8c6 8000 	str.w	r8, [r6]
 800c690:	3301      	adds	r3, #1
 800c692:	2b07      	cmp	r3, #7
 800c694:	9010      	str	r0, [sp, #64]	; 0x40
 800c696:	930f      	str	r3, [sp, #60]	; 0x3c
 800c698:	f300 811f 	bgt.w	800c8da <_vfiprintf_r+0x7f6>
 800c69c:	f106 0308 	add.w	r3, r6, #8
 800c6a0:	f01a 0f04 	tst.w	sl, #4
 800c6a4:	f040 8121 	bne.w	800c8ea <_vfiprintf_r+0x806>
 800c6a8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c6ac:	9905      	ldr	r1, [sp, #20]
 800c6ae:	428a      	cmp	r2, r1
 800c6b0:	bfac      	ite	ge
 800c6b2:	189b      	addge	r3, r3, r2
 800c6b4:	185b      	addlt	r3, r3, r1
 800c6b6:	9303      	str	r3, [sp, #12]
 800c6b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c6ba:	b13b      	cbz	r3, 800c6cc <_vfiprintf_r+0x5e8>
 800c6bc:	4639      	mov	r1, r7
 800c6be:	4648      	mov	r0, r9
 800c6c0:	aa0e      	add	r2, sp, #56	; 0x38
 800c6c2:	f7ff fcdc 	bl	800c07e <__sprint_r>
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	f040 812d 	bne.w	800c926 <_vfiprintf_r+0x842>
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	465c      	mov	r4, fp
 800c6d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6d2:	ae11      	add	r6, sp, #68	; 0x44
 800c6d4:	e565      	b.n	800c1a2 <_vfiprintf_r+0xbe>
 800c6d6:	4640      	mov	r0, r8
 800c6d8:	f7f3 fd3a 	bl	8000150 <strlen>
 800c6dc:	9001      	str	r0, [sp, #4]
 800c6de:	e736      	b.n	800c54e <_vfiprintf_r+0x46a>
 800c6e0:	f04a 0a10 	orr.w	sl, sl, #16
 800c6e4:	f01a 0f20 	tst.w	sl, #32
 800c6e8:	d006      	beq.n	800c6f8 <_vfiprintf_r+0x614>
 800c6ea:	3407      	adds	r4, #7
 800c6ec:	f024 0b07 	bic.w	fp, r4, #7
 800c6f0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	e6dc      	b.n	800c4b2 <_vfiprintf_r+0x3ce>
 800c6f8:	f01a 0f10 	tst.w	sl, #16
 800c6fc:	f104 0b04 	add.w	fp, r4, #4
 800c700:	d001      	beq.n	800c706 <_vfiprintf_r+0x622>
 800c702:	6824      	ldr	r4, [r4, #0]
 800c704:	e003      	b.n	800c70e <_vfiprintf_r+0x62a>
 800c706:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c70a:	d002      	beq.n	800c712 <_vfiprintf_r+0x62e>
 800c70c:	8824      	ldrh	r4, [r4, #0]
 800c70e:	2500      	movs	r5, #0
 800c710:	e7f0      	b.n	800c6f4 <_vfiprintf_r+0x610>
 800c712:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c716:	d0f4      	beq.n	800c702 <_vfiprintf_r+0x61e>
 800c718:	7824      	ldrb	r4, [r4, #0]
 800c71a:	e7f8      	b.n	800c70e <_vfiprintf_r+0x62a>
 800c71c:	4a51      	ldr	r2, [pc, #324]	; (800c864 <_vfiprintf_r+0x780>)
 800c71e:	e5d6      	b.n	800c2ce <_vfiprintf_r+0x1ea>
 800c720:	f01a 0f10 	tst.w	sl, #16
 800c724:	f104 0b04 	add.w	fp, r4, #4
 800c728:	d001      	beq.n	800c72e <_vfiprintf_r+0x64a>
 800c72a:	6824      	ldr	r4, [r4, #0]
 800c72c:	e003      	b.n	800c736 <_vfiprintf_r+0x652>
 800c72e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c732:	d002      	beq.n	800c73a <_vfiprintf_r+0x656>
 800c734:	8824      	ldrh	r4, [r4, #0]
 800c736:	2500      	movs	r5, #0
 800c738:	e5d3      	b.n	800c2e2 <_vfiprintf_r+0x1fe>
 800c73a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c73e:	d0f4      	beq.n	800c72a <_vfiprintf_r+0x646>
 800c740:	7824      	ldrb	r4, [r4, #0]
 800c742:	e7f8      	b.n	800c736 <_vfiprintf_r+0x652>
 800c744:	2d00      	cmp	r5, #0
 800c746:	bf08      	it	eq
 800c748:	2c0a      	cmpeq	r4, #10
 800c74a:	d205      	bcs.n	800c758 <_vfiprintf_r+0x674>
 800c74c:	3430      	adds	r4, #48	; 0x30
 800c74e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800c752:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800c756:	e13b      	b.n	800c9d0 <_vfiprintf_r+0x8ec>
 800c758:	f04f 0a00 	mov.w	sl, #0
 800c75c:	ab3a      	add	r3, sp, #232	; 0xe8
 800c75e:	9309      	str	r3, [sp, #36]	; 0x24
 800c760:	9b05      	ldr	r3, [sp, #20]
 800c762:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c766:	930b      	str	r3, [sp, #44]	; 0x2c
 800c768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c76a:	220a      	movs	r2, #10
 800c76c:	4620      	mov	r0, r4
 800c76e:	4629      	mov	r1, r5
 800c770:	f103 38ff 	add.w	r8, r3, #4294967295
 800c774:	2300      	movs	r3, #0
 800c776:	f7f4 f9d7 	bl	8000b28 <__aeabi_uldivmod>
 800c77a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c77c:	3230      	adds	r2, #48	; 0x30
 800c77e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800c782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c784:	f10a 0a01 	add.w	sl, sl, #1
 800c788:	b1d3      	cbz	r3, 800c7c0 <_vfiprintf_r+0x6dc>
 800c78a:	9b07      	ldr	r3, [sp, #28]
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	4553      	cmp	r3, sl
 800c790:	d116      	bne.n	800c7c0 <_vfiprintf_r+0x6dc>
 800c792:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800c796:	d013      	beq.n	800c7c0 <_vfiprintf_r+0x6dc>
 800c798:	2d00      	cmp	r5, #0
 800c79a:	bf08      	it	eq
 800c79c:	2c0a      	cmpeq	r4, #10
 800c79e:	d30f      	bcc.n	800c7c0 <_vfiprintf_r+0x6dc>
 800c7a0:	9b08      	ldr	r3, [sp, #32]
 800c7a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c7a4:	eba8 0803 	sub.w	r8, r8, r3
 800c7a8:	461a      	mov	r2, r3
 800c7aa:	4640      	mov	r0, r8
 800c7ac:	f7ff fbd9 	bl	800bf62 <strncpy>
 800c7b0:	9b07      	ldr	r3, [sp, #28]
 800c7b2:	785b      	ldrb	r3, [r3, #1]
 800c7b4:	b1a3      	cbz	r3, 800c7e0 <_vfiprintf_r+0x6fc>
 800c7b6:	f04f 0a00 	mov.w	sl, #0
 800c7ba:	9b07      	ldr	r3, [sp, #28]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	9307      	str	r3, [sp, #28]
 800c7c0:	220a      	movs	r2, #10
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	4629      	mov	r1, r5
 800c7c8:	f7f4 f9ae 	bl	8000b28 <__aeabi_uldivmod>
 800c7cc:	2d00      	cmp	r5, #0
 800c7ce:	bf08      	it	eq
 800c7d0:	2c0a      	cmpeq	r4, #10
 800c7d2:	f0c0 80fd 	bcc.w	800c9d0 <_vfiprintf_r+0x8ec>
 800c7d6:	4604      	mov	r4, r0
 800c7d8:	460d      	mov	r5, r1
 800c7da:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800c7de:	e7c3      	b.n	800c768 <_vfiprintf_r+0x684>
 800c7e0:	469a      	mov	sl, r3
 800c7e2:	e7ed      	b.n	800c7c0 <_vfiprintf_r+0x6dc>
 800c7e4:	9a06      	ldr	r2, [sp, #24]
 800c7e6:	f004 030f 	and.w	r3, r4, #15
 800c7ea:	5cd3      	ldrb	r3, [r2, r3]
 800c7ec:	092a      	lsrs	r2, r5, #4
 800c7ee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c7f2:	0923      	lsrs	r3, r4, #4
 800c7f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800c7f8:	461c      	mov	r4, r3
 800c7fa:	4615      	mov	r5, r2
 800c7fc:	ea54 0305 	orrs.w	r3, r4, r5
 800c800:	d1f0      	bne.n	800c7e4 <_vfiprintf_r+0x700>
 800c802:	e0e5      	b.n	800c9d0 <_vfiprintf_r+0x8ec>
 800c804:	b933      	cbnz	r3, 800c814 <_vfiprintf_r+0x730>
 800c806:	f01a 0f01 	tst.w	sl, #1
 800c80a:	d003      	beq.n	800c814 <_vfiprintf_r+0x730>
 800c80c:	2330      	movs	r3, #48	; 0x30
 800c80e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800c812:	e79e      	b.n	800c752 <_vfiprintf_r+0x66e>
 800c814:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c818:	e0da      	b.n	800c9d0 <_vfiprintf_r+0x8ec>
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	f000 80a4 	beq.w	800c968 <_vfiprintf_r+0x884>
 800c820:	2100      	movs	r1, #0
 800c822:	46a3      	mov	fp, r4
 800c824:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c828:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c82c:	e5e8      	b.n	800c400 <_vfiprintf_r+0x31c>
 800c82e:	4605      	mov	r5, r0
 800c830:	e68d      	b.n	800c54e <_vfiprintf_r+0x46a>
 800c832:	2010      	movs	r0, #16
 800c834:	2b07      	cmp	r3, #7
 800c836:	4402      	add	r2, r0
 800c838:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c83c:	6070      	str	r0, [r6, #4]
 800c83e:	dd07      	ble.n	800c850 <_vfiprintf_r+0x76c>
 800c840:	4639      	mov	r1, r7
 800c842:	4648      	mov	r0, r9
 800c844:	aa0e      	add	r2, sp, #56	; 0x38
 800c846:	f7ff fc1a 	bl	800c07e <__sprint_r>
 800c84a:	2800      	cmp	r0, #0
 800c84c:	d16b      	bne.n	800c926 <_vfiprintf_r+0x842>
 800c84e:	a911      	add	r1, sp, #68	; 0x44
 800c850:	460e      	mov	r6, r1
 800c852:	3c10      	subs	r4, #16
 800c854:	e696      	b.n	800c584 <_vfiprintf_r+0x4a0>
 800c856:	460e      	mov	r6, r1
 800c858:	e6af      	b.n	800c5ba <_vfiprintf_r+0x4d6>
 800c85a:	bf00      	nop
 800c85c:	0800ed1c 	.word	0x0800ed1c
 800c860:	0800ed2c 	.word	0x0800ed2c
 800c864:	0800eae9 	.word	0x0800eae9
 800c868:	4639      	mov	r1, r7
 800c86a:	4648      	mov	r0, r9
 800c86c:	aa0e      	add	r2, sp, #56	; 0x38
 800c86e:	f7ff fc06 	bl	800c07e <__sprint_r>
 800c872:	2800      	cmp	r0, #0
 800c874:	d157      	bne.n	800c926 <_vfiprintf_r+0x842>
 800c876:	ae11      	add	r6, sp, #68	; 0x44
 800c878:	e6b1      	b.n	800c5de <_vfiprintf_r+0x4fa>
 800c87a:	4639      	mov	r1, r7
 800c87c:	4648      	mov	r0, r9
 800c87e:	aa0e      	add	r2, sp, #56	; 0x38
 800c880:	f7ff fbfd 	bl	800c07e <__sprint_r>
 800c884:	2800      	cmp	r0, #0
 800c886:	d14e      	bne.n	800c926 <_vfiprintf_r+0x842>
 800c888:	ae11      	add	r6, sp, #68	; 0x44
 800c88a:	e6b8      	b.n	800c5fe <_vfiprintf_r+0x51a>
 800c88c:	2010      	movs	r0, #16
 800c88e:	2b07      	cmp	r3, #7
 800c890:	4402      	add	r2, r0
 800c892:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c896:	6070      	str	r0, [r6, #4]
 800c898:	dd07      	ble.n	800c8aa <_vfiprintf_r+0x7c6>
 800c89a:	4639      	mov	r1, r7
 800c89c:	4648      	mov	r0, r9
 800c89e:	aa0e      	add	r2, sp, #56	; 0x38
 800c8a0:	f7ff fbed 	bl	800c07e <__sprint_r>
 800c8a4:	2800      	cmp	r0, #0
 800c8a6:	d13e      	bne.n	800c926 <_vfiprintf_r+0x842>
 800c8a8:	a911      	add	r1, sp, #68	; 0x44
 800c8aa:	460e      	mov	r6, r1
 800c8ac:	3c10      	subs	r4, #16
 800c8ae:	e6ae      	b.n	800c60e <_vfiprintf_r+0x52a>
 800c8b0:	460e      	mov	r6, r1
 800c8b2:	e6c7      	b.n	800c644 <_vfiprintf_r+0x560>
 800c8b4:	2010      	movs	r0, #16
 800c8b6:	2b07      	cmp	r3, #7
 800c8b8:	4401      	add	r1, r0
 800c8ba:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800c8be:	6070      	str	r0, [r6, #4]
 800c8c0:	dd06      	ble.n	800c8d0 <_vfiprintf_r+0x7ec>
 800c8c2:	4639      	mov	r1, r7
 800c8c4:	4648      	mov	r0, r9
 800c8c6:	aa0e      	add	r2, sp, #56	; 0x38
 800c8c8:	f7ff fbd9 	bl	800c07e <__sprint_r>
 800c8cc:	bb58      	cbnz	r0, 800c926 <_vfiprintf_r+0x842>
 800c8ce:	aa11      	add	r2, sp, #68	; 0x44
 800c8d0:	4616      	mov	r6, r2
 800c8d2:	3c10      	subs	r4, #16
 800c8d4:	e6bb      	b.n	800c64e <_vfiprintf_r+0x56a>
 800c8d6:	4616      	mov	r6, r2
 800c8d8:	e6d3      	b.n	800c682 <_vfiprintf_r+0x59e>
 800c8da:	4639      	mov	r1, r7
 800c8dc:	4648      	mov	r0, r9
 800c8de:	aa0e      	add	r2, sp, #56	; 0x38
 800c8e0:	f7ff fbcd 	bl	800c07e <__sprint_r>
 800c8e4:	b9f8      	cbnz	r0, 800c926 <_vfiprintf_r+0x842>
 800c8e6:	ab11      	add	r3, sp, #68	; 0x44
 800c8e8:	e6da      	b.n	800c6a0 <_vfiprintf_r+0x5bc>
 800c8ea:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c8ee:	1a54      	subs	r4, r2, r1
 800c8f0:	2c00      	cmp	r4, #0
 800c8f2:	f77f aed9 	ble.w	800c6a8 <_vfiprintf_r+0x5c4>
 800c8f6:	2610      	movs	r6, #16
 800c8f8:	4d39      	ldr	r5, [pc, #228]	; (800c9e0 <_vfiprintf_r+0x8fc>)
 800c8fa:	2c10      	cmp	r4, #16
 800c8fc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c900:	601d      	str	r5, [r3, #0]
 800c902:	f102 0201 	add.w	r2, r2, #1
 800c906:	dc1d      	bgt.n	800c944 <_vfiprintf_r+0x860>
 800c908:	605c      	str	r4, [r3, #4]
 800c90a:	2a07      	cmp	r2, #7
 800c90c:	440c      	add	r4, r1
 800c90e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c912:	f77f aec9 	ble.w	800c6a8 <_vfiprintf_r+0x5c4>
 800c916:	4639      	mov	r1, r7
 800c918:	4648      	mov	r0, r9
 800c91a:	aa0e      	add	r2, sp, #56	; 0x38
 800c91c:	f7ff fbaf 	bl	800c07e <__sprint_r>
 800c920:	2800      	cmp	r0, #0
 800c922:	f43f aec1 	beq.w	800c6a8 <_vfiprintf_r+0x5c4>
 800c926:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c928:	07d9      	lsls	r1, r3, #31
 800c92a:	d405      	bmi.n	800c938 <_vfiprintf_r+0x854>
 800c92c:	89bb      	ldrh	r3, [r7, #12]
 800c92e:	059a      	lsls	r2, r3, #22
 800c930:	d402      	bmi.n	800c938 <_vfiprintf_r+0x854>
 800c932:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c934:	f7fe fd1d 	bl	800b372 <__retarget_lock_release_recursive>
 800c938:	89bb      	ldrh	r3, [r7, #12]
 800c93a:	065b      	lsls	r3, r3, #25
 800c93c:	f57f ac03 	bpl.w	800c146 <_vfiprintf_r+0x62>
 800c940:	f7ff bbfe 	b.w	800c140 <_vfiprintf_r+0x5c>
 800c944:	3110      	adds	r1, #16
 800c946:	2a07      	cmp	r2, #7
 800c948:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c94c:	605e      	str	r6, [r3, #4]
 800c94e:	dc02      	bgt.n	800c956 <_vfiprintf_r+0x872>
 800c950:	3308      	adds	r3, #8
 800c952:	3c10      	subs	r4, #16
 800c954:	e7d1      	b.n	800c8fa <_vfiprintf_r+0x816>
 800c956:	4639      	mov	r1, r7
 800c958:	4648      	mov	r0, r9
 800c95a:	aa0e      	add	r2, sp, #56	; 0x38
 800c95c:	f7ff fb8f 	bl	800c07e <__sprint_r>
 800c960:	2800      	cmp	r0, #0
 800c962:	d1e0      	bne.n	800c926 <_vfiprintf_r+0x842>
 800c964:	ab11      	add	r3, sp, #68	; 0x44
 800c966:	e7f4      	b.n	800c952 <_vfiprintf_r+0x86e>
 800c968:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c96a:	b913      	cbnz	r3, 800c972 <_vfiprintf_r+0x88e>
 800c96c:	2300      	movs	r3, #0
 800c96e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c970:	e7d9      	b.n	800c926 <_vfiprintf_r+0x842>
 800c972:	4639      	mov	r1, r7
 800c974:	4648      	mov	r0, r9
 800c976:	aa0e      	add	r2, sp, #56	; 0x38
 800c978:	f7ff fb81 	bl	800c07e <__sprint_r>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	d0f5      	beq.n	800c96c <_vfiprintf_r+0x888>
 800c980:	e7d1      	b.n	800c926 <_vfiprintf_r+0x842>
 800c982:	ea54 0205 	orrs.w	r2, r4, r5
 800c986:	f8cd a014 	str.w	sl, [sp, #20]
 800c98a:	f43f ada4 	beq.w	800c4d6 <_vfiprintf_r+0x3f2>
 800c98e:	2b01      	cmp	r3, #1
 800c990:	f43f aed8 	beq.w	800c744 <_vfiprintf_r+0x660>
 800c994:	2b02      	cmp	r3, #2
 800c996:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c99a:	f43f af23 	beq.w	800c7e4 <_vfiprintf_r+0x700>
 800c99e:	08e2      	lsrs	r2, r4, #3
 800c9a0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800c9a4:	08e8      	lsrs	r0, r5, #3
 800c9a6:	f004 0307 	and.w	r3, r4, #7
 800c9aa:	4605      	mov	r5, r0
 800c9ac:	4614      	mov	r4, r2
 800c9ae:	3330      	adds	r3, #48	; 0x30
 800c9b0:	ea54 0205 	orrs.w	r2, r4, r5
 800c9b4:	4641      	mov	r1, r8
 800c9b6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c9ba:	d1f0      	bne.n	800c99e <_vfiprintf_r+0x8ba>
 800c9bc:	9a05      	ldr	r2, [sp, #20]
 800c9be:	07d0      	lsls	r0, r2, #31
 800c9c0:	d506      	bpl.n	800c9d0 <_vfiprintf_r+0x8ec>
 800c9c2:	2b30      	cmp	r3, #48	; 0x30
 800c9c4:	d004      	beq.n	800c9d0 <_vfiprintf_r+0x8ec>
 800c9c6:	2330      	movs	r3, #48	; 0x30
 800c9c8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c9cc:	f1a1 0802 	sub.w	r8, r1, #2
 800c9d0:	ab3a      	add	r3, sp, #232	; 0xe8
 800c9d2:	eba3 0308 	sub.w	r3, r3, r8
 800c9d6:	9d01      	ldr	r5, [sp, #4]
 800c9d8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c9dc:	9301      	str	r3, [sp, #4]
 800c9de:	e5b6      	b.n	800c54e <_vfiprintf_r+0x46a>
 800c9e0:	0800ed1c 	.word	0x0800ed1c

0800c9e4 <__sbprintf>:
 800c9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9e6:	461f      	mov	r7, r3
 800c9e8:	898b      	ldrh	r3, [r1, #12]
 800c9ea:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c9ee:	f023 0302 	bic.w	r3, r3, #2
 800c9f2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c9f6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c9f8:	4615      	mov	r5, r2
 800c9fa:	9319      	str	r3, [sp, #100]	; 0x64
 800c9fc:	89cb      	ldrh	r3, [r1, #14]
 800c9fe:	4606      	mov	r6, r0
 800ca00:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ca04:	69cb      	ldr	r3, [r1, #28]
 800ca06:	a816      	add	r0, sp, #88	; 0x58
 800ca08:	9307      	str	r3, [sp, #28]
 800ca0a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ca0c:	460c      	mov	r4, r1
 800ca0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ca10:	ab1a      	add	r3, sp, #104	; 0x68
 800ca12:	9300      	str	r3, [sp, #0]
 800ca14:	9304      	str	r3, [sp, #16]
 800ca16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca1a:	9302      	str	r3, [sp, #8]
 800ca1c:	9305      	str	r3, [sp, #20]
 800ca1e:	2300      	movs	r3, #0
 800ca20:	9306      	str	r3, [sp, #24]
 800ca22:	f7fe fca3 	bl	800b36c <__retarget_lock_init_recursive>
 800ca26:	462a      	mov	r2, r5
 800ca28:	463b      	mov	r3, r7
 800ca2a:	4669      	mov	r1, sp
 800ca2c:	4630      	mov	r0, r6
 800ca2e:	f7ff fb59 	bl	800c0e4 <_vfiprintf_r>
 800ca32:	1e05      	subs	r5, r0, #0
 800ca34:	db07      	blt.n	800ca46 <__sbprintf+0x62>
 800ca36:	4669      	mov	r1, sp
 800ca38:	4630      	mov	r0, r6
 800ca3a:	f7fe f96d 	bl	800ad18 <_fflush_r>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	bf18      	it	ne
 800ca42:	f04f 35ff 	movne.w	r5, #4294967295
 800ca46:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ca4a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ca4c:	065b      	lsls	r3, r3, #25
 800ca4e:	bf42      	ittt	mi
 800ca50:	89a3      	ldrhmi	r3, [r4, #12]
 800ca52:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ca56:	81a3      	strhmi	r3, [r4, #12]
 800ca58:	f7fe fc89 	bl	800b36e <__retarget_lock_close_recursive>
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ca62:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca64 <__swbuf_r>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	460e      	mov	r6, r1
 800ca68:	4614      	mov	r4, r2
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	b118      	cbz	r0, 800ca76 <__swbuf_r+0x12>
 800ca6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ca70:	b90b      	cbnz	r3, 800ca76 <__swbuf_r+0x12>
 800ca72:	f7fe f9bd 	bl	800adf0 <__sinit>
 800ca76:	69a3      	ldr	r3, [r4, #24]
 800ca78:	60a3      	str	r3, [r4, #8]
 800ca7a:	89a3      	ldrh	r3, [r4, #12]
 800ca7c:	0719      	lsls	r1, r3, #28
 800ca7e:	d529      	bpl.n	800cad4 <__swbuf_r+0x70>
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	b33b      	cbz	r3, 800cad4 <__swbuf_r+0x70>
 800ca84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca88:	b2f6      	uxtb	r6, r6
 800ca8a:	049a      	lsls	r2, r3, #18
 800ca8c:	4637      	mov	r7, r6
 800ca8e:	d52a      	bpl.n	800cae6 <__swbuf_r+0x82>
 800ca90:	6823      	ldr	r3, [r4, #0]
 800ca92:	6920      	ldr	r0, [r4, #16]
 800ca94:	1a18      	subs	r0, r3, r0
 800ca96:	6963      	ldr	r3, [r4, #20]
 800ca98:	4283      	cmp	r3, r0
 800ca9a:	dc04      	bgt.n	800caa6 <__swbuf_r+0x42>
 800ca9c:	4621      	mov	r1, r4
 800ca9e:	4628      	mov	r0, r5
 800caa0:	f7fe f93a 	bl	800ad18 <_fflush_r>
 800caa4:	b9e0      	cbnz	r0, 800cae0 <__swbuf_r+0x7c>
 800caa6:	68a3      	ldr	r3, [r4, #8]
 800caa8:	3001      	adds	r0, #1
 800caaa:	3b01      	subs	r3, #1
 800caac:	60a3      	str	r3, [r4, #8]
 800caae:	6823      	ldr	r3, [r4, #0]
 800cab0:	1c5a      	adds	r2, r3, #1
 800cab2:	6022      	str	r2, [r4, #0]
 800cab4:	701e      	strb	r6, [r3, #0]
 800cab6:	6963      	ldr	r3, [r4, #20]
 800cab8:	4283      	cmp	r3, r0
 800caba:	d004      	beq.n	800cac6 <__swbuf_r+0x62>
 800cabc:	89a3      	ldrh	r3, [r4, #12]
 800cabe:	07db      	lsls	r3, r3, #31
 800cac0:	d506      	bpl.n	800cad0 <__swbuf_r+0x6c>
 800cac2:	2e0a      	cmp	r6, #10
 800cac4:	d104      	bne.n	800cad0 <__swbuf_r+0x6c>
 800cac6:	4621      	mov	r1, r4
 800cac8:	4628      	mov	r0, r5
 800caca:	f7fe f925 	bl	800ad18 <_fflush_r>
 800cace:	b938      	cbnz	r0, 800cae0 <__swbuf_r+0x7c>
 800cad0:	4638      	mov	r0, r7
 800cad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cad4:	4621      	mov	r1, r4
 800cad6:	4628      	mov	r0, r5
 800cad8:	f7fd f9dc 	bl	8009e94 <__swsetup_r>
 800cadc:	2800      	cmp	r0, #0
 800cade:	d0d1      	beq.n	800ca84 <__swbuf_r+0x20>
 800cae0:	f04f 37ff 	mov.w	r7, #4294967295
 800cae4:	e7f4      	b.n	800cad0 <__swbuf_r+0x6c>
 800cae6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800caea:	81a3      	strh	r3, [r4, #12]
 800caec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800caee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800caf2:	6663      	str	r3, [r4, #100]	; 0x64
 800caf4:	e7cc      	b.n	800ca90 <__swbuf_r+0x2c>
	...

0800caf8 <_write_r>:
 800caf8:	b538      	push	{r3, r4, r5, lr}
 800cafa:	4604      	mov	r4, r0
 800cafc:	4608      	mov	r0, r1
 800cafe:	4611      	mov	r1, r2
 800cb00:	2200      	movs	r2, #0
 800cb02:	4d05      	ldr	r5, [pc, #20]	; (800cb18 <_write_r+0x20>)
 800cb04:	602a      	str	r2, [r5, #0]
 800cb06:	461a      	mov	r2, r3
 800cb08:	f7f6 f948 	bl	8002d9c <_write>
 800cb0c:	1c43      	adds	r3, r0, #1
 800cb0e:	d102      	bne.n	800cb16 <_write_r+0x1e>
 800cb10:	682b      	ldr	r3, [r5, #0]
 800cb12:	b103      	cbz	r3, 800cb16 <_write_r+0x1e>
 800cb14:	6023      	str	r3, [r4, #0]
 800cb16:	bd38      	pop	{r3, r4, r5, pc}
 800cb18:	20001820 	.word	0x20001820

0800cb1c <__register_exitproc>:
 800cb1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb20:	4d1c      	ldr	r5, [pc, #112]	; (800cb94 <__register_exitproc+0x78>)
 800cb22:	4606      	mov	r6, r0
 800cb24:	6828      	ldr	r0, [r5, #0]
 800cb26:	4698      	mov	r8, r3
 800cb28:	460f      	mov	r7, r1
 800cb2a:	4691      	mov	r9, r2
 800cb2c:	f7fe fc20 	bl	800b370 <__retarget_lock_acquire_recursive>
 800cb30:	4b19      	ldr	r3, [pc, #100]	; (800cb98 <__register_exitproc+0x7c>)
 800cb32:	4628      	mov	r0, r5
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800cb3a:	b91c      	cbnz	r4, 800cb44 <__register_exitproc+0x28>
 800cb3c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800cb40:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800cb44:	6865      	ldr	r5, [r4, #4]
 800cb46:	6800      	ldr	r0, [r0, #0]
 800cb48:	2d1f      	cmp	r5, #31
 800cb4a:	dd05      	ble.n	800cb58 <__register_exitproc+0x3c>
 800cb4c:	f7fe fc11 	bl	800b372 <__retarget_lock_release_recursive>
 800cb50:	f04f 30ff 	mov.w	r0, #4294967295
 800cb54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb58:	b19e      	cbz	r6, 800cb82 <__register_exitproc+0x66>
 800cb5a:	2201      	movs	r2, #1
 800cb5c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800cb60:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800cb64:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cb68:	40aa      	lsls	r2, r5
 800cb6a:	4313      	orrs	r3, r2
 800cb6c:	2e02      	cmp	r6, #2
 800cb6e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cb72:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800cb76:	bf02      	ittt	eq
 800cb78:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800cb7c:	431a      	orreq	r2, r3
 800cb7e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800cb82:	1c6b      	adds	r3, r5, #1
 800cb84:	3502      	adds	r5, #2
 800cb86:	6063      	str	r3, [r4, #4]
 800cb88:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cb8c:	f7fe fbf1 	bl	800b372 <__retarget_lock_release_recursive>
 800cb90:	2000      	movs	r0, #0
 800cb92:	e7df      	b.n	800cb54 <__register_exitproc+0x38>
 800cb94:	200008c8 	.word	0x200008c8
 800cb98:	0800eac4 	.word	0x0800eac4

0800cb9c <__assert_func>:
 800cb9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb9e:	4614      	mov	r4, r2
 800cba0:	461a      	mov	r2, r3
 800cba2:	4b09      	ldr	r3, [pc, #36]	; (800cbc8 <__assert_func+0x2c>)
 800cba4:	4605      	mov	r5, r0
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68d8      	ldr	r0, [r3, #12]
 800cbaa:	b14c      	cbz	r4, 800cbc0 <__assert_func+0x24>
 800cbac:	4b07      	ldr	r3, [pc, #28]	; (800cbcc <__assert_func+0x30>)
 800cbae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cbb2:	9100      	str	r1, [sp, #0]
 800cbb4:	462b      	mov	r3, r5
 800cbb6:	4906      	ldr	r1, [pc, #24]	; (800cbd0 <__assert_func+0x34>)
 800cbb8:	f000 f8a4 	bl	800cd04 <fiprintf>
 800cbbc:	f000 f99f 	bl	800cefe <abort>
 800cbc0:	4b04      	ldr	r3, [pc, #16]	; (800cbd4 <__assert_func+0x38>)
 800cbc2:	461c      	mov	r4, r3
 800cbc4:	e7f3      	b.n	800cbae <__assert_func+0x12>
 800cbc6:	bf00      	nop
 800cbc8:	20000088 	.word	0x20000088
 800cbcc:	0800ed3c 	.word	0x0800ed3c
 800cbd0:	0800ed49 	.word	0x0800ed49
 800cbd4:	0800ed77 	.word	0x0800ed77

0800cbd8 <_calloc_r>:
 800cbd8:	b510      	push	{r4, lr}
 800cbda:	4351      	muls	r1, r2
 800cbdc:	f7fa f968 	bl	8006eb0 <_malloc_r>
 800cbe0:	4604      	mov	r4, r0
 800cbe2:	b198      	cbz	r0, 800cc0c <_calloc_r+0x34>
 800cbe4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800cbe8:	f022 0203 	bic.w	r2, r2, #3
 800cbec:	3a04      	subs	r2, #4
 800cbee:	2a24      	cmp	r2, #36	; 0x24
 800cbf0:	d81b      	bhi.n	800cc2a <_calloc_r+0x52>
 800cbf2:	2a13      	cmp	r2, #19
 800cbf4:	d917      	bls.n	800cc26 <_calloc_r+0x4e>
 800cbf6:	2100      	movs	r1, #0
 800cbf8:	2a1b      	cmp	r2, #27
 800cbfa:	e9c0 1100 	strd	r1, r1, [r0]
 800cbfe:	d807      	bhi.n	800cc10 <_calloc_r+0x38>
 800cc00:	f100 0308 	add.w	r3, r0, #8
 800cc04:	2200      	movs	r2, #0
 800cc06:	e9c3 2200 	strd	r2, r2, [r3]
 800cc0a:	609a      	str	r2, [r3, #8]
 800cc0c:	4620      	mov	r0, r4
 800cc0e:	bd10      	pop	{r4, pc}
 800cc10:	2a24      	cmp	r2, #36	; 0x24
 800cc12:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800cc16:	bf11      	iteee	ne
 800cc18:	f100 0310 	addne.w	r3, r0, #16
 800cc1c:	6101      	streq	r1, [r0, #16]
 800cc1e:	f100 0318 	addeq.w	r3, r0, #24
 800cc22:	6141      	streq	r1, [r0, #20]
 800cc24:	e7ee      	b.n	800cc04 <_calloc_r+0x2c>
 800cc26:	4603      	mov	r3, r0
 800cc28:	e7ec      	b.n	800cc04 <_calloc_r+0x2c>
 800cc2a:	2100      	movs	r1, #0
 800cc2c:	f7fa fb82 	bl	8007334 <memset>
 800cc30:	e7ec      	b.n	800cc0c <_calloc_r+0x34>
	...

0800cc34 <_close_r>:
 800cc34:	b538      	push	{r3, r4, r5, lr}
 800cc36:	2300      	movs	r3, #0
 800cc38:	4d05      	ldr	r5, [pc, #20]	; (800cc50 <_close_r+0x1c>)
 800cc3a:	4604      	mov	r4, r0
 800cc3c:	4608      	mov	r0, r1
 800cc3e:	602b      	str	r3, [r5, #0]
 800cc40:	f000 fa20 	bl	800d084 <_close>
 800cc44:	1c43      	adds	r3, r0, #1
 800cc46:	d102      	bne.n	800cc4e <_close_r+0x1a>
 800cc48:	682b      	ldr	r3, [r5, #0]
 800cc4a:	b103      	cbz	r3, 800cc4e <_close_r+0x1a>
 800cc4c:	6023      	str	r3, [r4, #0]
 800cc4e:	bd38      	pop	{r3, r4, r5, pc}
 800cc50:	20001820 	.word	0x20001820

0800cc54 <_fclose_r>:
 800cc54:	b570      	push	{r4, r5, r6, lr}
 800cc56:	4606      	mov	r6, r0
 800cc58:	460c      	mov	r4, r1
 800cc5a:	b911      	cbnz	r1, 800cc62 <_fclose_r+0xe>
 800cc5c:	2500      	movs	r5, #0
 800cc5e:	4628      	mov	r0, r5
 800cc60:	bd70      	pop	{r4, r5, r6, pc}
 800cc62:	b118      	cbz	r0, 800cc6c <_fclose_r+0x18>
 800cc64:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cc66:	b90b      	cbnz	r3, 800cc6c <_fclose_r+0x18>
 800cc68:	f7fe f8c2 	bl	800adf0 <__sinit>
 800cc6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc6e:	07d8      	lsls	r0, r3, #31
 800cc70:	d405      	bmi.n	800cc7e <_fclose_r+0x2a>
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	0599      	lsls	r1, r3, #22
 800cc76:	d402      	bmi.n	800cc7e <_fclose_r+0x2a>
 800cc78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc7a:	f7fe fb79 	bl	800b370 <__retarget_lock_acquire_recursive>
 800cc7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc82:	b93b      	cbnz	r3, 800cc94 <_fclose_r+0x40>
 800cc84:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800cc86:	f015 0501 	ands.w	r5, r5, #1
 800cc8a:	d1e7      	bne.n	800cc5c <_fclose_r+0x8>
 800cc8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc8e:	f7fe fb70 	bl	800b372 <__retarget_lock_release_recursive>
 800cc92:	e7e4      	b.n	800cc5e <_fclose_r+0xa>
 800cc94:	4621      	mov	r1, r4
 800cc96:	4630      	mov	r0, r6
 800cc98:	f7fd ffb0 	bl	800abfc <__sflush_r>
 800cc9c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cc9e:	4605      	mov	r5, r0
 800cca0:	b133      	cbz	r3, 800ccb0 <_fclose_r+0x5c>
 800cca2:	4630      	mov	r0, r6
 800cca4:	69e1      	ldr	r1, [r4, #28]
 800cca6:	4798      	blx	r3
 800cca8:	2800      	cmp	r0, #0
 800ccaa:	bfb8      	it	lt
 800ccac:	f04f 35ff 	movlt.w	r5, #4294967295
 800ccb0:	89a3      	ldrh	r3, [r4, #12]
 800ccb2:	061a      	lsls	r2, r3, #24
 800ccb4:	d503      	bpl.n	800ccbe <_fclose_r+0x6a>
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	6921      	ldr	r1, [r4, #16]
 800ccba:	f7fe f929 	bl	800af10 <_free_r>
 800ccbe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ccc0:	b141      	cbz	r1, 800ccd4 <_fclose_r+0x80>
 800ccc2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ccc6:	4299      	cmp	r1, r3
 800ccc8:	d002      	beq.n	800ccd0 <_fclose_r+0x7c>
 800ccca:	4630      	mov	r0, r6
 800cccc:	f7fe f920 	bl	800af10 <_free_r>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	6323      	str	r3, [r4, #48]	; 0x30
 800ccd4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ccd6:	b121      	cbz	r1, 800cce2 <_fclose_r+0x8e>
 800ccd8:	4630      	mov	r0, r6
 800ccda:	f7fe f919 	bl	800af10 <_free_r>
 800ccde:	2300      	movs	r3, #0
 800cce0:	6463      	str	r3, [r4, #68]	; 0x44
 800cce2:	f7fe f86d 	bl	800adc0 <__sfp_lock_acquire>
 800cce6:	2300      	movs	r3, #0
 800cce8:	81a3      	strh	r3, [r4, #12]
 800ccea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccec:	07db      	lsls	r3, r3, #31
 800ccee:	d402      	bmi.n	800ccf6 <_fclose_r+0xa2>
 800ccf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccf2:	f7fe fb3e 	bl	800b372 <__retarget_lock_release_recursive>
 800ccf6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccf8:	f7fe fb39 	bl	800b36e <__retarget_lock_close_recursive>
 800ccfc:	f7fe f866 	bl	800adcc <__sfp_lock_release>
 800cd00:	e7ad      	b.n	800cc5e <_fclose_r+0xa>
	...

0800cd04 <fiprintf>:
 800cd04:	b40e      	push	{r1, r2, r3}
 800cd06:	b503      	push	{r0, r1, lr}
 800cd08:	4601      	mov	r1, r0
 800cd0a:	ab03      	add	r3, sp, #12
 800cd0c:	4805      	ldr	r0, [pc, #20]	; (800cd24 <fiprintf+0x20>)
 800cd0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd12:	6800      	ldr	r0, [r0, #0]
 800cd14:	9301      	str	r3, [sp, #4]
 800cd16:	f7ff f9e5 	bl	800c0e4 <_vfiprintf_r>
 800cd1a:	b002      	add	sp, #8
 800cd1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd20:	b003      	add	sp, #12
 800cd22:	4770      	bx	lr
 800cd24:	20000088 	.word	0x20000088

0800cd28 <__fputwc>:
 800cd28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd2c:	4680      	mov	r8, r0
 800cd2e:	460e      	mov	r6, r1
 800cd30:	4615      	mov	r5, r2
 800cd32:	f000 f885 	bl	800ce40 <__locale_mb_cur_max>
 800cd36:	2801      	cmp	r0, #1
 800cd38:	4604      	mov	r4, r0
 800cd3a:	d11b      	bne.n	800cd74 <__fputwc+0x4c>
 800cd3c:	1e73      	subs	r3, r6, #1
 800cd3e:	2bfe      	cmp	r3, #254	; 0xfe
 800cd40:	d818      	bhi.n	800cd74 <__fputwc+0x4c>
 800cd42:	f88d 6004 	strb.w	r6, [sp, #4]
 800cd46:	2700      	movs	r7, #0
 800cd48:	f10d 0904 	add.w	r9, sp, #4
 800cd4c:	42a7      	cmp	r7, r4
 800cd4e:	d020      	beq.n	800cd92 <__fputwc+0x6a>
 800cd50:	68ab      	ldr	r3, [r5, #8]
 800cd52:	f817 1009 	ldrb.w	r1, [r7, r9]
 800cd56:	3b01      	subs	r3, #1
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	60ab      	str	r3, [r5, #8]
 800cd5c:	da04      	bge.n	800cd68 <__fputwc+0x40>
 800cd5e:	69aa      	ldr	r2, [r5, #24]
 800cd60:	4293      	cmp	r3, r2
 800cd62:	db1a      	blt.n	800cd9a <__fputwc+0x72>
 800cd64:	290a      	cmp	r1, #10
 800cd66:	d018      	beq.n	800cd9a <__fputwc+0x72>
 800cd68:	682b      	ldr	r3, [r5, #0]
 800cd6a:	1c5a      	adds	r2, r3, #1
 800cd6c:	602a      	str	r2, [r5, #0]
 800cd6e:	7019      	strb	r1, [r3, #0]
 800cd70:	3701      	adds	r7, #1
 800cd72:	e7eb      	b.n	800cd4c <__fputwc+0x24>
 800cd74:	4632      	mov	r2, r6
 800cd76:	4640      	mov	r0, r8
 800cd78:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800cd7c:	a901      	add	r1, sp, #4
 800cd7e:	f000 f89b 	bl	800ceb8 <_wcrtomb_r>
 800cd82:	1c42      	adds	r2, r0, #1
 800cd84:	4604      	mov	r4, r0
 800cd86:	d1de      	bne.n	800cd46 <__fputwc+0x1e>
 800cd88:	4606      	mov	r6, r0
 800cd8a:	89ab      	ldrh	r3, [r5, #12]
 800cd8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd90:	81ab      	strh	r3, [r5, #12]
 800cd92:	4630      	mov	r0, r6
 800cd94:	b003      	add	sp, #12
 800cd96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd9a:	462a      	mov	r2, r5
 800cd9c:	4640      	mov	r0, r8
 800cd9e:	f7ff fe61 	bl	800ca64 <__swbuf_r>
 800cda2:	1c43      	adds	r3, r0, #1
 800cda4:	d1e4      	bne.n	800cd70 <__fputwc+0x48>
 800cda6:	4606      	mov	r6, r0
 800cda8:	e7f3      	b.n	800cd92 <__fputwc+0x6a>

0800cdaa <_fputwc_r>:
 800cdaa:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cdac:	b570      	push	{r4, r5, r6, lr}
 800cdae:	07db      	lsls	r3, r3, #31
 800cdb0:	4605      	mov	r5, r0
 800cdb2:	460e      	mov	r6, r1
 800cdb4:	4614      	mov	r4, r2
 800cdb6:	d405      	bmi.n	800cdc4 <_fputwc_r+0x1a>
 800cdb8:	8993      	ldrh	r3, [r2, #12]
 800cdba:	0598      	lsls	r0, r3, #22
 800cdbc:	d402      	bmi.n	800cdc4 <_fputwc_r+0x1a>
 800cdbe:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800cdc0:	f7fe fad6 	bl	800b370 <__retarget_lock_acquire_recursive>
 800cdc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdc8:	0499      	lsls	r1, r3, #18
 800cdca:	d406      	bmi.n	800cdda <_fputwc_r+0x30>
 800cdcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cdd0:	81a3      	strh	r3, [r4, #12]
 800cdd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cdd8:	6663      	str	r3, [r4, #100]	; 0x64
 800cdda:	4622      	mov	r2, r4
 800cddc:	4628      	mov	r0, r5
 800cdde:	4631      	mov	r1, r6
 800cde0:	f7ff ffa2 	bl	800cd28 <__fputwc>
 800cde4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cde6:	4605      	mov	r5, r0
 800cde8:	07da      	lsls	r2, r3, #31
 800cdea:	d405      	bmi.n	800cdf8 <_fputwc_r+0x4e>
 800cdec:	89a3      	ldrh	r3, [r4, #12]
 800cdee:	059b      	lsls	r3, r3, #22
 800cdf0:	d402      	bmi.n	800cdf8 <_fputwc_r+0x4e>
 800cdf2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdf4:	f7fe fabd 	bl	800b372 <__retarget_lock_release_recursive>
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	bd70      	pop	{r4, r5, r6, pc}

0800cdfc <_fstat_r>:
 800cdfc:	b538      	push	{r3, r4, r5, lr}
 800cdfe:	2300      	movs	r3, #0
 800ce00:	4d06      	ldr	r5, [pc, #24]	; (800ce1c <_fstat_r+0x20>)
 800ce02:	4604      	mov	r4, r0
 800ce04:	4608      	mov	r0, r1
 800ce06:	4611      	mov	r1, r2
 800ce08:	602b      	str	r3, [r5, #0]
 800ce0a:	f7f5 feef 	bl	8002bec <_fstat>
 800ce0e:	1c43      	adds	r3, r0, #1
 800ce10:	d102      	bne.n	800ce18 <_fstat_r+0x1c>
 800ce12:	682b      	ldr	r3, [r5, #0]
 800ce14:	b103      	cbz	r3, 800ce18 <_fstat_r+0x1c>
 800ce16:	6023      	str	r3, [r4, #0]
 800ce18:	bd38      	pop	{r3, r4, r5, pc}
 800ce1a:	bf00      	nop
 800ce1c:	20001820 	.word	0x20001820

0800ce20 <_isatty_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	2300      	movs	r3, #0
 800ce24:	4d05      	ldr	r5, [pc, #20]	; (800ce3c <_isatty_r+0x1c>)
 800ce26:	4604      	mov	r4, r0
 800ce28:	4608      	mov	r0, r1
 800ce2a:	602b      	str	r3, [r5, #0]
 800ce2c:	f000 f950 	bl	800d0d0 <_isatty>
 800ce30:	1c43      	adds	r3, r0, #1
 800ce32:	d102      	bne.n	800ce3a <_isatty_r+0x1a>
 800ce34:	682b      	ldr	r3, [r5, #0]
 800ce36:	b103      	cbz	r3, 800ce3a <_isatty_r+0x1a>
 800ce38:	6023      	str	r3, [r4, #0]
 800ce3a:	bd38      	pop	{r3, r4, r5, pc}
 800ce3c:	20001820 	.word	0x20001820

0800ce40 <__locale_mb_cur_max>:
 800ce40:	4b01      	ldr	r3, [pc, #4]	; (800ce48 <__locale_mb_cur_max+0x8>)
 800ce42:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ce46:	4770      	bx	lr
 800ce48:	200008cc 	.word	0x200008cc

0800ce4c <_lseek_r>:
 800ce4c:	b538      	push	{r3, r4, r5, lr}
 800ce4e:	4604      	mov	r4, r0
 800ce50:	4608      	mov	r0, r1
 800ce52:	4611      	mov	r1, r2
 800ce54:	2200      	movs	r2, #0
 800ce56:	4d05      	ldr	r5, [pc, #20]	; (800ce6c <_lseek_r+0x20>)
 800ce58:	602a      	str	r2, [r5, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	f000 f902 	bl	800d064 <_lseek>
 800ce60:	1c43      	adds	r3, r0, #1
 800ce62:	d102      	bne.n	800ce6a <_lseek_r+0x1e>
 800ce64:	682b      	ldr	r3, [r5, #0]
 800ce66:	b103      	cbz	r3, 800ce6a <_lseek_r+0x1e>
 800ce68:	6023      	str	r3, [r4, #0]
 800ce6a:	bd38      	pop	{r3, r4, r5, pc}
 800ce6c:	20001820 	.word	0x20001820

0800ce70 <__ascii_mbtowc>:
 800ce70:	b082      	sub	sp, #8
 800ce72:	b901      	cbnz	r1, 800ce76 <__ascii_mbtowc+0x6>
 800ce74:	a901      	add	r1, sp, #4
 800ce76:	b142      	cbz	r2, 800ce8a <__ascii_mbtowc+0x1a>
 800ce78:	b14b      	cbz	r3, 800ce8e <__ascii_mbtowc+0x1e>
 800ce7a:	7813      	ldrb	r3, [r2, #0]
 800ce7c:	600b      	str	r3, [r1, #0]
 800ce7e:	7812      	ldrb	r2, [r2, #0]
 800ce80:	1e10      	subs	r0, r2, #0
 800ce82:	bf18      	it	ne
 800ce84:	2001      	movne	r0, #1
 800ce86:	b002      	add	sp, #8
 800ce88:	4770      	bx	lr
 800ce8a:	4610      	mov	r0, r2
 800ce8c:	e7fb      	b.n	800ce86 <__ascii_mbtowc+0x16>
 800ce8e:	f06f 0001 	mvn.w	r0, #1
 800ce92:	e7f8      	b.n	800ce86 <__ascii_mbtowc+0x16>

0800ce94 <_read_r>:
 800ce94:	b538      	push	{r3, r4, r5, lr}
 800ce96:	4604      	mov	r4, r0
 800ce98:	4608      	mov	r0, r1
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	4d05      	ldr	r5, [pc, #20]	; (800ceb4 <_read_r+0x20>)
 800cea0:	602a      	str	r2, [r5, #0]
 800cea2:	461a      	mov	r2, r3
 800cea4:	f7f5 ff3c 	bl	8002d20 <_read>
 800cea8:	1c43      	adds	r3, r0, #1
 800ceaa:	d102      	bne.n	800ceb2 <_read_r+0x1e>
 800ceac:	682b      	ldr	r3, [r5, #0]
 800ceae:	b103      	cbz	r3, 800ceb2 <_read_r+0x1e>
 800ceb0:	6023      	str	r3, [r4, #0]
 800ceb2:	bd38      	pop	{r3, r4, r5, pc}
 800ceb4:	20001820 	.word	0x20001820

0800ceb8 <_wcrtomb_r>:
 800ceb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceba:	4c09      	ldr	r4, [pc, #36]	; (800cee0 <_wcrtomb_r+0x28>)
 800cebc:	4605      	mov	r5, r0
 800cebe:	461e      	mov	r6, r3
 800cec0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800cec4:	b085      	sub	sp, #20
 800cec6:	b909      	cbnz	r1, 800cecc <_wcrtomb_r+0x14>
 800cec8:	460a      	mov	r2, r1
 800ceca:	a901      	add	r1, sp, #4
 800cecc:	47b8      	blx	r7
 800cece:	1c43      	adds	r3, r0, #1
 800ced0:	bf01      	itttt	eq
 800ced2:	2300      	moveq	r3, #0
 800ced4:	6033      	streq	r3, [r6, #0]
 800ced6:	238a      	moveq	r3, #138	; 0x8a
 800ced8:	602b      	streq	r3, [r5, #0]
 800ceda:	b005      	add	sp, #20
 800cedc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cede:	bf00      	nop
 800cee0:	200008cc 	.word	0x200008cc

0800cee4 <__ascii_wctomb>:
 800cee4:	4603      	mov	r3, r0
 800cee6:	4608      	mov	r0, r1
 800cee8:	b141      	cbz	r1, 800cefc <__ascii_wctomb+0x18>
 800ceea:	2aff      	cmp	r2, #255	; 0xff
 800ceec:	d904      	bls.n	800cef8 <__ascii_wctomb+0x14>
 800ceee:	228a      	movs	r2, #138	; 0x8a
 800cef0:	f04f 30ff 	mov.w	r0, #4294967295
 800cef4:	601a      	str	r2, [r3, #0]
 800cef6:	4770      	bx	lr
 800cef8:	2001      	movs	r0, #1
 800cefa:	700a      	strb	r2, [r1, #0]
 800cefc:	4770      	bx	lr

0800cefe <abort>:
 800cefe:	2006      	movs	r0, #6
 800cf00:	b508      	push	{r3, lr}
 800cf02:	f000 f82d 	bl	800cf60 <raise>
 800cf06:	2001      	movs	r0, #1
 800cf08:	f7f5 fe64 	bl	8002bd4 <_exit>

0800cf0c <_raise_r>:
 800cf0c:	291f      	cmp	r1, #31
 800cf0e:	b538      	push	{r3, r4, r5, lr}
 800cf10:	4604      	mov	r4, r0
 800cf12:	460d      	mov	r5, r1
 800cf14:	d904      	bls.n	800cf20 <_raise_r+0x14>
 800cf16:	2316      	movs	r3, #22
 800cf18:	6003      	str	r3, [r0, #0]
 800cf1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1e:	bd38      	pop	{r3, r4, r5, pc}
 800cf20:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800cf24:	b112      	cbz	r2, 800cf2c <_raise_r+0x20>
 800cf26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf2a:	b94b      	cbnz	r3, 800cf40 <_raise_r+0x34>
 800cf2c:	4620      	mov	r0, r4
 800cf2e:	f000 f831 	bl	800cf94 <_getpid_r>
 800cf32:	462a      	mov	r2, r5
 800cf34:	4601      	mov	r1, r0
 800cf36:	4620      	mov	r0, r4
 800cf38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf3c:	f000 b818 	b.w	800cf70 <_kill_r>
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d00a      	beq.n	800cf5a <_raise_r+0x4e>
 800cf44:	1c59      	adds	r1, r3, #1
 800cf46:	d103      	bne.n	800cf50 <_raise_r+0x44>
 800cf48:	2316      	movs	r3, #22
 800cf4a:	6003      	str	r3, [r0, #0]
 800cf4c:	2001      	movs	r0, #1
 800cf4e:	e7e6      	b.n	800cf1e <_raise_r+0x12>
 800cf50:	2400      	movs	r4, #0
 800cf52:	4628      	mov	r0, r5
 800cf54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf58:	4798      	blx	r3
 800cf5a:	2000      	movs	r0, #0
 800cf5c:	e7df      	b.n	800cf1e <_raise_r+0x12>
	...

0800cf60 <raise>:
 800cf60:	4b02      	ldr	r3, [pc, #8]	; (800cf6c <raise+0xc>)
 800cf62:	4601      	mov	r1, r0
 800cf64:	6818      	ldr	r0, [r3, #0]
 800cf66:	f7ff bfd1 	b.w	800cf0c <_raise_r>
 800cf6a:	bf00      	nop
 800cf6c:	20000088 	.word	0x20000088

0800cf70 <_kill_r>:
 800cf70:	b538      	push	{r3, r4, r5, lr}
 800cf72:	2300      	movs	r3, #0
 800cf74:	4d06      	ldr	r5, [pc, #24]	; (800cf90 <_kill_r+0x20>)
 800cf76:	4604      	mov	r4, r0
 800cf78:	4608      	mov	r0, r1
 800cf7a:	4611      	mov	r1, r2
 800cf7c:	602b      	str	r3, [r5, #0]
 800cf7e:	f7f5 fe4b 	bl	8002c18 <_kill>
 800cf82:	1c43      	adds	r3, r0, #1
 800cf84:	d102      	bne.n	800cf8c <_kill_r+0x1c>
 800cf86:	682b      	ldr	r3, [r5, #0]
 800cf88:	b103      	cbz	r3, 800cf8c <_kill_r+0x1c>
 800cf8a:	6023      	str	r3, [r4, #0]
 800cf8c:	bd38      	pop	{r3, r4, r5, pc}
 800cf8e:	bf00      	nop
 800cf90:	20001820 	.word	0x20001820

0800cf94 <_getpid_r>:
 800cf94:	f7f5 be39 	b.w	8002c0a <_getpid>

0800cf98 <findslot>:
 800cf98:	4b0a      	ldr	r3, [pc, #40]	; (800cfc4 <findslot+0x2c>)
 800cf9a:	b510      	push	{r4, lr}
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	6818      	ldr	r0, [r3, #0]
 800cfa0:	b118      	cbz	r0, 800cfaa <findslot+0x12>
 800cfa2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cfa4:	b90b      	cbnz	r3, 800cfaa <findslot+0x12>
 800cfa6:	f7fd ff23 	bl	800adf0 <__sinit>
 800cfaa:	2c13      	cmp	r4, #19
 800cfac:	d807      	bhi.n	800cfbe <findslot+0x26>
 800cfae:	4806      	ldr	r0, [pc, #24]	; (800cfc8 <findslot+0x30>)
 800cfb0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800cfb4:	3201      	adds	r2, #1
 800cfb6:	d002      	beq.n	800cfbe <findslot+0x26>
 800cfb8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800cfbc:	bd10      	pop	{r4, pc}
 800cfbe:	2000      	movs	r0, #0
 800cfc0:	e7fc      	b.n	800cfbc <findslot+0x24>
 800cfc2:	bf00      	nop
 800cfc4:	20000088 	.word	0x20000088
 800cfc8:	20001064 	.word	0x20001064

0800cfcc <checkerror>:
 800cfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	d109      	bne.n	800cfe8 <checkerror+0x1c>
 800cfd4:	f7f9 ff3a 	bl	8006e4c <__errno>
 800cfd8:	2613      	movs	r6, #19
 800cfda:	4605      	mov	r5, r0
 800cfdc:	2700      	movs	r7, #0
 800cfde:	4630      	mov	r0, r6
 800cfe0:	4639      	mov	r1, r7
 800cfe2:	beab      	bkpt	0x00ab
 800cfe4:	4606      	mov	r6, r0
 800cfe6:	602e      	str	r6, [r5, #0]
 800cfe8:	4620      	mov	r0, r4
 800cfea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cfec <_swilseek>:
 800cfec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfee:	460c      	mov	r4, r1
 800cff0:	4616      	mov	r6, r2
 800cff2:	f7ff ffd1 	bl	800cf98 <findslot>
 800cff6:	4605      	mov	r5, r0
 800cff8:	b940      	cbnz	r0, 800d00c <_swilseek+0x20>
 800cffa:	f7f9 ff27 	bl	8006e4c <__errno>
 800cffe:	2309      	movs	r3, #9
 800d000:	6003      	str	r3, [r0, #0]
 800d002:	f04f 34ff 	mov.w	r4, #4294967295
 800d006:	4620      	mov	r0, r4
 800d008:	b003      	add	sp, #12
 800d00a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d00c:	2e02      	cmp	r6, #2
 800d00e:	d903      	bls.n	800d018 <_swilseek+0x2c>
 800d010:	f7f9 ff1c 	bl	8006e4c <__errno>
 800d014:	2316      	movs	r3, #22
 800d016:	e7f3      	b.n	800d000 <_swilseek+0x14>
 800d018:	2e01      	cmp	r6, #1
 800d01a:	d112      	bne.n	800d042 <_swilseek+0x56>
 800d01c:	6843      	ldr	r3, [r0, #4]
 800d01e:	18e4      	adds	r4, r4, r3
 800d020:	d4f6      	bmi.n	800d010 <_swilseek+0x24>
 800d022:	682b      	ldr	r3, [r5, #0]
 800d024:	260a      	movs	r6, #10
 800d026:	466f      	mov	r7, sp
 800d028:	e9cd 3400 	strd	r3, r4, [sp]
 800d02c:	4630      	mov	r0, r6
 800d02e:	4639      	mov	r1, r7
 800d030:	beab      	bkpt	0x00ab
 800d032:	4606      	mov	r6, r0
 800d034:	4630      	mov	r0, r6
 800d036:	f7ff ffc9 	bl	800cfcc <checkerror>
 800d03a:	2800      	cmp	r0, #0
 800d03c:	dbe1      	blt.n	800d002 <_swilseek+0x16>
 800d03e:	606c      	str	r4, [r5, #4]
 800d040:	e7e1      	b.n	800d006 <_swilseek+0x1a>
 800d042:	2e02      	cmp	r6, #2
 800d044:	d1ed      	bne.n	800d022 <_swilseek+0x36>
 800d046:	6803      	ldr	r3, [r0, #0]
 800d048:	260c      	movs	r6, #12
 800d04a:	466f      	mov	r7, sp
 800d04c:	9300      	str	r3, [sp, #0]
 800d04e:	4630      	mov	r0, r6
 800d050:	4639      	mov	r1, r7
 800d052:	beab      	bkpt	0x00ab
 800d054:	4606      	mov	r6, r0
 800d056:	4630      	mov	r0, r6
 800d058:	f7ff ffb8 	bl	800cfcc <checkerror>
 800d05c:	1c43      	adds	r3, r0, #1
 800d05e:	d0d0      	beq.n	800d002 <_swilseek+0x16>
 800d060:	4404      	add	r4, r0
 800d062:	e7de      	b.n	800d022 <_swilseek+0x36>

0800d064 <_lseek>:
 800d064:	f7ff bfc2 	b.w	800cfec <_swilseek>

0800d068 <_swiclose>:
 800d068:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d06a:	2402      	movs	r4, #2
 800d06c:	9001      	str	r0, [sp, #4]
 800d06e:	ad01      	add	r5, sp, #4
 800d070:	4620      	mov	r0, r4
 800d072:	4629      	mov	r1, r5
 800d074:	beab      	bkpt	0x00ab
 800d076:	4604      	mov	r4, r0
 800d078:	4620      	mov	r0, r4
 800d07a:	f7ff ffa7 	bl	800cfcc <checkerror>
 800d07e:	b003      	add	sp, #12
 800d080:	bd30      	pop	{r4, r5, pc}
	...

0800d084 <_close>:
 800d084:	b538      	push	{r3, r4, r5, lr}
 800d086:	4605      	mov	r5, r0
 800d088:	f7ff ff86 	bl	800cf98 <findslot>
 800d08c:	4604      	mov	r4, r0
 800d08e:	b930      	cbnz	r0, 800d09e <_close+0x1a>
 800d090:	f7f9 fedc 	bl	8006e4c <__errno>
 800d094:	2309      	movs	r3, #9
 800d096:	6003      	str	r3, [r0, #0]
 800d098:	f04f 30ff 	mov.w	r0, #4294967295
 800d09c:	bd38      	pop	{r3, r4, r5, pc}
 800d09e:	3d01      	subs	r5, #1
 800d0a0:	2d01      	cmp	r5, #1
 800d0a2:	d809      	bhi.n	800d0b8 <_close+0x34>
 800d0a4:	4b09      	ldr	r3, [pc, #36]	; (800d0cc <_close+0x48>)
 800d0a6:	689a      	ldr	r2, [r3, #8]
 800d0a8:	691b      	ldr	r3, [r3, #16]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d104      	bne.n	800d0b8 <_close+0x34>
 800d0ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d0b2:	6003      	str	r3, [r0, #0]
 800d0b4:	2000      	movs	r0, #0
 800d0b6:	e7f1      	b.n	800d09c <_close+0x18>
 800d0b8:	6820      	ldr	r0, [r4, #0]
 800d0ba:	f7ff ffd5 	bl	800d068 <_swiclose>
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d1ec      	bne.n	800d09c <_close+0x18>
 800d0c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d0c6:	6023      	str	r3, [r4, #0]
 800d0c8:	e7e8      	b.n	800d09c <_close+0x18>
 800d0ca:	bf00      	nop
 800d0cc:	20001064 	.word	0x20001064

0800d0d0 <_isatty>:
 800d0d0:	b570      	push	{r4, r5, r6, lr}
 800d0d2:	f7ff ff61 	bl	800cf98 <findslot>
 800d0d6:	2509      	movs	r5, #9
 800d0d8:	4604      	mov	r4, r0
 800d0da:	b920      	cbnz	r0, 800d0e6 <_isatty+0x16>
 800d0dc:	f7f9 feb6 	bl	8006e4c <__errno>
 800d0e0:	6005      	str	r5, [r0, #0]
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	bd70      	pop	{r4, r5, r6, pc}
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	4621      	mov	r1, r4
 800d0ea:	beab      	bkpt	0x00ab
 800d0ec:	4604      	mov	r4, r0
 800d0ee:	2c01      	cmp	r4, #1
 800d0f0:	d0f7      	beq.n	800d0e2 <_isatty+0x12>
 800d0f2:	f7f9 feab 	bl	8006e4c <__errno>
 800d0f6:	2400      	movs	r4, #0
 800d0f8:	4605      	mov	r5, r0
 800d0fa:	2613      	movs	r6, #19
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	4621      	mov	r1, r4
 800d100:	beab      	bkpt	0x00ab
 800d102:	4606      	mov	r6, r0
 800d104:	602e      	str	r6, [r5, #0]
 800d106:	e7ec      	b.n	800d0e2 <_isatty+0x12>

0800d108 <_init>:
 800d108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d10a:	bf00      	nop
 800d10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d10e:	bc08      	pop	{r3}
 800d110:	469e      	mov	lr, r3
 800d112:	4770      	bx	lr

0800d114 <_fini>:
 800d114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d116:	bf00      	nop
 800d118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d11a:	bc08      	pop	{r3}
 800d11c:	469e      	mov	lr, r3
 800d11e:	4770      	bx	lr
