m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/chakr/OneDrive/Desktop/CSD Project/Processor_MultiCycle
vadd_sub
Z0 !s110 1697781240
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICG`eV4EFL`e^?K`ESI4kY0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/semester/7th sem/davinci/Processor_MultiCycle
Z4 w1693639150
8D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
!i122 65
L0 1 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1697781239.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vALU_Decoder
R0
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R1
IoOnGJE9HzG@:Lg`zUNE[m2
R2
R3
w1695452192
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
!i122 66
L0 1 35
R5
r1
!s85 0
31
!s108 1697781240.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R6
R7
n@a@l@u_@decoder
vALU_RISCv
Z8 !s110 1697781241
!i10b 1
!s100 CJ>U_kzTim[oFc]BlAo:_3
R1
I]^6K01^i;HN`fl[VSfVQo0
R2
R3
Z9 w1697779754
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
!i122 67
L0 1 27
R5
r1
!s85 0
31
Z10 !s108 1697781241.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R6
R7
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z11 !s110 1697781244
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R1
Iz;Mf<:DoD_CNReM3b62XB1
R2
R3
R4
Z12 8D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
Z13 FD:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
!i122 74
L0 19 5
R5
r1
!s85 0
31
Z14 !s108 1697781244.000000
Z15 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
Z16 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
!i113 1
R6
R7
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R11
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R1
IT>93<W@7VdkXND]lKlYXN3
R2
R3
R4
R12
R13
!i122 74
L0 13 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@a@n@d_1bit_3inp
vbitwiseAND
R8
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R1
I27GjXmM^b8:;Fn6X4LX273
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
!i122 68
Z17 L0 1 19
R5
r1
!s85 0
31
R10
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R6
R7
nbitwise@a@n@d
vcontrol_unit
Z18 !s110 1697781242
!i10b 1
!s100 ID>Zk3OmFMXKYi1nb8UoN3
R1
IWKBfaJzI7D201:i3fDhNg3
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
!i122 69
L0 1 70
R5
r1
!s85 0
31
Z19 !s108 1697781242.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!i113 1
R6
R7
vdecoder_14x16384
Z20 !s110 1697781243
!i10b 1
!s100 TmT<EEPz^mRR0lo3=oYBf2
R1
IzThSD8f[3alG_:TL?SVKj3
R2
R3
Z21 w1695398609
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
!i122 71
L0 23 11
R5
r1
!s85 0
31
Z22 !s108 1697781243.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!i113 1
R6
R7
vdecoder_5x32
R18
!i10b 1
!s100 3jl_Rl3cBlPiEmeU>U55R3
R1
I7Zn[P6SJIfAcCj3O7n=T01
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
!i122 70
L0 1 10
R5
r1
!s85 0
31
R19
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!i113 1
R6
R7
vDFlipFlop
R20
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R1
I1>KB7^3:0?13Z?JiL1mA82
R2
R3
w1695403362
8D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
!i122 72
L0 3 12
R5
r1
!s85 0
31
R22
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R6
R7
n@d@flip@flop
vExtender
R20
!i10b 1
!s100 [zLk?z35=K:JC1cSOVPeE1
R1
Ig=dQFX=DAVnbZ]Z4GI]3g3
R2
R3
w1695451350
8D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
!i122 73
L0 1 14
R5
r1
!s85 0
31
R22
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!i113 1
R6
R7
n@extender
vfull_adder
!s110 1697785289
!i10b 1
!s100 3Z6gSK=UaY[92P9P^mee<1
R1
IN7n2_28EJ27;MWICOdT7j3
R2
R3
w1697785274
Z23 8D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
Z24 FD:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
!i122 111
Z25 L0 1 4
R5
r1
!s85 0
31
!s108 1697785289.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
Z26 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
!i113 1
R6
R7
vfulladder
!s110 1697785327
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R1
IC<I=b2mOk=?`5=]zI::^=2
R2
R3
w1697785318
R23
R24
!i122 112
R25
R5
r1
!s85 0
31
!s108 1697785327.000000
Z27 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
R26
!i113 1
R6
R7
vInstr_Decoder
R11
!i10b 1
!s100 zKi5;CO@_MQP[aZN:OG<41
R1
IJN5mdk^GG4`c9EJ;HbAma3
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
!i122 75
Z28 L0 1 15
R5
r1
!s85 0
31
R14
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R6
R7
n@instr_@decoder
vkeyboard_driver
Z29 !s110 1697781245
!i10b 1
!s100 b<XQ[4fK2S9d8437?LMzO1
R1
IfZz]`3_4C5@7nbLBOKbLJ1
R2
R3
Z30 w1697780543
8D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
!i122 76
L0 23 41
R5
r1
!s85 0
31
Z31 !s108 1697781245.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!i113 1
R6
R7
vMain_Decoder
R29
!i10b 1
!s100 R<Gm7hT4Qg4E8:_?Sa6iO1
R1
Izh9c7XRcPODUQ`HmF@RZ>2
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
!i122 77
L0 1 111
R5
r1
!s85 0
31
R31
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R6
R7
n@main_@decoder
vMemory
Z32 !s110 1697781246
!i10b 1
!s100 XSV1TXGA:UHPcmHVU]@KD2
R1
IN^c5Ya9;TT=5bd3m_7Yhi3
R2
R3
w1697779981
8D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
!i122 78
L0 2 120
R5
r1
!s85 0
31
Z33 !s108 1697781246.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!i113 1
R6
R7
n@memory
vMUX16384x1
Z34 !s110 1697781248
!i10b 1
!s100 0NBajG7nXJHPD=I0Ez]Q50
R1
I1>B_[g_PXi[<l2okKNlf@1
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
!i122 84
R28
R5
r1
!s85 0
31
Z35 !s108 1697781248.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!i113 1
R6
R7
n@m@u@x16384x1
vMUX2x1_1bit
R32
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R1
I5bMMBXUADDzdcVBQz>[az0
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
!i122 79
Z36 L0 1 7
R5
r1
!s85 0
31
R33
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R6
R7
n@m@u@x2x1_1bit
vMUX2x1_32bit
Z37 !s110 1697781247
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R1
IZSnO=o0mj833=1OCnHhOY0
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
!i122 80
R36
R5
r1
!s85 0
31
Z38 !s108 1697781247.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R6
R7
n@m@u@x2x1_32bit
vMUX32x1
R34
!i10b 1
!s100 j5O7fIXQR4XQkTZ3W1Fk63
R1
IK`CfHQC`N09LSoLN>P:j`2
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
!i122 83
L0 1 43
R5
r1
!s85 0
31
R35
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!i113 1
R6
R7
n@m@u@x32x1
vMUX4x1_32bit
R37
!i10b 1
!s100 EH<54Uo>zT:bbLA28aTN43
R1
I:AeU;deUeVaSm1aS8M`ni0
R2
R3
w1695399414
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
!i122 81
Z39 L0 1 18
R5
r1
!s85 0
31
R38
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R6
R7
n@m@u@x4x1_32bit
vMUX8x1_32bit
R34
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R1
I1iP2j8U:]i:hT;c^nBMmj3
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
!i122 82
Z40 L0 1 22
R5
r1
!s85 0
31
R38
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!i113 1
R6
R7
n@m@u@x8x1_32bit
vNOT_32bit
Z41 !s110 1697781249
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R1
I@0<hOJZgzETDDELDHAJD21
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
!i122 85
Z42 L0 1 8
R5
r1
!s85 0
31
Z43 !s108 1697781249.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R6
R7
n@n@o@t_32bit
vprocessor
R41
!i10b 1
!s100 YdJbEWSc:Pl6VHJch:J503
R1
IRGeiJ60z:@PjVW;ilS>CF2
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
!i122 86
L0 1 86
R5
r1
!s85 0
31
R43
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!i113 1
R6
R7
vps2_rx
Z44 !s110 1697781250
!i10b 1
!s100 BEicQgF6oH3NUm5^mmAjo0
R1
Ig7SSbYRVB5e4E6K]<TgTd0
R2
R3
R30
8D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
!i122 87
L0 23 36
R5
r1
!s85 0
31
Z45 !s108 1697781250.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!i113 1
R6
R7
vRAM
R44
!i10b 1
!s100 >ifGHznFVQJE:Z;A=Na>Q3
R1
Ig18oC8WBd0YihjeS`Ym6R2
R2
R3
Z46 w1697779493
8D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
!i122 88
L0 2 52
R5
r1
!s85 0
31
R45
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!i113 1
R6
R7
n@r@a@m
vreg_file
Z47 !s110 1697781251
!i10b 1
!s100 W[BLLd9XVi<9MGZP55@9l3
R1
Iz_R>Qon?@A=lzb7TWTl3_3
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
!i122 89
L0 1 32
R5
r1
!s85 0
31
Z48 !s108 1697781251.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!i113 1
R6
R7
vregister_1bit
R47
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R1
I4NzYd2O`fGb7VK@TAjnbm0
R2
R3
w1695403612
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
!i122 90
L0 1 12
R5
r1
!s85 0
31
R48
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!i113 1
R6
R7
vregister_32bit
Z49 !s110 1697781253
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R1
IlAF=W_nP?]gEP9;^4bFLj2
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
!i122 93
R17
R5
r1
!s85 0
31
Z50 !s108 1697781253.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!i113 1
R6
R7
vregister_32bit_tb
R49
!i10b 1
!s100 5kA2O=?VY7>=QQQ6lIO?32
R1
I4mC@nAXlU`>]FK<4^F1?K2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
!i122 94
R39
R5
r1
!s85 0
31
R50
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!i113 1
R6
R7
vregister_4bit
Z51 !s110 1697781252
!i10b 1
!s100 ?W6YN3U`flGKc4PXI<5ZE1
R1
I^[JO_RiOCaDUIJe]LAl893
R2
R3
w1695404322
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
!i122 91
L0 1 20
R5
r1
!s85 0
31
Z52 !s108 1697781252.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!i113 1
R6
R7
vregister_4bit_tb
R51
!i10b 1
!s100 mV:h1?NSnLo`>]j0iG0b93
R1
ITjP`;;DCI9Nkl<K@7:8cg2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
!i122 92
R39
R5
r1
!s85 0
31
R52
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!i113 1
R6
R7
vROM
Z53 !s110 1697781254
!i10b 1
!s100 on`MJbfOceNAjaS?JJIUU0
R1
IRE]a:ek0oXOm2U_AB4PPH3
R2
R3
w1697779911
8D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
!i122 95
R40
R5
r1
!s85 0
31
Z54 !s108 1697781254.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!i113 1
R6
R7
n@r@o@m
vscanToAscii
R53
!i10b 1
!s100 E?8ncPc?Cjgo=T[6j]XI10
R1
IcCO6jeGDBVJFITKVgdLe@3
R2
R3
R30
8D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
!i122 96
L0 23 126
R5
r1
!s85 0
31
R54
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!i113 1
R6
R7
nscan@to@ascii
vScreen_Memory
Z55 !s110 1697781255
!i10b 1
!s100 `Vio2@h^1JP=NiOknHWLG2
R1
IKAH``7jFc3;@GoNgcC>FN3
R2
R3
R46
8D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
!i122 97
Z56 L0 1 42
R5
r1
!s85 0
31
R54
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R6
R7
n@screen_@memory
vTB_add_sub
R55
!i10b 1
!s100 LaHH:NZn3lWG[Z<;_X0aY3
R1
I8jW9BMQ_WFWB6mB9MN=LC0
R2
R3
Z57 w1695875924
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
!i122 98
L0 1 40
R5
r1
!s85 0
31
Z58 !s108 1697781255.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!i113 1
R6
R7
n@t@b_add_sub
vTB_ALU_Decoder
R55
!i10b 1
!s100 JmS>F4l?<5k5eTYF0M<e72
R1
Ig9`06;M902D>4?mUNcJ1T0
R2
R3
w1695452704
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
!i122 99
Z59 L0 1 100
R5
r1
!s85 0
31
R58
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!i113 1
R6
R7
n@t@b_@a@l@u_@decoder
vTB_ALU_RISCv
!s110 1697781256
!i10b 1
!s100 dgE4:XTf`49bMinQebmP53
R1
IU:5`B9?oD2Xz2ccIm9cdb2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 100
R59
R5
r1
!s85 0
31
!s108 1697781256.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R6
R7
n@t@b_@a@l@u_@r@i@s@cv
vTB_bitwiseAND
!s110 1697781257
!i10b 1
!s100 bT^8EiGVX<U4ZO^^KXGTX0
R1
IJcRMPUVg06I4G_CA6:TAK1
R2
R3
R57
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
!i122 101
L0 1 33
R5
r1
!s85 0
31
!s108 1697781257.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!i113 1
R6
R7
n@t@b_bitwise@a@n@d
vTB_Control_Unit
Z60 !s110 1697781258
!i10b 1
!s100 e>W7KA:^XUZFMk:cR<I:=2
R1
Ic1384>9^BFIhdjh^bR[dj1
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
!i122 102
L0 1 72
R5
r1
!s85 0
31
Z61 !s108 1697781258.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!i113 1
R6
R7
n@t@b_@control_@unit
vTB_DFlipFlop
R60
!i10b 1
!s100 <3kZFOCJdTfF@`h<I1=i]2
R1
If3Pl[?;fZOLA>_n`=l9>12
R2
R3
w1695403344
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
!i122 103
L0 1 23
R5
r1
!s85 0
31
R61
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!i113 1
R6
R7
n@t@b_@d@flip@flop
vTB_Extender
Z62 !s110 1697781259
!i10b 1
!s100 ]kW5<lM[fUgYU^XE[XA6g2
R1
IU9VJ2JDFL8JdECMabUF4a0
R2
R3
R21
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
!i122 104
L0 1 45
R5
r1
!s85 0
31
Z63 !s108 1697781259.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!i113 1
R6
R7
n@t@b_@extender
vTB_Instr_Decoder
R62
!i10b 1
!s100 hn6zK@DCgodm6k8U_3?UH2
R1
I5V9eSEl>LSU43:6hO0J@N3
R2
R3
w1695451345
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
!i122 105
R56
R5
r1
!s85 0
31
R63
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!i113 1
R6
R7
n@t@b_@instr_@decoder
vTB_Main_Decoder
Z64 !s110 1697781260
!i10b 1
!s100 G7h]P9T1Q4Pn``UbBin??0
R1
I2BWSZQ7RB<bmCO]gH`d;K0
R2
R3
R57
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
!i122 106
L0 1 65
R5
r1
!s85 0
31
Z65 !s108 1697781260.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!i113 1
R6
R7
n@t@b_@main_@decoder
vTB_Memory
R64
!i10b 1
!s100 ?2bDHM?<PGRaJ_=jDK?]:1
R1
I>65C]ofAF;?U:9N@iWRKN2
R2
R3
w1697780640
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
!i122 107
L0 2 91
R5
r1
!s85 0
31
R65
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!i113 1
R6
R7
n@t@b_@memory
vTB_Processor
Z66 !s110 1697781261
!i10b 1
!s100 cHSVP^;RQECIY8VAGL4O91
R1
Ic5GGn1PX3>h_i`:f3:N0h0
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
!i122 108
L0 2 34
R5
r1
!s85 0
31
Z67 !s108 1697781261.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!i113 1
R6
R7
n@t@b_@processor
vTB_reg_file
R66
!i10b 1
!s100 3hi?_E<KT6R>`hH>O;><G0
R1
IOeYi39ah?k3:PV8l5<ZVM2
R2
R3
R9
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
!i122 109
L0 1 69
R5
r1
!s85 0
31
R67
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!i113 1
R6
R7
n@t@b_reg_file
vXNOR_1bit_3inp
R11
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R1
I68W<Q>4VmAa?2<`U9acWM2
R2
R3
R4
R12
R13
!i122 74
L0 7 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R11
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R1
IHIk4JYkRm<?7eBU]CAXgZ1
R2
R3
R4
R12
R13
!i122 74
L0 1 5
R5
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@x@o@r_1bit_2inp
vzero_extender
R66
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R1
IocnLnCAkcS8YmIPSKUZfc1
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
!i122 110
R42
R5
r1
!s85 0
31
R67
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!i113 1
R6
R7
