****************************************
Report : timing
        -path_type full
        -delay_type max
        -nworst 1
        -max_paths 100
        -report_by design
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -physical
        -voltage
Design : UART
Version: O-2018.06-SP1
Date   : Sun Apr 28 19:24:38 2024
****************************************

  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,38.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2086      1.0000    0.4398      0.4398 r    (24.33,39.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.7226
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2086      1.0000    0.0002      0.4400 r    (11.05,39.36)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1280      1.0000    0.1210      0.5610 f    (10.84,39.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.6032
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1280      1.0000    0.0000      0.5611 f    (7.93,44.09)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0732      1.0000    0.2433      0.8044 r    (9.19,44.30)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.8657
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0732      1.0000    0.0000      0.8044 r    (12.57,42.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0566      1.0000    0.1433      0.9477 r    (11.75,42.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.8251
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0566      1.0000    0.0000      0.9477 r    (11.51,40.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2405      1.0000    0.2169      1.1646 f    (11.21,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2409
  U0_UART_RX/U0_data_sampling/U39/A3 (AND4X1_RVT)                                            0.2405      1.0000    0.0000      1.1646 f    (14.00,41.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)                                             0.0814      1.0000    0.3053      1.4699 f    (14.82,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n38 (net)                                   1      0.7842
  U0_UART_RX/U0_data_sampling/U38/A4 (AND4X1_RVT)                                            0.0814      1.0000    0.0000      1.4699 f    (15.22,44.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)                                             0.1047      1.0000    0.2505      1.7204 f    (16.19,44.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n22 (net)                                   2      2.7736
  U0_UART_RX/U0_data_sampling/U28/A3 (NOR4X0_RVT)                                            0.1047      1.0000    0.0000      1.7204 f    (16.58,40.99)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U28/Y (NOR4X0_RVT)                                             0.0612      1.0000    0.2794      1.9998 r    (17.56,40.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n19 (net)                                   1      1.8557
  U0_UART_RX/U0_data_sampling/U27/S0 (MUX21X1_RVT)                                           0.0612      1.0000    0.0000      1.9998 r    (28.33,41.00)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U27/Y (MUX21X1_RVT)                                            0.0825      1.0000    0.2040      2.2038 f    (27.40,40.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n25 (net)                                   1      0.8145
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (SDFFARX1_RVT)                                0.0825      1.0000    0.0000      2.2038 f    (25.69,39.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            2.2038

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (26.61,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3120     99.4380
  data required time                                                                                                          99.4380
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4380
  data arrival time                                                                                                           -2.2038
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.2341



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,38.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2086      1.0000    0.4398      0.4398 r    (24.33,39.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.7226
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2086      1.0000    0.0002      0.4400 r    (11.05,39.36)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1280      1.0000    0.1210      0.5610 f    (10.84,39.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.6032
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1280      1.0000    0.0000      0.5611 f    (7.93,44.09)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0732      1.0000    0.2433      0.8044 r    (9.19,44.30)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.8657
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0732      1.0000    0.0000      0.8044 r    (12.57,42.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0566      1.0000    0.1433      0.9477 r    (11.75,42.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.8251
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0566      1.0000    0.0000      0.9477 r    (11.51,40.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2405      1.0000    0.2169      1.1646 f    (11.21,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2409
  U0_UART_RX/U0_data_sampling/U39/A3 (AND4X1_RVT)                                            0.2405      1.0000    0.0000      1.1646 f    (14.00,41.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)                                             0.0814      1.0000    0.3053      1.4699 f    (14.82,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n38 (net)                                   1      0.7842
  U0_UART_RX/U0_data_sampling/U38/A4 (AND4X1_RVT)                                            0.0814      1.0000    0.0000      1.4699 f    (15.22,44.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)                                             0.1047      1.0000    0.2505      1.7204 f    (16.19,44.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n22 (net)                                   2      2.7736
  U0_UART_RX/U0_data_sampling/U37/S0 (MUX21X1_RVT)                                           0.1047      1.0000    0.0000      1.7204 f    (25.14,44.34)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U37/Y (MUX21X1_RVT)                                            0.0858      1.0000    0.2348      1.9552 f    (26.07,44.31)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n24 (net)                                   1      1.0136
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (SDFFARX1_RVT)                                0.0858      1.0000    0.0000      1.9553 f    (29.34,47.54)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9553

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (30.26,48.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3136     99.4364
  data required time                                                                                                          99.4364
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4364
  data arrival time                                                                                                           -1.9553
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.4812



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U16/A4 (AO22X1_RVT)                                             0.2344      1.0000    0.0001      1.7422 r    (41.46,40.72)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U16/Y (AO22X1_RVT)                                              0.0939      1.0000    0.1970      1.9391 r    (40.87,40.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n32 (net)                                    1      0.7831
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (SDFFARX1_RVT)                                  0.0939      1.0000    0.0000      1.9391 r    (40.13,39.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9391

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (41.06,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2783     99.4717
  data required time                                                                                                          99.4717
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4717
  data arrival time                                                                                                           -1.9391
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5326



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U14/A3 (AO22X1_RVT)                                             0.2344      1.0000    0.0001      1.7422 r    (46.37,40.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U14/Y (AO22X1_RVT)                                              0.0981      1.0000    0.1826      1.9248 r    (46.81,40.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n30 (net)                                    1      1.1178
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (SDFFARX1_RVT)                                  0.0981      1.0000    0.0000      1.9248 r    (45.30,36.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9248

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (46.22,35.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2802     99.4698
  data required time                                                                                                          99.4698
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4698
  data arrival time                                                                                                           -1.9248
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5450



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U4/A3 (AO22X1_RVT)                                              0.2344      1.0000    0.0000      1.7421 r    (39.78,46.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U4/Y (AO22X1_RVT)                                               0.0957      1.0000    0.1794      1.9216 r    (39.35,47.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n20 (net)                                    1      0.9272
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (SDFFARX1_RVT)                                  0.0957      1.0000    0.0000      1.9216 r    (36.03,46.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9216

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (36.95,45.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2791     99.4709
  data required time                                                                                                          99.4709
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4709
  data arrival time                                                                                                           -1.9216
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5493



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U12/A3 (AO22X1_RVT)                                             0.2344      1.0000    0.0001      1.7422 r    (44.70,40.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U12/Y (AO22X1_RVT)                                              0.0956      1.0000    0.1792      1.9214 r    (45.13,40.97)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n28 (net)                                    1      0.9170
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (SDFFARX1_RVT)                                  0.0956      1.0000    0.0000      1.9214 r    (45.30,37.51)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9214

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (46.22,38.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2791     99.4709
  data required time                                                                                                          99.4709
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4709
  data arrival time                                                                                                           -1.9214
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5496



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U3/A3 (AO22X1_RVT)                                              0.2344      1.0000    0.0000      1.7421 r    (39.33,49.99)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U3/Y (AO22X1_RVT)                                               0.0955      1.0000    0.1791      1.9213 r    (38.89,49.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n18 (net)                                    1      0.9118
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (SDFFARX1_RVT)                                  0.0955      1.0000    0.0000      1.9213 r    (33.75,49.40)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9213

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (34.67,48.64)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2790     99.4710
  data required time                                                                                                          99.4710
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4710
  data arrival time                                                                                                           -1.9213
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5497



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U8/A3 (AO22X1_RVT)                                              0.2344      1.0000    0.0000      1.7421 r    (43.13,46.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U8/Y (AO22X1_RVT)                                               0.0948      1.0000    0.1781      1.9202 r    (42.69,45.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n24 (net)                                    1      0.8557
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (SDFFARX1_RVT)                                  0.0948      1.0000    0.0000      1.9202 r    (46.21,46.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9202

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (47.13,45.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2787     99.4713
  data required time                                                                                                          99.4713
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4713
  data arrival time                                                                                                           -1.9202
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5511



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U27/A3 (AO21X1_RVT)                                         0.1246      1.0000    0.0000      1.4852 f    (29.14,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)                                          0.0665      1.0000    0.1468      1.6320 f    (28.71,32.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n27 (net)                                2      1.8242
  U0_UART_RX/U0_edge_bit_counter/U24/A3 (AO21X1_RVT)                                         0.0665      1.0000    0.0000      1.6320 f    (29.81,30.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U24/Y (AO21X1_RVT)                                          0.0583      1.0000    0.1082      1.7402 f    (30.24,30.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n24 (net)                                1      0.9743
  U0_UART_RX/U0_edge_bit_counter/U22/A2 (AO22X1_RVT)                                         0.0583      1.0000    0.0000      1.7402 f    (31.93,27.77)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U22/Y (AO22X1_RVT)                                          0.0487      1.0000    0.1605      1.9008 f    (32.67,27.59)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n30 (net)                                1      0.7764
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (SDFFARX1_RVT)                           0.0487      1.0000    0.0000      1.9008 f    (31.62,26.00)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9008

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (32.54,25.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2981     99.4519
  data required time                                                                                                          99.4519
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4519
  data arrival time                                                                                                           -1.9008
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5511



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U10/A3 (AO22X1_RVT)                                             0.2344      1.0000    0.0000      1.7421 r    (43.43,43.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U10/Y (AO22X1_RVT)                                              0.0947      1.0000    0.1779      1.9200 r    (42.99,42.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n26 (net)                                    1      0.8457
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (SDFFARX1_RVT)                                  0.0947      1.0000    0.0000      1.9200 r    (44.54,44.20)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9200

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (45.46,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2786     99.4714
  data required time                                                                                                          99.4714
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4714
  data arrival time                                                                                                           -1.9200
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5513



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_deserializer/U37/A2 (XNOR2X1_RVT)                                            0.2151      1.0000    0.0006      0.4449 r    (13.15,7.45)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)                                             0.0727      1.0000    0.3011      0.7460 r    (14.36,7.52)        0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n9 (net)                                     1      0.9600
  U0_UART_RX/U0_deserializer/U38/A3 (NAND3X0_RVT)                                            0.0727      1.0000    0.0000      0.7460 r    (15.67,10.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)                                             0.1247      1.0000    0.1297      0.8757 f    (16.03,10.84)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n33 (net)                                    1      1.4819
  U0_UART_RX/U0_deserializer/U44/A1 (NOR4X0_RVT)                                             0.1247      1.0000    0.0000      0.8757 f    (18.55,19.40)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)                                              0.0760      1.0000    0.3488      1.2245 r    (19.83,19.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/N7 (net)                                     1      2.8444
  U0_UART_RX/U0_deserializer/U9/A1 (NAND2X0_RVT)                                             0.0760      1.0000    0.0001      1.2246 r    (33.54,35.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)                                              0.3308      1.0000    0.2491      1.4737 f    (33.56,35.94)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n1 (net)                                     9      7.7953
  U0_UART_RX/U0_deserializer/U5/A (INVX1_RVT)                                                0.3308      1.0000    0.0003      1.4739 f    (44.25,46.06)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)                                                0.2344      1.0000    0.2682      1.7421 r    (44.38,45.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n43 (net)                                    8      7.1754
  U0_UART_RX/U0_deserializer/U6/A3 (AO22X1_RVT)                                              0.2344      1.0000    0.0000      1.7421 r    (44.24,46.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/U6/Y (AO22X1_RVT)                                               0.0943      1.0000    0.1774      1.9195 r    (44.68,47.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n22 (net)                                    1      0.8201
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (SDFFARX1_RVT)                                  0.0943      1.0000    0.0000      1.9195 r    (45.91,49.40)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.9195

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (46.83,48.64)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2785     99.4715
  data required time                                                                                                          99.4715
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4715
  data arrival time                                                                                                           -1.9195
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.5520



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U27/A3 (AO21X1_RVT)                                         0.1246      1.0000    0.0000      1.4852 f    (29.14,33.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)                                          0.0665      1.0000    0.1468      1.6320 f    (28.71,32.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n27 (net)                                2      1.8242
  U0_UART_RX/U0_edge_bit_counter/U25/A2 (AO22X1_RVT)                                         0.0665      1.0000    0.0000      1.6320 f    (27.62,29.05)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AO22X1_RVT)                                          0.0497      1.0000    0.1670      1.7991 f    (26.88,29.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n31 (net)                                1      0.8664
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (SDFFARX1_RVT)                           0.0497      1.0000    0.0000      1.7991 f    (24.48,30.82)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.7991

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (25.40,31.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2985     99.4515
  data required time                                                                                                          99.4515
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4515
  data arrival time                                                                                                           -1.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.6525



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U28/A1 (AO22X1_RVT)                                         0.1246      1.0000    0.0000      1.4852 f    (29.34,34.18)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U28/Y (AO22X1_RVT)                                          0.0710      1.0000    0.2009      1.6860 f    (30.24,34.28)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n32 (net)                                1      1.0615
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (SDFFARX1_RVT)                           0.0710      1.0000    0.0000      1.6861 f    (25.54,36.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6861

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (26.46,35.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3067     99.4433
  data required time                                                                                                          99.4433
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4433
  data arrival time                                                                                                           -1.6861
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.7573



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.89,41.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                               0.1097      1.0000    0.3718      0.3718 r    (39.07,40.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n28 (net)                                        5      4.2392
  U0_UART_RX/U0_uart_fsm/U74/A2 (NAND2X0_RVT)                                                0.1097      1.0000    0.0000      0.3718 r    (37.34,37.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U74/Y (NAND2X0_RVT)                                                 0.1043      1.0000    0.1184      0.4902 f    (37.20,37.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n44 (net)                                        2      1.6819
  U0_UART_RX/U0_uart_fsm/U45/A (INVX0_RVT)                                                   0.1043      1.0000    0.0000      0.4902 f    (37.56,39.36)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U45/Y (INVX0_RVT)                                                   0.1258      1.0000    0.1330      0.6232 r    (37.77,39.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n14 (net)                                        4      3.5533
  U0_UART_RX/U0_uart_fsm/U44/A1 (NAND2X0_RVT)                                                0.1258      1.0000    0.0001      0.6233 r    (36.80,31.14)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)                                                 0.1143      1.0000    0.1122      0.7354 f    (36.79,30.91)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n16 (net)                                        2      1.6979
  U0_UART_RX/U0_uart_fsm/U43/A (INVX0_RVT)                                                   0.1143      1.0000    0.0000      0.7354 f    (37.56,30.83)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U43/Y (INVX0_RVT)                                                   0.1220      1.0000    0.1348      0.8703 r    (37.77,30.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/stp_chk_en (net)                                 3      3.3046
  U0_UART_RX/U0_uart_fsm/U40/A1 (AND3X1_RVT)                                                 0.1220      1.0000    0.0000      0.8703 r    (33.09,29.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U40/Y (AND3X1_RVT)                                                  0.0635      1.0000    0.1443      1.0146 r    (32.57,29.25)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n41 (net)                                        1      1.1013
  U0_UART_RX/U0_uart_fsm/U39/A4 (AND4X1_RVT)                                                 0.0635      1.0000    0.0000      1.0146 r    (23.82,29.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U39/Y (AND4X1_RVT)                                                  0.0729      1.0000    0.1872      1.2017 r    (22.84,29.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n38 (net)                                        1      0.9540
  U0_UART_RX/U0_uart_fsm/U38/A4 (NAND4X0_RVT)                                                0.0729      1.0000    0.0000      1.2017 r    (22.97,25.98)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U38/Y (NAND4X0_RVT)                                                 0.1544      1.0000    0.1612      1.3629 f    (23.26,25.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n34 (net)                                        1      1.5545
  U0_UART_RX/U0_uart_fsm/U37/A2 (NAND2X0_RVT)                                                0.1544      1.0000    0.0000      1.3630 f    (30.72,32.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U37/Y (NAND2X0_RVT)                                                 0.1163      1.0000    0.1539      1.5169 r    (30.86,32.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n32 (net)                                        1      0.9834
  U0_UART_RX/U0_uart_fsm/U36/A5 (AO221X1_RVT)                                                0.1163      1.0000    0.0000      1.5169 r    (31.26,36.00)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U36/Y (AO221X1_RVT)                                                 0.0776      1.0000    0.1805      1.6974 r    (30.83,35.91)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[0] (net)                              1      1.1261
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (SDFFARX1_RVT)                               0.0776      1.0000    0.0000      1.6975 r    (34.77,39.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6975

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (33.85,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2707     99.4793
  data required time                                                                                                          99.4793
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4793
  data arrival time                                                                                                           -1.6975
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.7819



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U34/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0001      1.4853 f    (19.93,36.01)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U34/Y (AND2X1_RVT)                                          0.0475      1.0000    0.1545      1.6398 f    (20.59,35.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N20 (net)                                1      0.9050
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (SDFFARX1_RVT)                          0.0475      1.0000    0.0000      1.6398 f    (19.92,32.68)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6398

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (20.84,31.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2977     99.4523
  data required time                                                                                                          99.4523
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4523
  data arrival time                                                                                                           -1.6398
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8125



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U35/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0001      1.4852 f    (23.51,36.01)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1_RVT)                                          0.0471      1.0000    0.1540      1.6392 f    (22.84,35.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N19 (net)                                1      0.8675
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (SDFFARX1_RVT)                          0.0471      1.0000    0.0000      1.6392 f    (20.22,37.51)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6392

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,38.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2976     99.4524
  data required time                                                                                                          99.4524
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4524
  data arrival time                                                                                                           -1.6392
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8132



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U32/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0002      1.4853 f    (18.56,40.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U32/Y (AND2X1_RVT)                                          0.0463      1.0000    0.1528      1.6382 f    (19.23,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N22 (net)                                1      0.7878
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (SDFFARX1_RVT)                          0.0463      1.0000    0.0000      1.6382 f    (20.22,42.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6382

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,41.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2973     99.4527
  data required time                                                                                                          99.4527
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4527
  data arrival time                                                                                                           -1.6382
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8145



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U30/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0002      1.4853 f    (18.25,44.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U30/Y (AND2X1_RVT)                                          0.0463      1.0000    0.1528      1.6382 f    (18.92,44.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N24 (net)                                1      0.7878
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (SDFFARX1_RVT)                          0.0463      1.0000    0.0000      1.6382 f    (19.92,46.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6382

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (20.84,45.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2973     99.4527
  data required time                                                                                                          99.4527
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4527
  data arrival time                                                                                                           -1.6382
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8145



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U31/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0002      1.4853 f    (17.95,49.38)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U31/Y (AND2X1_RVT)                                          0.0460      1.0000    0.1524      1.6377 f    (18.62,49.31)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N23 (net)                                1      0.7546
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (SDFFARX1_RVT)                          0.0460      1.0000    0.0000      1.6377 f    (19.31,47.54)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6377

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2972     99.4528
  data required time                                                                                                          99.4528
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4528
  data arrival time                                                                                                           -1.6377
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8151



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U36/A2 (OR2X1_RVT)                                          0.0673      1.0000    0.0000      1.2248 r    (29.75,22.66)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)                                           0.1021      1.0000    0.1407      1.3655 r    (30.17,22.52)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n22 (net)                                4      4.1565
  U0_UART_RX/U0_edge_bit_counter/U6/A (INVX1_RVT)                                            0.1021      1.0000    0.0001      1.3656 r    (27.38,34.16)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)                                            0.1246      1.0000    0.1195      1.4852 f    (27.51,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n48 (net)                                8      7.2541
  U0_UART_RX/U0_edge_bit_counter/U33/A2 (AND2X1_RVT)                                         0.1246      1.0000    0.0001      1.4853 f    (18.25,39.35)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U33/Y (AND2X1_RVT)                                          0.0449      1.0000    0.1507      1.6360 f    (18.92,39.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N21 (net)                                1      0.6387
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (SDFFARX1_RVT)                          0.0449      1.0000    0.0000      1.6360 f    (20.22,39.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6360

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2968     99.4532
  data required time                                                                                                          99.4532
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4532
  data arrival time                                                                                                           -1.6360
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8172



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)                          0.2151      1.0000    0.4443      0.4443 r    (23.41,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (net)                      7     11.1514
  U0_UART_RX/U0_edge_bit_counter/U52/A2 (XNOR2X1_RVT)                                        0.2151      1.0000    0.0006      0.4449 r    (12.39,9.24)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)                                         0.0737      1.0000    0.3024      0.7473 r    (13.60,9.17)        0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n38 (net)                                1      1.0303
  U0_UART_RX/U0_edge_bit_counter/U53/A3 (NAND3X0_RVT)                                        0.0737      1.0000    0.0000      0.7474 r    (14.15,14.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)                                         0.1283      1.0000    0.1327      0.8800 f    (14.52,14.19)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n46 (net)                                1      1.5585
  U0_UART_RX/U0_edge_bit_counter/U59/A1 (NOR4X0_RVT)                                         0.1283      1.0000    0.0000      0.8800 f    (21.44,20.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)                                          0.0673      1.0000    0.3448      1.2248 r    (22.72,20.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/N31 (net)                                2      2.2745
  U0_UART_RX/U0_edge_bit_counter/U18/A1 (AND2X1_RVT)                                         0.0673      1.0000    0.0000      1.2248 r    (29.90,24.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1_RVT)                                          0.0495      1.0000    0.1038      1.3287 r    (29.38,24.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n21 (net)                                1      0.9944
  U0_UART_RX/U0_edge_bit_counter/U17/A3 (NAND4X0_RVT)                                        0.0495      1.0000    0.0000      1.3287 r    (27.01,25.82)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U17/Y (NAND4X0_RVT)                                         0.1997      1.0000    0.1213      1.4499 f    (26.87,25.90)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n19 (net)                                1      0.8151
  U0_UART_RX/U0_edge_bit_counter/U16/A2 (NAND2X0_RVT)                                        0.1997      1.0000    0.0000      1.4499 f    (28.60,24.15)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/U16/Y (NAND2X0_RVT)                                         0.1235      1.0000    0.1664      1.6164 r    (28.73,24.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n29 (net)                                1      0.6832
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (SDFFARX1_RVT)                           0.1235      1.0000    0.0000      1.6164 r    (27.17,24.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.6164

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (26.25,24.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2921     99.4579
  data required time                                                                                                          99.4579
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4579
  data arrival time                                                                                                           -1.6164
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.8416



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,41.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)                          0.2144      1.0000    0.4438      0.4438 r    (24.33,42.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (net)                      7     11.1055
  U0_UART_RX/U0_uart_fsm/U62/A1 (XNOR2X1_RVT)                                                0.2144      1.0000    0.0004      0.4442 r    (12.68,30.72)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U62/Y (XNOR2X1_RVT)                                                 0.0832      1.0000    0.2753      0.7195 r    (13.60,30.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n55 (net)                                        1      0.9096
  U0_UART_RX/U0_uart_fsm/U61/A4 (NAND4X0_RVT)                                                0.0832      1.0000    0.0000      0.7195 r    (15.37,29.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)                                                 0.1436      1.0000    0.1564      0.8759 f    (15.66,29.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n51 (net)                                        1      1.3263
  U0_UART_RX/U0_uart_fsm/U60/A2 (NOR2X0_RVT)                                                 0.1436      1.0000    0.0000      0.8759 f    (22.60,30.72)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)                                                  0.0807      1.0000    0.2108      1.0868 r    (23.33,30.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n20 (net)                                        3      3.3492
  U0_UART_RX/U0_uart_fsm/U56/A1 (AND4X1_RVT)                                                 0.0807      1.0000    0.0001      1.0868 r    (33.46,34.49)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U56/Y (AND4X1_RVT)                                                  0.0867      1.0000    0.1724      1.2592 r    (33.97,34.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n26 (net)                                        2      1.8240
  U0_UART_RX/U0_uart_fsm/U34/A1 (AO21X1_RVT)                                                 0.0867      1.0000    0.0000      1.2592 r    (39.69,35.86)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U34/Y (AO21X1_RVT)                                                  0.0558      1.0000    0.1453      1.4045 r    (39.04,35.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n25 (net)                                        1      0.6180
  U0_UART_RX/U0_uart_fsm/U33/A2 (AO21X1_RVT)                                                 0.0558      1.0000    0.0000      1.4045 r    (38.41,36.01)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U33/Y (AO21X1_RVT)                                                  0.0647      1.0000    0.1498      1.5544 r    (37.52,35.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[1] (net)                              1      1.1335
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (SDFFARX1_RVT)                               0.0647      1.0000    0.0000      1.5544 r    (34.97,40.85)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5544

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (35.89,41.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2647     99.4853
  data required time                                                                                                          99.4853
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4853
  data arrival time                                                                                                           -1.5544
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9309



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U24/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0001      1.3210 r    (29.81,9.60)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U24/Y (AO222X1_RVT)                                               0.0892      1.0000    0.2165      1.5375 r    (30.24,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n29 (net)                                      1      1.0188
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (SDFFARX1_RVT)                                    0.0892      1.0000    0.0000      1.5375 r    (34.31,7.41)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5375

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (33.39,8.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2761     99.4739
  data required time                                                                                                          99.4739
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4739
  data arrival time                                                                                                           -1.5375
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9364



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U25/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0001      1.3210 r    (32.18,9.60)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U25/Y (AO222X1_RVT)                                               0.0877      1.0000    0.2149      1.5359 r    (31.74,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n30 (net)                                      1      0.9336
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (SDFFARX1_RVT)                                    0.0877      1.0000    0.0000      1.5359 r    (31.32,12.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5359

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (32.24,11.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2754     99.4746
  data required time                                                                                                          99.4746
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4746
  data arrival time                                                                                                           -1.5359
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9387



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U19/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0000      1.3210 r    (37.56,10.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)                                               0.0874      1.0000    0.2145      1.5355 r    (37.99,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n24 (net)                                      1      0.9157
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (SDFFARX1_RVT)                                    0.0874      1.0000    0.0000      1.5355 r    (40.70,12.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5355

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (39.78,11.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2752     99.4748
  data required time                                                                                                          99.4748
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4748
  data arrival time                                                                                                           -1.5355
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9393



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U23/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0001      1.3211 r    (26.16,10.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)                                               0.0856      1.0000    0.2126      1.5336 r    (26.59,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n28 (net)                                      1      0.8170
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (SDFFARX1_RVT)                                    0.0856      1.0000    0.0000      1.5336 r    (25.85,12.62)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5336

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (26.77,11.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2744     99.4756
  data required time                                                                                                          99.4756
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4756
  data arrival time                                                                                                           -1.5336
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9419



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U22/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0002      1.3211 r    (23.21,10.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U22/Y (AO222X1_RVT)                                               0.0836      1.0000    0.2103      1.5314 r    (22.77,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n27 (net)                                      1      0.7010
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (SDFFARX1_RVT)                                    0.0836      1.0000    0.0000      1.5314 r    (20.94,10.76)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.5314

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (20.02,11.52)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2735     99.4765
  data required time                                                                                                          99.4765
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4765
  data arrival time                                                                                                           -1.5314
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9452



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U21/A6 (AO222X1_RVT)                                              0.1552      1.0000    0.0002      1.3211 r    (22.91,9.60)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)                                               0.0833      1.0000    0.2099      1.5310 r    (22.47,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n26 (net)                                      1      0.6817
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (SDFFARX1_RVT)                                    0.0833      1.0000    0.0000      1.5310 r    (20.94,9.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5310

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (20.02,8.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2733     99.4767
  data required time                                                                                                          99.4767
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4767
  data arrival time                                                                                                           -1.5310
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9457



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U26/A5 (AO222X1_RVT)                                              0.1552      1.0000    0.0000      1.3210 r    (36.04,9.25)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U26/Y (AO222X1_RVT)                                               0.0885      1.0000    0.2015      1.5225 r    (36.62,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n31 (net)                                      1      0.9823
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (SDFFARX1_RVT)                                    0.0885      1.0000    0.0000      1.5225 r    (35.27,5.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5225

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (36.19,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2758     99.4742
  data required time                                                                                                          99.4742
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4742
  data arrival time                                                                                                           -1.5225
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9517



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,38.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)                          0.2086      1.0000    0.4398      0.4398 r    (24.33,39.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (net)                      7     10.7226
  U0_UART_RX/U0_data_sampling/U50/A (INVX0_RVT)                                              0.2086      1.0000    0.0002      0.4400 r    (11.05,39.36)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)                                              0.1280      1.0000    0.1210      0.5610 f    (10.84,39.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n45 (net)                                   2      2.6032
  U0_UART_RX/U0_data_sampling/U49/A1 (XOR2X1_RVT)                                            0.1280      1.0000    0.0000      0.5611 f    (7.93,44.09)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)                                             0.0732      1.0000    0.2433      0.8044 r    (9.19,44.30)        0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n52 (net)                                   1      0.8657
  U0_UART_RX/U0_data_sampling/U48/A3 (AND3X1_RVT)                                            0.0732      1.0000    0.0000      0.8044 r    (12.57,42.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)                                             0.0566      1.0000    0.1433      0.9477 r    (11.75,42.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n50 (net)                                   1      0.8251
  U0_UART_RX/U0_data_sampling/U47/A4 (NAND4X0_RVT)                                           0.0566      1.0000    0.0000      0.9477 r    (11.51,40.87)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)                                            0.2405      1.0000    0.2169      1.1646 f    (11.21,40.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n27 (net)                                   3      3.2409
  U0_UART_RX/U0_data_sampling/U46/S0 (MUX21X1_RVT)                                           0.2405      1.0000    0.0001      1.1646 f    (25.90,41.00)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U46/Y (MUX21X1_RVT)                                            0.0869      1.0000    0.3171      1.4817 f    (26.83,40.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n23 (net)                                   1      1.0801
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (SDFFARX1_RVT)                                0.0869      1.0000    0.0000      1.4817 f    (30.82,44.20)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.4817

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (29.90,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3141     99.4359
  data required time                                                                                                          99.4359
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4359
  data arrival time                                                                                                           -1.4817
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9542



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U28/A1 (NAND2X0_RVT)                                              0.1095      1.0000    0.0000      0.9561 f    (40.75,11.08)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)                                               0.1506      1.0000    0.1535      1.1096 r    (40.74,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n20 (net)                                      2      1.9946
  U0_UART_TX/U0_Serializer/U27/A2 (AND2X1_RVT)                                               0.1506      1.0000    0.0000      1.1096 r    (38.71,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)                                                0.1552      1.0000    0.2113      1.3209 r    (38.04,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n18 (net)                                      8      7.2738
  U0_UART_TX/U0_Serializer/U20/A2 (AO22X1_RVT)                                               0.1552      1.0000    0.0002      1.3211 r    (22.46,5.64)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U20/Y (AO22X1_RVT)                                                0.0599      1.0000    0.1958      1.5168 r    (21.72,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n25 (net)                                      1      0.6729
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (SDFFARX1_RVT)                                    0.0599      1.0000    0.0000      1.5168 r    (20.33,5.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            1.5168

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (19.41,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2634     99.4866
  data required time                                                                                                          99.4866
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4866
  data arrival time                                                                                                           -1.5168
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 97.9697



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (46.83,48.64)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (SDFFARX1_RVT)                                  0.1232      1.0000    0.3811      0.3811 r    (50.01,49.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA[2] (net)                              4      5.1283
  U0_UART_RX/U0_par_chk/U6/A2 (XNOR2X1_RVT)                                                  0.1232      1.0000    0.0001      0.3812 r    (42.03,49.37)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U6/Y (XNOR2X1_RVT)                                                   0.0859      1.0000    0.2781      0.6593 r    (43.24,49.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n6 (net)                                          1      1.8593
  U0_UART_RX/U0_par_chk/U5/A3 (XNOR3X1_RVT)                                                  0.0859      1.0000    0.0000      0.6593 r    (42.69,43.85)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U5/Y (XNOR3X1_RVT)                                                   0.1290      1.0000    0.1794      0.8387 f    (43.40,44.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n4 (net)                                          1      1.8116
  U0_UART_RX/U0_par_chk/U3/A2 (XNOR3X1_RVT)                                                  0.1290      1.0000    0.0000      0.8388 f    (41.56,37.56)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U3/Y (XNOR3X1_RVT)                                                   0.1264      1.0000    0.4437      1.2825 f    (43.85,37.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n2 (net)                                          1      0.9711
  U0_UART_RX/U0_par_chk/U2/A4 (AO22X1_RVT)                                                   0.1264      1.0000    0.0000      1.2825 f    (43.74,34.03)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/U2/Y (AO22X1_RVT)                                                    0.0494      1.0000    0.1518      1.4342 f    (43.15,34.28)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/n9 (net)                                          1      0.8363
  U0_UART_RX/U0_par_chk/par_err_reg/D (SDFFARX1_RVT)                                         0.0494      1.0000    0.0000      1.4342 f    (45.00,32.68)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.4342

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (45.92,31.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2984     99.4516
  data required time                                                                                                          99.4516
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4516
  data arrival time                                                                                                           -1.4342
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0174



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U34/A1 (AND2X1_RVT)                                               0.1095      1.0000    0.0001      0.9562 f    (47.99,19.14)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)                                                0.0534      1.0000    0.1470      1.1032 f    (47.47,19.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N23 (net)                                      2      1.6062
  U0_UART_TX/U0_Serializer/U32/A3 (AO21X1_RVT)                                               0.0534      1.0000    0.0000      1.1032 f    (49.42,20.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U32/Y (AO21X1_RVT)                                                0.0520      1.0000    0.1000      1.2031 f    (49.85,20.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n21 (net)                                      1      0.8472
  U0_UART_TX/U0_Serializer/U30/A2 (AO21X1_RVT)                                               0.0520      1.0000    0.0000      1.2031 f    (50.26,17.46)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U30/Y (AO21X1_RVT)                                                0.0530      1.0000    0.1574      1.3605 f    (49.38,17.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N25 (net)                                      1      0.9451
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (SDFFARX1_RVT)                                 0.0530      1.0000    0.0000      1.3605 f    (43.78,17.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.3605

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (44.70,18.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2996     99.4504
  data required time                                                                                                          99.4504
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4504
  data arrival time                                                                                                           -1.3605
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0899



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (37.26,15.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/Q (SDFFARX1_RVT)                                   0.0855      1.0000    0.3522      0.3522 r    (40.44,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n14 (net)                                     2      2.5851
  U0_UART_TX/U0_parity_calc/U7/A1 (XNOR2X1_RVT)                                              0.0855      1.0000    0.0000      0.3523 r    (37.46,17.34)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U7/Y (XNOR2X1_RVT)                                               0.0826      1.0000    0.2329      0.5851 r    (38.38,17.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n10 (net)                                     1      1.6427
  U0_UART_TX/U0_parity_calc/U6/A3 (XNOR3X1_RVT)                                              0.0826      1.0000    0.0000      0.5852 r    (38.13,20.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U6/Y (XNOR3X1_RVT)                                               0.1284      1.0000    0.1747      0.7598 f    (38.83,20.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n3 (net)                                      1      1.5964
  U0_UART_TX/U0_parity_calc/U3/A2 (XNOR3X1_RVT)                                              0.1284      1.0000    0.0000      0.7598 f    (39.43,25.95)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U3/Y (XNOR3X1_RVT)                                               0.1275      1.0000    0.4489      1.2087 f    (37.13,25.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n2 (net)                                      1      1.2813
  U0_UART_TX/U0_parity_calc/U2/A4 (AO22X1_RVT)                                               0.1275      1.0000    0.0000      1.2087 f    (39.94,20.66)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U2/Y (AO22X1_RVT)                                                0.0494      1.0000    0.1522      1.3609 f    (39.35,20.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n27 (net)                                     1      0.8287
  U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFARX1_RVT)                                      0.0494      1.0000    0.0000      1.3609 f    (40.85,22.65)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.3609

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000    100.0000 r    (39.93,21.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2983     99.4517
  data required time                                                                                                          99.4517
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4517
  data arrival time                                                                                                           -1.3609
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.0907



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,41.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)                          0.2144      1.0000    0.4438      0.4438 r    (24.33,42.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (net)                      7     11.1055
  U0_UART_RX/U0_uart_fsm/U62/A1 (XNOR2X1_RVT)                                                0.2144      1.0000    0.0004      0.4442 r    (12.68,30.72)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U62/Y (XNOR2X1_RVT)                                                 0.0832      1.0000    0.2753      0.7195 r    (13.60,30.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n55 (net)                                        1      0.9096
  U0_UART_RX/U0_uart_fsm/U61/A4 (NAND4X0_RVT)                                                0.0832      1.0000    0.0000      0.7195 r    (15.37,29.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)                                                 0.1436      1.0000    0.1564      0.8759 f    (15.66,29.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n51 (net)                                        1      1.3263
  U0_UART_RX/U0_uart_fsm/U60/A2 (NOR2X0_RVT)                                                 0.1436      1.0000    0.0000      0.8759 f    (22.60,30.72)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)                                                  0.0807      1.0000    0.2108      1.0868 r    (23.33,30.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n20 (net)                                        3      3.3492
  U0_UART_RX/U0_uart_fsm/U30/A2 (NAND3X0_RVT)                                                0.0807      1.0000    0.0001      1.0868 r    (34.46,29.17)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U30/Y (NAND3X0_RVT)                                                 0.1029      1.0000    0.1030      1.1898 f    (34.58,29.25)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n19 (net)                                        1      0.7123
  U0_UART_RX/U0_uart_fsm/U29/A2 (NAND2X0_RVT)                                                0.1029      1.0000    0.0000      1.1898 f    (36.65,29.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U29/Y (NAND2X0_RVT)                                                 0.0958      1.0000    0.1199      1.3097 r    (36.79,29.25)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/next_state[2] (net)                              1      0.8570
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (SDFFARX1_RVT)                               0.0958      1.0000    0.0000      1.3097 r    (38.27,27.48)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.3097

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (37.35,28.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2792     99.4708
  data required time                                                                                                          99.4708
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4708
  data arrival time                                                                                                           -1.3097
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.1612



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U16/A1 (AO22X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (47.54,14.12)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U16/Y (AO22X1_RVT)                                                       0.0753      1.0000    0.1807      0.8242 f    (46.64,14.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/mux_sel[0] (net)                                      3      3.0565
  U0_UART_TX/U0_mux/U4/A (INVX1_RVT)                                                         0.0753      1.0000    0.0001      0.8243 f    (38.93,17.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U4/Y (INVX1_RVT)                                                         0.0612      1.0000    0.0740      0.8983 r    (39.06,17.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/n3 (net)                                              2      1.7878
  U0_UART_TX/U0_mux/U8/A4 (AO22X1_RVT)                                                       0.0612      1.0000    0.0000      0.8983 r    (40.74,19.44)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U8/Y (AO22X1_RVT)                                                        0.0585      1.0000    0.1305      1.0287 r    (41.33,19.19)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/n4 (net)                                              1      0.6722
  U0_UART_TX/U0_mux/U6/A2 (AO22X1_RVT)                                                       0.0585      1.0000    0.0000      1.0287 r    (42.67,19.01)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/U6/Y (AO22X1_RVT)                                                        0.0647      1.0000    0.1606      1.1893 r    (41.93,19.19)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/mux_out (net)                                         1      1.0429
  U0_UART_TX/U0_mux/OUT_reg/D (SDFFARX1_RVT)                                                 0.0647      1.0000    0.0000      1.1893 r    (41.96,24.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1893

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000    100.0000 r    (42.88,24.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2647     99.4853
  data required time                                                                                                          99.4853
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4853
  data arrival time                                                                                                           -1.1893
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.2960



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U19/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (25.80,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U19/Y (AO22X1_RVT)                                               0.0714      1.0000    0.2068      1.1220 f    (25.21,14.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n39 (net)                                     1      1.0449
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (SDFFARX1_RVT)                                   0.0714      1.0000    0.0000      1.1221 f    (19.92,15.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1221

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (20.84,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3069     99.4431
  data required time                                                                                                          99.4431
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4431
  data arrival time                                                                                                           -1.1221
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3211



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U21/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (29.91,17.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U21/Y (AO22X1_RVT)                                               0.0712      1.0000    0.2063      1.1216 f    (29.32,17.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n41 (net)                                     1      1.0163
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (SDFFARX1_RVT)                                   0.0712      1.0000    0.0000      1.1216 f    (24.93,19.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1216

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (25.85,18.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3068     99.4432
  data required time                                                                                                          99.4432
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4432
  data arrival time                                                                                                           -1.1216
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3216



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U17/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (23.98,12.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)                                               0.0710      1.0000    0.2058      1.1211 f    (23.39,12.50)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n37 (net)                                     1      0.9874
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (SDFFARX1_RVT)                                   0.0710      1.0000    0.0000      1.1211 f    (19.16,14.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1211

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (20.08,14.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3066     99.4434
  data required time                                                                                                          99.4434
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4434
  data arrival time                                                                                                           -1.1211
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3222



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U23/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (27.78,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U23/Y (AO22X1_RVT)                                               0.0701      1.0000    0.2038      1.1190 f    (27.19,14.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n43 (net)                                     1      0.8818
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (SDFFARX1_RVT)                                   0.0701      1.0000    0.0000      1.1190 f    (25.39,15.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1190

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (26.31,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3062     99.4437
  data required time                                                                                                          99.4438
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4438
  data arrival time                                                                                                           -1.1190
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3247



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U9/A4 (AO22X1_RVT)                                               0.2520      1.0000    0.0000      0.9153 f    (32.64,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)                                                0.0700      1.0000    0.2035      1.1188 f    (32.05,14.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n29 (net)                                     1      0.8685
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (SDFFARX1_RVT)                                   0.0700      1.0000    0.0000      1.1188 f    (34.47,15.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1188

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (33.54,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3062     99.4438
  data required time                                                                                                          99.4438
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4438
  data arrival time                                                                                                           -1.1188
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3250



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U15/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (32.38,17.31)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U15/Y (AO22X1_RVT)                                               0.0697      1.0000    0.2027      1.1180 f    (32.97,17.56)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n35 (net)                                     1      0.8277
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (SDFFARX1_RVT)                                   0.0697      1.0000    0.0000      1.1180 f    (34.62,19.31)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1180

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (33.70,18.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3060     99.4440
  data required time                                                                                                          99.4440
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4440
  data arrival time                                                                                                           -1.1180
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3260



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U13/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (31.27,20.66)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U13/Y (AO22X1_RVT)                                               0.0693      1.0000    0.2019      1.1172 f    (30.68,20.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n33 (net)                                     1      0.7845
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (SDFFARX1_RVT)                                   0.0693      1.0000    0.0000      1.1172 f    (31.77,22.65)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1172

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (32.69,21.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3059     99.4441
  data required time                                                                                                          99.4441
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4441
  data arrival time                                                                                                           -1.1172
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3270



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)                                                0.1016      1.0000    0.3655      0.3655 r    (40.24,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy (net)                                            3      3.6924
  U0_UART_TX/U0_parity_calc/U12/A (INVX1_RVT)                                                0.1016      1.0000    0.0000      0.3656 r    (40.99,9.28)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)                                                0.0544      1.0000    0.0470      0.4126 f    (40.86,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n16 (net)                                     1      0.7504
  U0_UART_TX/U0_parity_calc/U10/A2 (NAND2X0_RVT)                                             0.0544      1.0000    0.0000      0.4126 f    (39.77,10.78)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)                                              0.4264      1.0000    0.2926      0.7052 r    (39.64,10.84)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n8 (net)                                      9      7.6129
  U0_UART_TX/U0_parity_calc/U5/A (INVX1_RVT)                                                 0.4264      1.0000    0.0002      0.7054 r    (29.81,14.10)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)                                                 0.2520      1.0000    0.2098      0.9152 f    (29.94,14.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n15 (net)                                     8      7.1369
  U0_UART_TX/U0_parity_calc/U11/A4 (AO22X1_RVT)                                              0.2520      1.0000    0.0000      0.9153 f    (35.57,13.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)                                               0.0689      1.0000    0.2009      1.1162 f    (36.17,14.22)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n31 (net)                                     1      0.7345
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (SDFFARX1_RVT)                                   0.0689      1.0000    0.0000      1.1162 f    (36.33,15.96)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1162

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (37.26,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3057     99.4443
  data required time                                                                                                          99.4443
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4443
  data arrival time                                                                                                           -1.1162
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3281



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U34/A1 (AND2X1_RVT)                                               0.1095      1.0000    0.0001      0.9562 f    (47.99,19.14)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)                                                0.0534      1.0000    0.1470      1.1032 f    (47.47,19.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N23 (net)                                      2      1.6062
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (SDFFARX1_RVT)                                 0.0534      1.0000    0.0000      1.1032 f    (46.93,20.79)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.1032

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (46.01,21.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2998     99.4502
  data required time                                                                                                          99.4503
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4503
  data arrival time                                                                                                           -1.1032
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3471



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U18/A3 (AND3X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.51,12.60)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                                                       0.1095      1.0000    0.1988      0.9561 f    (48.69,12.53)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/Ser_enable (net)                                      5      5.3168
  U0_UART_TX/U0_Serializer/U33/A1 (AND2X1_RVT)                                               0.1095      1.0000    0.0001      0.9562 f    (47.99,24.30)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U33/Y (AND2X1_RVT)                                                0.0451      1.0000    0.1377      1.0939 f    (47.47,24.23)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/N24 (net)                                      1      0.8442
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (SDFFARX1_RVT)                                 0.0451      1.0000    0.0000      1.0939 f    (44.85,26.00)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.0939

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (45.77,25.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2969     99.4531
  data required time                                                                                                          99.4532
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4532
  data arrival time                                                                                                           -1.0939
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3592



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.89,41.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                               0.0891      1.0000    0.3329      0.3329 f    (39.07,40.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n28 (net)                                        5      4.1608
  U0_UART_RX/U0_uart_fsm/U74/A2 (NAND2X0_RVT)                                                0.0891      1.0000    0.0000      0.3330 f    (37.34,37.53)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U74/Y (NAND2X0_RVT)                                                 0.1321      1.0000    0.1369      0.4698 r    (37.20,37.60)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n44 (net)                                        2      1.7064
  U0_UART_RX/U0_uart_fsm/U45/A (INVX0_RVT)                                                   0.1321      1.0000    0.0000      0.4698 r    (37.56,39.36)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U45/Y (INVX0_RVT)                                                   0.1096      1.0000    0.1156      0.5854 f    (37.77,39.32)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n14 (net)                                        4      3.4483
  U0_UART_RX/U0_uart_fsm/U44/A1 (NAND2X0_RVT)                                                0.1096      1.0000    0.0000      0.5854 f    (36.80,31.14)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)                                                 0.1309      1.0000    0.1453      0.7308 r    (36.79,30.91)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n16 (net)                                        2      1.7182
  U0_UART_RX/U0_uart_fsm/U43/A (INVX0_RVT)                                                   0.1309      1.0000    0.0000      0.7308 r    (37.56,30.83)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U43/Y (INVX0_RVT)                                                   0.1062      1.0000    0.1116      0.8424 f    (37.77,30.88)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/stp_chk_en (net)                                 3      3.2378
  U0_UART_RX/U0_stp_chk/U3/A (INVX1_RVT)                                                     0.1062      1.0000    0.0000      0.8424 f    (39.53,32.69)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/U3/Y (INVX1_RVT)                                                     0.0646      1.0000    0.0759      0.9183 r    (39.67,32.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/n1 (net)                                          1      0.9479
  U0_UART_RX/U0_stp_chk/U2/A2 (OAI22X1_RVT)                                                  0.0646      1.0000    0.0000      0.9183 r    (42.73,31.91)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/U2/Y (OAI22X1_RVT)                                                   0.0370      1.0000    0.1631      1.0815 f    (43.87,32.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/n4 (net)                                          1      0.7817
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFARX1_RVT)                                         0.0370      1.0000    0.0000      1.0815 f    (44.85,30.82)       0.7500 (rail VDD)
  data arrival time                                                                                                            1.0815

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (45.77,31.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2941     99.4559
  data required time                                                                                                          99.4559
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4559
  data arrival time                                                                                                           -1.0815
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.3745



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0647      1.0000    0.3328      0.3328 r    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.1166
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0647      1.0000    0.0000      0.3328 r    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0889      1.0000    0.1324      0.4652 r    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.5376
  U0_UART_TX/U0_fsm/U20/A3 (AO21X1_RVT)                                                      0.0889      1.0000    0.0000      0.4652 r    (47.13,10.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                                                       0.0762      1.0000    0.1211      0.5863 r    (47.56,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n12 (net)                                             2      1.8622
  U0_UART_TX/U0_fsm/U7/A (INVX1_RVT)                                                         0.0762      1.0000    0.0000      0.5863 r    (49.66,10.75)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                                                         0.0552      1.0000    0.0571      0.6435 f    (49.52,10.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n9 (net)                                              2      1.8282
  U0_UART_TX/U0_fsm/U19/A1 (AND2X1_RVT)                                                      0.0552      1.0000    0.0000      0.6435 f    (50.33,12.45)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                                                       0.0532      1.0000    0.1139      0.7574 f    (50.84,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n11 (net)                                             2      1.5488
  U0_UART_TX/U0_fsm/U11/A1 (OA21X1_RVT)                                                      0.0532      1.0000    0.0000      0.7574 f    (49.81,9.26)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U11/Y (OA21X1_RVT)                                                       0.0558      1.0000    0.1595      0.9169 f    (48.83,9.21)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[1] (net)                                   1      1.0282
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (SDFFARX1_RVT)                                    0.0558      1.0000    0.0000      0.9169 f    (46.21,5.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.9169

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3006     99.4494
  data required time                                                                                                          99.4494
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4494
  data arrival time                                                                                                           -0.9169
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5325



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (37.35,28.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                               0.0914      1.0000    0.3571      0.3571 r    (34.16,27.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n1 (net)                                         3      2.9913
  U0_UART_RX/U0_uart_fsm/U79/A3 (AO21X1_RVT)                                                 0.0914      1.0000    0.0000      0.3572 r    (36.04,36.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)                                                  0.0937      1.0000    0.1346      0.4918 r    (36.47,37.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n48 (net)                                        3      3.0088
  U0_UART_RX/U0_uart_fsm/U78/A2 (NAND2X0_RVT)                                                0.0937      1.0000    0.0000      0.4918 r    (37.41,42.70)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)                                                 0.2053      1.0000    0.1845      0.6763 f    (37.55,42.63)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/dat_samp_en (net)                                5      4.5201
  U0_UART_RX/U0_data_sampling/U62/A1 (AND2X1_RVT)                                            0.2053      1.0000    0.0000      0.6763 f    (33.61,42.54)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/U62/Y (AND2X1_RVT)                                             0.0596      1.0000    0.1840      0.8603 f    (34.12,42.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/N58 (net)                                   1      0.7917
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFARX1_RVT)                               0.0596      1.0000    0.0000      0.8603 f    (35.42,44.20)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8603

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (36.34,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3019     99.4481
  data required time                                                                                                          99.4481
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4481
  data arrival time                                                                                                           -0.8603
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5878



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (46.01,21.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)                                 0.0984      1.0000    0.3629      0.3629 r    (42.83,20.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count[0] (net)                             3      3.4768
  U0_UART_TX/U0_Serializer/U18/A2 (AND3X1_RVT)                                               0.0984      1.0000    0.0001      0.3630 r    (50.11,15.64)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)                                                0.0574      1.0000    0.1511      0.5141 r    (49.44,15.87)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_done (net)                                 1      0.8949
  U0_UART_TX/U0_fsm/U8/A (INVX1_RVT)                                                         0.0574      1.0000    0.0000      0.5141 r    (48.90,15.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                                                         0.0550      1.0000    0.0576      0.5717 f    (48.76,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n6 (net)                                              3      2.5052
  U0_UART_TX/U0_fsm/U10/A2 (OA21X1_RVT)                                                      0.0550      1.0000    0.0000      0.5717 f    (49.81,14.88)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U10/Y (OA21X1_RVT)                                                       0.0561      1.0000    0.1401      0.7118 f    (48.98,14.17)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n10 (net)                                             1      1.0501
  U0_UART_TX/U0_fsm/U9/A3 (NOR3X0_RVT)                                                       0.0561      1.0000    0.0000      0.7118 f    (47.43,16.05)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U9/Y (NOR3X0_RVT)                                                        0.0476      1.0000    0.1792      0.8910 r    (46.71,15.87)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[2] (net)                                   1      1.1044
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (SDFFARX1_RVT)                                    0.0476      1.0000    0.0000      0.8910 r    (41.50,14.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8910

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (42.42,14.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2607     99.4893
  data required time                                                                                                          99.4893
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4893
  data arrival time                                                                                                           -0.8910
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.5983



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (37.35,28.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                               0.0914      1.0000    0.3571      0.3571 r    (34.16,27.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n1 (net)                                         3      2.9913
  U0_UART_RX/U0_uart_fsm/U79/A3 (AO21X1_RVT)                                                 0.0914      1.0000    0.0000      0.3572 r    (36.04,36.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)                                                  0.0937      1.0000    0.1346      0.4918 r    (36.47,37.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n48 (net)                                        3      3.0088
  U0_UART_RX/U0_uart_fsm/U55/A2 (OR2X1_RVT)                                                  0.0937      1.0000    0.0000      0.4918 r    (39.33,37.50)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U55/Y (OR2X1_RVT)                                                   0.0661      1.0000    0.1295      0.6212 r    (39.75,37.64)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n13 (net)                                        2      1.9873
  U0_UART_RX/U0_uart_fsm/U27/A (INVX0_RVT)                                                   0.0661      1.0000    0.0000      0.6213 r    (41.36,34.17)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/U27/Y (INVX0_RVT)                                                   0.0597      1.0000    0.0649      0.6862 f    (41.57,34.22)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/strt_chk_en (net)                                2      1.8311
  U0_UART_RX/U0_strt_chk/U2/A2 (AO22X1_RVT)                                                  0.0597      1.0000    0.0000      0.6862 f    (41.00,32.39)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/U2/Y (AO22X1_RVT)                                                   0.0505      1.0000    0.1638      0.8500 f    (40.26,32.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/n3 (net)                                         1      0.9318
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFARX1_RVT)                                    0.0505      1.0000    0.0000      0.8500 f    (39.22,29.34)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.8500

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (40.14,28.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2987     99.4513
  data required time                                                                                                          99.4513
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4513
  data arrival time                                                                                                           -0.8500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.6013



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (46.01,21.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)                                 0.0984      1.0000    0.3629      0.3629 r    (42.83,20.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count[0] (net)                             3      3.4768
  U0_UART_TX/U0_Serializer/U18/A2 (AND3X1_RVT)                                               0.0984      1.0000    0.0001      0.3630 r    (50.11,15.64)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)                                                0.0574      1.0000    0.1511      0.5141 r    (49.44,15.87)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_done (net)                                 1      0.8949
  U0_UART_TX/U0_fsm/U8/A (INVX1_RVT)                                                         0.0574      1.0000    0.0000      0.5141 r    (48.90,15.97)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                                                         0.0550      1.0000    0.0576      0.5717 f    (48.76,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n6 (net)                                              3      2.5052
  U0_UART_TX/U0_fsm/U13/A2 (AO22X1_RVT)                                                      0.0550      1.0000    0.0000      0.5717 f    (45.87,12.33)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U13/Y (AO22X1_RVT)                                                       0.0495      1.0000    0.1595      0.7313 f    (45.12,12.50)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n13 (net)                                             1      0.8486
  U0_UART_TX/U0_fsm/U12/A1 (AND2X1_RVT)                                                      0.0495      1.0000    0.0000      0.7313 f    (44.70,10.93)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U12/Y (AND2X1_RVT)                                                       0.0470      1.0000    0.1011      0.8323 f    (45.22,10.85)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/next_state[0] (net)                                   1      0.7685
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (SDFFARX1_RVT)                                    0.0470      1.0000    0.0000      0.8323 f    (46.17,9.28)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.8323

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (45.25,8.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2975     99.4525
  data required time                                                                                                          99.4525
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4525
  data arrival time                                                                                                           -0.8323
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.6201



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)                                    0.0558      1.0000    0.2986      0.2986 f    (50.32,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_1_ (net)                                1      1.0887
  U0_UART_TX/U0_fsm/U21/A1 (AND2X1_RVT)                                                      0.0558      1.0000    0.0000      0.2986 f    (48.14,9.10)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                                                       0.0751      1.0000    0.1339      0.4325 f    (47.62,9.18)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n15 (net)                                             4      3.4944
  U0_UART_TX/U0_fsm/U17/A3 (AO21X1_RVT)                                                      0.0751      1.0000    0.0000      0.4325 f    (42.97,13.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/U17/Y (AO21X1_RVT)                                                       0.0568      1.0000    0.1158      0.5483 f    (42.54,12.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_c (net)                                          1      1.2672
  U0_UART_TX/U0_fsm/busy_reg/D (SDFFARX1_RVT)                                                0.0568      1.0000    0.0000      0.5484 f    (44.35,5.93)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.5484

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000    100.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3009     99.4491
  data required time                                                                                                          99.4491
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4491
  data arrival time                                                                                                           -0.5484
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 98.9007



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (33.85,38.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/Q (SDFFARX1_RVT)                               0.1092      1.0000    0.3714      0.3714 r    (30.67,39.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/n2 (net)                                         4      4.2085
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)                              0.1092      1.0000    0.0000      0.3715 r    (35.28,41.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3715

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (35.89,41.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2905     99.4595
  data required time                                                                                                          99.4595
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4595
  data arrival time                                                                                                           -0.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.0881



  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000      0.0000 r    (45.77,31.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFARX1_RVT)                                         0.1085      1.0000    0.3709      0.3709 r    (48.95,30.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_stp_chk/stp_err (net)                                     3      4.1618
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFARX1_RVT)                                   0.1085      1.0000    0.0000      0.3710 r    (39.54,28.75)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3710

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (40.14,28.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2902     99.4598
  data required time                                                                                                          99.4598
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4598
  data arrival time                                                                                                           -0.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.0889



  Startpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000      0.0000 r    (42.88,24.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/OUT_reg/Q (SDFFARX1_RVT)                                                 0.1026      1.0000    0.3664      0.3664 r    (46.06,24.24)       0.7500 (rail VDD)
  U0_UART_TX/U0_mux/OUT (net)                                             2      3.7666
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/SI (SDFFARX1_RVT)                                 0.1026      1.0000    0.0001      0.3665 r    (44.86,44.79)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3665

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (45.46,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2881     99.4619
  data required time                                                                                                          99.4619
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4619
  data arrival time                                                                                                           -0.3665
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.0954



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (42.42,14.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)                                    0.0974      1.0000    0.3621      0.3621 r    (45.60,14.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/dftopt3 (net)                                         3      3.4022
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/SI (SDFFARX1_RVT)                                0.0974      1.0000    0.0000      0.3621 r    (45.16,25.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3621

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (45.77,25.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2857     99.4643
  data required time                                                                                                          99.4643
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4643
  data arrival time                                                                                                           -0.3621
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1023



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (32.69,21.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (SDFFARX1_RVT)                                   0.0802      1.0000    0.3478      0.3478 r    (35.88,22.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt2 (net)                                 2      2.2131
  U0_UART_TX/U0_mux/OUT_reg/SI (SDFFARX1_RVT)                                                0.0802      1.0000    0.0000      0.3478 r    (42.27,24.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3478

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)                                               0.0000      1.0000    0.0000    100.0000 r    (42.88,24.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2787     99.4713
  data required time                                                                                                          99.4713
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4713
  data arrival time                                                                                                           -0.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1235



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (20.84,15.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (SDFFARX1_RVT)                                   0.0783      1.0000    0.3462      0.3462 r    (24.02,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt9 (net)                                 2      2.0845
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/SI (SDFFARX1_RVT)                                   0.0783      1.0000    0.0000      0.3462 r    (20.62,11.35)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3462

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (20.02,11.52)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2780     99.4720
  data required time                                                                                                          99.4720
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4720
  data arrival time                                                                                                           -0.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1258



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (26.31,15.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (SDFFARX1_RVT)                                   0.0781      1.0000    0.3461      0.3461 r    (29.49,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n11 (net)                                     2      2.0701
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/SI (SDFFARX1_RVT)                                  0.0781      1.0000    0.0000      0.3461 r    (20.23,15.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3461

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (20.84,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2779     99.4721
  data required time                                                                                                          99.4721
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4721
  data arrival time                                                                                                           -0.3461
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1261



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (25.85,18.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (SDFFARX1_RVT)                                   0.0759      1.0000    0.3440      0.3440 r    (29.04,19.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n12 (net)                                     2      1.9118
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/SI (SDFFARX1_RVT)                                  0.0759      1.0000    0.0000      0.3440 r    (25.70,15.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3440

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (26.31,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2770     99.4730
  data required time                                                                                                          99.4731
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4731
  data arrival time                                                                                                           -0.3440
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1291



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (33.54,15.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (SDFFARX1_RVT)                                   0.0753      1.0000    0.3434      0.3434 r    (30.36,15.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n7 (net)                                      2      1.8734
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/SI (SDFFARX1_RVT)                                  0.0753      1.0000    0.0000      0.3435 r    (34.30,18.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3435

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (33.70,18.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2767     99.4733
  data required time                                                                                                          99.4733
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4733
  data arrival time                                                                                                           -0.3435
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1298



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (20.08,14.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (SDFFARX1_RVT)                                   0.0720      1.0000    0.3401      0.3401 r    (23.26,14.21)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt3 (net)                                 2      1.6376
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/SI (SDFFARX1_RVT)                                   0.0720      1.0000    0.0000      0.3401 r    (26.16,12.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.3401

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (26.77,11.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.2754     99.4746
  data required time                                                                                                          99.4746
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4746
  data arrival time                                                                                                           -0.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1345



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)                                   0.1234      1.0000    0.2464      0.2464 f    (50.53,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n7 (net)                                              4      4.1784
  U0_UART_TX/U0_fsm/busy_reg/SI (SDFFARX1_RVT)                                               0.1234      1.0000    0.0000      0.2464 f    (44.03,5.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.2464

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000    100.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3275     99.4225
  data required time                                                                                                          99.4225
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4225
  data arrival time                                                                                                           -0.2464
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1761



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (37.35,28.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/QN (SDFFARX1_RVT)                              0.1189      1.0000    0.2417      0.2417 f    (33.95,27.59)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/test_so (net)                                    4      3.8299
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/SI (SDFFARX1_RVT)                          0.1189      1.0000    0.0000      0.2417 f    (31.94,25.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2417

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (32.54,25.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3256     99.4244
  data required time                                                                                                          99.4244
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4244
  data arrival time                                                                                                           -0.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1827



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (25.40,31.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/QN (SDFFARX1_RVT)                          0.1155      1.0000    0.2380      0.2380 f    (28.80,30.93)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n15 (net)                                4      3.5830
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/SI (SDFFARX1_RVT)                          0.1155      1.0000    0.0000      0.2380 f    (26.86,24.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2380

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (26.25,24.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3243     99.4258
  data required time                                                                                                          99.4258
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4258
  data arrival time                                                                                                           -0.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1877



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (26.25,24.89)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (SDFFARX1_RVT)                          0.1093      1.0000    0.2313      0.2313 f    (22.85,24.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/dftopt5 (net)                            3      3.1358
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/SI (SDFFARX1_RVT)                                  0.1093      1.0000    0.0000      0.2313 f    (25.25,18.72)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2313

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (25.85,18.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3217     99.4283
  data required time                                                                                                          99.4283
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4283
  data arrival time                                                                                                           -0.2313
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1969



  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (45.25,8.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/current_state_reg_0_/QN (SDFFARX1_RVT)                                   0.1081      1.0000    0.2301      0.2301 f    (41.85,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/n8 (net)                                              3      3.0556
  U0_UART_TX/U0_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)                                   0.1081      1.0000    0.0000      0.2302 f    (46.53,5.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.2302

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (47.13,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3213     99.4287
  data required time                                                                                                          99.4287
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4287
  data arrival time                                                                                                           -0.2302
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1985



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (26.46,35.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)                          0.1072      1.0000    0.2291      0.2291 f    (29.86,35.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n16 (net)                                3      2.9888
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/SI (SDFFARX1_RVT)                         0.1072      1.0000    0.0000      0.2292 f    (20.23,32.09)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2292

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (20.84,31.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3209     99.4291
  data required time                                                                                                          99.4291
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4291
  data arrival time                                                                                                           -0.2292
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.1999



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.84,31.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/QN (SDFFARX1_RVT)                         0.1040      1.0000    0.2257      0.2257 f    (24.24,32.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n2 (net)                                 2      2.7604
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/SI (SDFFARX1_RVT)                         0.1040      1.0000    0.0000      0.2257 f    (20.54,38.10)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2257

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,38.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3196     99.4304
  data required time                                                                                                          99.4304
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4304
  data arrival time                                                                                                           -0.2257
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2047



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (29.90,44.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/QN (SDFFARX1_RVT)                               0.0982      1.0000    0.2195      0.2195 f    (26.50,44.31)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/dftopt7 (net)                               2      2.3453
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/SI (SDFFARX1_RVT)                          0.0982      1.0000    0.0000      0.2195 f    (25.86,35.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2195

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (26.46,35.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3173     99.4327
  data required time                                                                                                          99.4327
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4327
  data arrival time                                                                                                           -0.2195
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2132



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (44.70,18.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/QN (SDFFARX1_RVT)                                0.0980      1.0000    0.2192      0.2192 f    (48.10,17.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/test_so_gOb4 (net)                             2      2.3256
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/SI (SDFFARX1_RVT)                                   0.0980      1.0000    0.0000      0.2193 f    (40.38,12.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2193

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (39.78,11.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3172     99.4328
  data required time                                                                                                          99.4328
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4328
  data arrival time                                                                                                           -0.2193
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2136



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,38.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (SDFFARX1_RVT)                         0.0927      1.0000    0.2135      0.2135 f    (24.54,37.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n1 (net)                                 2      1.9553
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/SI (SDFFARX1_RVT)                          0.0927      1.0000    0.0000      0.2135 f    (24.79,31.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2135

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000    100.0000 r    (25.40,31.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3150     99.4350
  data required time                                                                                                          99.4350
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4350
  data arrival time                                                                                                           -0.2135
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2214



  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000      0.0000 r    (46.01,21.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (SDFFARX1_RVT)                                0.0908      1.0000    0.2113      0.2113 f    (42.61,20.90)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n14 (net)                                      2      1.8351
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/SI (SDFFARX1_RVT)                                0.0908      1.0000    0.0000      0.2113 f    (44.10,18.03)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2113

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (44.70,18.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3143     99.4357
  data required time                                                                                                          99.4357
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4357
  data arrival time                                                                                                           -0.2113
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2244



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (30.26,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/QN (SDFFARX1_RVT)                               0.0895      1.0000    0.2097      0.2097 f    (33.66,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/n56 (net)                                   2      1.7493
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/SI (SDFFARX1_RVT)                               0.0895      1.0000    0.0000      0.2097 f    (30.50,44.79)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2097

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (29.90,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3137     99.4363
  data required time                                                                                                          99.4363
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4363
  data arrival time                                                                                                           -0.2097
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2265



  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (35.89,41.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)                              0.0893      1.0000    0.2094      0.2094 f    (39.28,40.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_uart_fsm/dftopt1 (net)                                    2      1.7342
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/SI (SDFFARX1_RVT)                                 0.0893      1.0000    0.0000      0.2094 f    (40.45,38.78)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2094

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (41.06,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3136     99.4364
  data required time                                                                                                          99.4364
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4364
  data arrival time                                                                                                           -0.2094
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2269



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (46.83,48.64)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/QN (SDFFARX1_RVT)                                 0.0865      1.0000    0.2061      0.2061 f    (50.23,49.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n50 (net)                                    1      1.5568
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/SI (SDFFARX1_RVT)                                 0.0865      1.0000    0.0000      0.2062 f    (34.06,48.81)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2062

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (34.67,48.64)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3125     99.4375
  data required time                                                                                                          99.4375
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4375
  data arrival time                                                                                                           -0.2062
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2313



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (19.41,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/QN (SDFFARX1_RVT)                                   0.0858      1.0000    0.2054      0.2054 f    (16.01,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt10 (net)                                 1      1.5161
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/SI (SDFFARX1_RVT)                                  0.0858      1.0000    0.0000      0.2054 f    (19.47,14.69)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2054

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (20.08,14.86)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3123     99.4377
  data required time                                                                                                          99.4377
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4377
  data arrival time                                                                                                           -0.2054
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2323



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (33.39,8.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/QN (SDFFARX1_RVT)                                   0.0854      1.0000    0.2048      0.2048 f    (30.00,7.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt4 (net)                                  1      1.4854
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/SI (SDFFARX1_RVT)                                  0.0854      1.0000    0.0000      0.2048 f    (34.15,15.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2048

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (33.54,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3121     99.4379
  data required time                                                                                                          99.4379
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4379
  data arrival time                                                                                                           -0.2048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2331



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (39.78,11.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/QN (SDFFARX1_RVT)                                   0.0852      1.0000    0.2046      0.2046 f    (36.38,12.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt2 (net)                                  1      1.4770
  U0_UART_TX/U0_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)                                   0.0852      1.0000    0.0000      0.2047 f    (45.86,8.69)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.2047

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (45.25,8.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3120     99.4380
  data required time                                                                                                          99.4380
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4380
  data arrival time                                                                                                           -0.2047
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2333



  Startpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000      0.0000 r    (36.34,44.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/QN (SDFFARX1_RVT)                              0.0847      1.0000    0.2040      0.2040 f    (39.74,44.31)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/test_so_gOb6 (net)                          1      1.4425
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/SI (SDFFARX1_RVT)                               0.0847      1.0000    0.0000      0.2040 f    (29.66,48.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2040

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000    100.0000 r    (30.26,48.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3118     99.4382
  data required time                                                                                                          99.4382
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4382
  data arrival time                                                                                                           -0.2040
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2342



  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000      0.0000 r    (39.93,21.89)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/parity_reg/QN (SDFFARX1_RVT)                                     0.0822      1.0000    0.2011      0.2011 f    (36.53,22.54)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/dftopt8 (net)                                 1      1.2834
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/SI (SDFFARX1_RVT)                                0.0822      1.0000    0.0000      0.2011 f    (46.62,21.38)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.2011

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)                               0.0000      1.0000    0.0000    100.0000 r    (46.01,21.55)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3108     99.4392
  data required time                                                                                                          99.4392
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4392
  data arrival time                                                                                                           -0.2011
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2382



  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)                         0.0000      1.0000    0.0000      0.0000 r    (32.54,25.24)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/QN (SDFFARX1_RVT)                          0.0804      1.0000    0.1989      0.1989 f    (35.94,25.89)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/dftopt4 (net)                            1      1.1675
  U0_UART_TX/U0_parity_calc/parity_reg/SI (SDFFARX1_RVT)                                     0.0804      1.0000    0.0000      0.1989 f    (40.54,22.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1989

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)                                    0.0000      1.0000    0.0000    100.0000 r    (39.93,21.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3100     99.4400
  data required time                                                                                                          99.4400
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4400
  data arrival time                                                                                                           -0.1989
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2410



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (46.22,35.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/QN (SDFFARX1_RVT)                                 0.0797      1.0000    0.1981      0.1981 f    (49.62,35.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/dftopt0 (net)                                1      1.1262
  U0_UART_RX/U0_par_chk/par_err_reg/SI (SDFFARX1_RVT)                                        0.0797      1.0000    0.0000      0.1982 f    (45.31,32.09)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1982

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (45.92,31.92)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3098     99.4402
  data required time                                                                                                          99.4402
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4402
  data arrival time                                                                                                           -0.1982
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2421



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (21.14,41.96)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/QN (SDFFARX1_RVT)                         0.0797      1.0000    0.1980      0.1980 f    (24.54,42.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n53 (net)                                1      1.1203
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/SI (SDFFARX1_RVT)                         0.0797      1.0000    0.0000      0.1980 f    (20.54,38.78)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1980

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3097     99.4403
  data required time                                                                                                          99.4403
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4403
  data arrival time                                                                                                           -0.1980
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2422



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (36.19,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/QN (SDFFARX1_RVT)                                   0.0791      1.0000    0.1974      0.1974 f    (39.59,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n39 (net)                                      1      1.0865
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/SI (SDFFARX1_RVT)                                   0.0791      1.0000    0.0000      0.1974 f    (34.00,8.00)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1974

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (33.39,8.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3095     99.4405
  data required time                                                                                                          99.4405
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4405
  data arrival time                                                                                                           -0.1974
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2431



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.84,45.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/QN (SDFFARX1_RVT)                         0.0789      1.0000    0.1971      0.1971 f    (24.24,45.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/test_so_gOb5 (net)                       1      1.0720
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/SI (SDFFARX1_RVT)                         0.0789      1.0000    0.0000      0.1971 f    (20.54,42.13)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1971

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (21.14,41.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3094     99.4406
  data required time                                                                                                          99.4406
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4406
  data arrival time                                                                                                           -0.1971
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2434



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (20.02,8.52)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/QN (SDFFARX1_RVT)                                   0.0786      1.0000    0.1968      0.1968 f    (16.62,9.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n34 (net)                                      1      1.0523
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/SI (SDFFARX1_RVT)                                   0.0786      1.0000    0.0000      0.1968 f    (20.02,5.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1968

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (19.41,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3093     99.4407
  data required time                                                                                                          99.4407
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4407
  data arrival time                                                                                                           -0.1968
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2439



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (47.13,45.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/QN (SDFFARX1_RVT)                                 0.0786      1.0000    0.1967      0.1967 f    (50.53,45.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n49 (net)                                    1      1.0516
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/SI (SDFFARX1_RVT)                                 0.0786      1.0000    0.0000      0.1968 f    (46.22,48.81)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1968

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (46.83,48.64)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3093     99.4407
  data required time                                                                                                          99.4407
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4407
  data arrival time                                                                                                           -0.1968
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2439



  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (40.14,28.58)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/QN (SDFFARX1_RVT)                                   0.0782      1.0000    0.1963      0.1963 f    (43.54,29.23)       0.7500 (rail VDD)
  U0_UART_RX/U0_strt_chk/test_so (net)                                    1      1.0280
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)                              0.0782      1.0000    0.0000      0.1963 f    (37.95,28.07)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1963

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (37.35,28.24)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3092     99.4408
  data required time                                                                                                          99.4409
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4409
  data arrival time                                                                                                           -0.1963
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2445



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (46.22,38.27)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/QN (SDFFARX1_RVT)                                 0.0779      1.0000    0.1960      0.1960 f    (49.62,37.62)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n47 (net)                                    1      1.0108
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/SI (SDFFARX1_RVT)                                 0.0779      1.0000    0.0000      0.1960 f    (45.62,35.44)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1960

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (46.22,35.27)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3090     99.4410
  data required time                                                                                                          99.4410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4410
  data arrival time                                                                                                           -0.1960
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2450



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (20.02,11.52)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/QN (SDFFARX1_RVT)                                   0.0779      1.0000    0.1960      0.1960 f    (16.62,10.87)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/n35 (net)                                      1      1.0104
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/SI (SDFFARX1_RVT)                                   0.0779      1.0000    0.0000      0.1960 f    (20.62,8.69)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1960

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (20.02,8.52)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3090     99.4410
  data required time                                                                                                          99.4410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4410
  data arrival time                                                                                                           -0.1960
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2450



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (34.67,48.64)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/QN (SDFFARX1_RVT)                                 0.0776      1.0000    0.1956      0.1956 f    (38.07,49.29)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/n52 (net)                                    1      0.9908
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/SI (SDFFARX1_RVT)                                 0.0776      1.0000    0.0000      0.1956 f    (36.34,45.47)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1956

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000    100.0000 r    (36.95,45.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3089     99.4411
  data required time                                                                                                          99.4411
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4411
  data arrival time                                                                                                           -0.1956
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2455



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000      0.0000 r    (20.23,48.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/QN (SDFFARX1_RVT)                         0.0773      1.0000    0.1951      0.1951 f    (23.63,47.65)       0.7500 (rail VDD)
  U0_UART_RX/U0_edge_bit_counter/n52 (net)                                1      0.9713
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/SI (SDFFARX1_RVT)                         0.0773      1.0000    0.0000      0.1951 f    (20.23,45.47)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1951

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)                        0.0000      1.0000    0.0000    100.0000 r    (20.84,45.30)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3088     99.4412
  data required time                                                                                                          99.4412
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4412
  data arrival time                                                                                                           -0.1951
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2461



  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)                                0.0000      1.0000    0.0000      0.0000 r    (36.95,45.30)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/QN (SDFFARX1_RVT)                                 0.0769      1.0000    0.1946      0.1946 f    (40.35,45.95)       0.7500 (rail VDD)
  U0_UART_RX/U0_deserializer/dftopt4 (net)                                1      0.9455
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI (SDFFARX1_RVT)                              0.0769      1.0000    0.0000      0.1946 f    (35.74,44.79)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1946

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (36.34,44.96)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3086     99.4414
  data required time                                                                                                          99.4414
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4414
  data arrival time                                                                                                           -0.1946
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2468



  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000      0.0000 r    (33.70,18.55)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/QN (SDFFARX1_RVT)                                  0.0766      1.0000    0.1942      0.1942 f    (30.30,19.20)       0.7500 (rail VDD)
  U0_UART_TX/U0_parity_calc/n26 (net)                                     1      0.9279
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/SI (SDFFARX1_RVT)                                  0.0766      1.0000    0.0000      0.1942 f    (32.09,22.06)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1942

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (32.69,21.89)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3085     99.4415
  data required time                                                                                                          99.4415
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4415
  data arrival time                                                                                                           -0.1942
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2473



  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000      0.0000 r    (45.92,31.92)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/par_err_reg/QN (SDFFARX1_RVT)                                        0.0764      1.0000    0.1938      0.1938 f    (49.31,32.57)       0.7500 (rail VDD)
  U0_UART_RX/U0_par_chk/test_so (net)                                     1      0.9128
  U0_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFARX1_RVT)                                        0.0764      1.0000    0.0000      0.1938 f    (45.16,31.41)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1938

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)                                       0.0000      1.0000    0.0000    100.0000 r    (45.77,31.58)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3084     99.4416
  data required time                                                                                                          99.4416
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4416
  data arrival time                                                                                                           -0.1938
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2478



  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000      0.0000 r    (32.24,11.86)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/QN (SDFFARX1_RVT)                                   0.0759      1.0000    0.1932      0.1932 f    (35.63,12.51)       0.7500 (rail VDD)
  U0_UART_TX/U0_Serializer/dftopt6 (net)                                  1      0.8830
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/SI (SDFFARX1_RVT)                                  0.0759      1.0000    0.0000      0.1932 f    (36.65,15.37)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1932

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                 0.0000      1.0000    0.0000    100.0000 r    (37.26,15.20)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3082     99.4418
  data required time                                                                                                          99.4418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4418
  data arrival time                                                                                                           -0.1932
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2486



  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)                              0.0000      1.0000    0.0000      0.0000 r    (26.61,38.61)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/QN (SDFFARX1_RVT)                               0.0758      1.0000    0.1932      0.1932 f    (30.01,39.26)       0.7500 (rail VDD)
  U0_UART_RX/U0_data_sampling/dftopt0 (net)                               1      0.8818
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)                              0.0758      1.0000    0.0000      0.1932 f    (34.46,38.78)       0.7500 (rail VDD)
  data arrival time                                                                                                            0.1932

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)                             0.0000      1.0000    0.0000    100.0000 r    (33.85,38.61)       0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3082     99.4418
  data required time                                                                                                          99.4418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4418
  data arrival time                                                                                                           -0.1932
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2486



  Startpoint: U0_UART_TX/U0_fsm/busy_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location            Voltage
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                      0.0000      0.0000

  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)                                              0.0000      1.0000    0.0000      0.0000 r    (43.42,5.17)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/busy_reg/QN (SDFFARX1_RVT)                                               0.0759      1.0000    0.1932      0.1932 f    (40.03,5.82)        0.7500 (rail VDD)
  U0_UART_TX/U0_fsm/dftopt0 (net)                                         1      0.8823
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/SI (SDFFARX1_RVT)                                   0.0759      1.0000    0.0000      0.1932 f    (35.58,5.34)        0.7500 (rail VDD)
  data arrival time                                                                                                            0.1932

  clock SCAN_CLK (rise edge)                                                                                     100.0000    100.0000
  clock network delay (ideal)                                                                                      0.0000    100.0000
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)                                  0.0000      1.0000    0.0000    100.0000 r    (36.19,5.17)        0.7500 (rail VDD)
  clock uncertainty                                                                                               -0.2500     99.7500
  library setup time                                                                                     1.0000   -0.3082     99.4418
  data required time                                                                                                          99.4418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          99.4418
  data arrival time                                                                                                           -0.1932
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 99.2486


1
