// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module ioapic_regs (
        input wire clk,
        input wire rst,

        input wire s_cpuif_req,
        input wire s_cpuif_req_is_wr,
        input wire [7:0] s_cpuif_addr,
        input wire [31:0] s_cpuif_wr_data,
        input wire [31:0] s_cpuif_wr_biten,
        output wire s_cpuif_req_stall_wr,
        output wire s_cpuif_req_stall_rd,
        output wire s_cpuif_rd_ack,
        output wire s_cpuif_rd_err,
        output wire [31:0] s_cpuif_rd_data,
        output wire s_cpuif_wr_ack,
        output wire s_cpuif_wr_err,

        input ioapic_regs_pkg::ioapic_regs__in_t hwif_in,
        output ioapic_regs_pkg::ioapic_regs__out_t hwif_out
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [7:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    assign cpuif_req = s_cpuif_req;
    assign cpuif_req_is_wr = s_cpuif_req_is_wr;
    assign cpuif_addr = s_cpuif_addr;
    assign cpuif_wr_data = s_cpuif_wr_data;
    assign cpuif_wr_biten = s_cpuif_wr_biten;
    assign s_cpuif_req_stall_wr = cpuif_req_stall_wr;
    assign s_cpuif_req_stall_rd = cpuif_req_stall_rd;
    assign s_cpuif_rd_ack = cpuif_rd_ack;
    assign s_cpuif_rd_err = cpuif_rd_err;
    assign s_cpuif_rd_data = cpuif_rd_data;
    assign s_cpuif_wr_ack = cpuif_wr_ack;
    assign s_cpuif_wr_err = cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    typedef struct {
        logic IOREGSEL;
        logic IOWIN;
        logic IOAPICID;
        logic IOAPICVER;
        logic IOAPICARB;
        struct {
            logic REDIR_LO;
            logic REDIR_HI;
        } IOREDTBL[24];
    } decoded_reg_strb_t;
    decoded_reg_strb_t decoded_reg_strb;
    logic decoded_req;
    logic decoded_req_is_wr;
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;

    always_comb begin
        decoded_reg_strb.IOREGSEL = cpuif_req_masked & (cpuif_addr == 8'h0);
        decoded_reg_strb.IOWIN = cpuif_req_masked & (cpuif_addr == 8'h4);
        decoded_reg_strb.IOAPICID = cpuif_req_masked & (cpuif_addr == 8'h8);
        decoded_reg_strb.IOAPICVER = cpuif_req_masked & (cpuif_addr == 8'hc);
        decoded_reg_strb.IOAPICARB = cpuif_req_masked & (cpuif_addr == 8'h10);
        for(int i0=0; i0<24; i0++) begin
            decoded_reg_strb.IOREDTBL[i0].REDIR_LO = cpuif_req_masked & (cpuif_addr == 8'h14 + (8)'(i0) * 8'h8);
            decoded_reg_strb.IOREDTBL[i0].REDIR_HI = cpuif_req_masked & (cpuif_addr == 8'h18 + (8)'(i0) * 8'h8);
        end
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;

    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    typedef struct {
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } regsel;
        } IOREGSEL;
        struct {
            struct {
                logic [31:0] next;
                logic load_next;
            } data;
        } IOWIN;
        struct {
            struct {
                logic [3:0] next;
                logic load_next;
            } apic_id;
        } IOAPICID;
        struct {
            struct {
                struct {
                    logic [7:0] next;
                    logic load_next;
                } vector;
                struct {
                    logic [2:0] next;
                    logic load_next;
                } deliv_mode;
                struct {
                    logic next;
                    logic load_next;
                } dest_mode;
                struct {
                    logic next;
                    logic load_next;
                } polarity;
                struct {
                    logic next;
                    logic load_next;
                } trigger_mode;
                struct {
                    logic next;
                    logic load_next;
                } mask;
            } REDIR_LO;
            struct {
                struct {
                    logic [7:0] next;
                    logic load_next;
                } destination;
            } REDIR_HI;
        } IOREDTBL[24];
    } field_combo_t;
    field_combo_t field_combo;

    typedef struct {
        struct {
            struct {
                logic [7:0] value;
            } regsel;
        } IOREGSEL;
        struct {
            struct {
                logic [31:0] value;
            } data;
        } IOWIN;
        struct {
            struct {
                logic [3:0] value;
            } apic_id;
        } IOAPICID;
        struct {
            struct {
                struct {
                    logic [7:0] value;
                } vector;
                struct {
                    logic [2:0] value;
                } deliv_mode;
                struct {
                    logic value;
                } dest_mode;
                struct {
                    logic value;
                } polarity;
                struct {
                    logic value;
                } trigger_mode;
                struct {
                    logic value;
                } mask;
            } REDIR_LO;
            struct {
                struct {
                    logic [7:0] value;
                } destination;
            } REDIR_HI;
        } IOREDTBL[24];
    } field_storage_t;
    field_storage_t field_storage;

    // Field: ioapic_regs.IOREGSEL.regsel
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.IOREGSEL.regsel.value;
        load_next_c = '0;
        if(decoded_reg_strb.IOREGSEL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.IOREGSEL.regsel.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.IOREGSEL.regsel.next = next_c;
        field_combo.IOREGSEL.regsel.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.IOREGSEL.regsel.value <= 8'h0;
        end else begin
            if(field_combo.IOREGSEL.regsel.load_next) begin
                field_storage.IOREGSEL.regsel.value <= field_combo.IOREGSEL.regsel.next;
            end
        end
    end
    assign hwif_out.IOREGSEL.regsel.value = field_storage.IOREGSEL.regsel.value;
    // Field: ioapic_regs.IOWIN.data
    always_comb begin
        automatic logic [31:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.IOWIN.data.value;
        load_next_c = '0;
        if(decoded_reg_strb.IOWIN && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.IOWIN.data.value & ~decoded_wr_biten[31:0]) | (decoded_wr_data[31:0] & decoded_wr_biten[31:0]);
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.IOWIN.data.next;
            load_next_c = '1;
        end
        field_combo.IOWIN.data.next = next_c;
        field_combo.IOWIN.data.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.IOWIN.data.value <= 32'h0;
        end else begin
            if(field_combo.IOWIN.data.load_next) begin
                field_storage.IOWIN.data.value <= field_combo.IOWIN.data.next;
            end
        end
    end
    assign hwif_out.IOWIN.data.value = field_storage.IOWIN.data.value;
    // Field: ioapic_regs.IOAPICID.apic_id
    always_comb begin
        automatic logic [3:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.IOAPICID.apic_id.value;
        load_next_c = '0;
        if(decoded_reg_strb.IOAPICID && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.IOAPICID.apic_id.value & ~decoded_wr_biten[27:24]) | (decoded_wr_data[27:24] & decoded_wr_biten[27:24]);
            load_next_c = '1;
        end
        field_combo.IOAPICID.apic_id.next = next_c;
        field_combo.IOAPICID.apic_id.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.IOAPICID.apic_id.value <= 4'h0;
        end else begin
            if(field_combo.IOAPICID.apic_id.load_next) begin
                field_storage.IOAPICID.apic_id.value <= field_combo.IOAPICID.apic_id.next;
            end
        end
    end
    assign hwif_out.IOAPICID.apic_id.value = field_storage.IOAPICID.apic_id.value;
    for(genvar i0=0; i0<24; i0++) begin
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.vector
        always_comb begin
            automatic logic [7:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.vector.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.vector.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.vector.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.vector.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.vector.value <= 8'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.vector.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.vector.value <= field_combo.IOREDTBL[i0].REDIR_LO.vector.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.vector.value = field_storage.IOREDTBL[i0].REDIR_LO.vector.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.deliv_mode
        always_comb begin
            automatic logic [2:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value & ~decoded_wr_biten[10:8]) | (decoded_wr_data[10:8] & decoded_wr_biten[10:8]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.deliv_mode.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.deliv_mode.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value <= 3'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.deliv_mode.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value <= field_combo.IOREDTBL[i0].REDIR_LO.deliv_mode.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.deliv_mode.value = field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.dest_mode
        always_comb begin
            automatic logic [0:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value & ~decoded_wr_biten[11:11]) | (decoded_wr_data[11:11] & decoded_wr_biten[11:11]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.dest_mode.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.dest_mode.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value <= 1'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.dest_mode.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value <= field_combo.IOREDTBL[i0].REDIR_LO.dest_mode.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.dest_mode.value = field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.polarity
        always_comb begin
            automatic logic [0:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.polarity.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.polarity.value & ~decoded_wr_biten[13:13]) | (decoded_wr_data[13:13] & decoded_wr_biten[13:13]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.polarity.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.polarity.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.polarity.value <= 1'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.polarity.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.polarity.value <= field_combo.IOREDTBL[i0].REDIR_LO.polarity.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.polarity.value = field_storage.IOREDTBL[i0].REDIR_LO.polarity.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.trigger_mode
        always_comb begin
            automatic logic [0:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value & ~decoded_wr_biten[15:15]) | (decoded_wr_data[15:15] & decoded_wr_biten[15:15]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.trigger_mode.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.trigger_mode.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value <= 1'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.trigger_mode.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value <= field_combo.IOREDTBL[i0].REDIR_LO.trigger_mode.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.trigger_mode.value = field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_LO.mask
        always_comb begin
            automatic logic [0:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_LO.mask.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_LO && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_LO.mask.value & ~decoded_wr_biten[16:16]) | (decoded_wr_data[16:16] & decoded_wr_biten[16:16]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_LO.mask.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_LO.mask.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_LO.mask.value <= 1'h1;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_LO.mask.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_LO.mask.value <= field_combo.IOREDTBL[i0].REDIR_LO.mask.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_LO.mask.value = field_storage.IOREDTBL[i0].REDIR_LO.mask.value;
        // Field: ioapic_regs.IOREDTBL[].REDIR_HI.destination
        always_comb begin
            automatic logic [7:0] next_c;
            automatic logic load_next_c;
            next_c = field_storage.IOREDTBL[i0].REDIR_HI.destination.value;
            load_next_c = '0;
            if(decoded_reg_strb.IOREDTBL[i0].REDIR_HI && decoded_req_is_wr) begin // SW write
                next_c = (field_storage.IOREDTBL[i0].REDIR_HI.destination.value & ~decoded_wr_biten[31:24]) | (decoded_wr_data[31:24] & decoded_wr_biten[31:24]);
                load_next_c = '1;
            end
            field_combo.IOREDTBL[i0].REDIR_HI.destination.next = next_c;
            field_combo.IOREDTBL[i0].REDIR_HI.destination.load_next = load_next_c;
        end
        always_ff @(posedge clk) begin
            if(rst) begin
                field_storage.IOREDTBL[i0].REDIR_HI.destination.value <= 8'h0;
            end else begin
                if(field_combo.IOREDTBL[i0].REDIR_HI.destination.load_next) begin
                    field_storage.IOREDTBL[i0].REDIR_HI.destination.value <= field_combo.IOREDTBL[i0].REDIR_HI.destination.next;
                end
            end
        end
        assign hwif_out.IOREDTBL[i0].REDIR_HI.destination.value = field_storage.IOREDTBL[i0].REDIR_HI.destination.value;
    end

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

    //--------------------------------------------------------------------------
    // Readback
    //--------------------------------------------------------------------------

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[53];
    assign readback_array[0][7:0] = (decoded_reg_strb.IOREGSEL && !decoded_req_is_wr) ? field_storage.IOREGSEL.regsel.value : '0;
    assign readback_array[0][31:8] = (decoded_reg_strb.IOREGSEL && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[1][31:0] = (decoded_reg_strb.IOWIN && !decoded_req_is_wr) ? field_storage.IOWIN.data.value : '0;
    assign readback_array[2][23:0] = (decoded_reg_strb.IOAPICID && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[2][27:24] = (decoded_reg_strb.IOAPICID && !decoded_req_is_wr) ? field_storage.IOAPICID.apic_id.value : '0;
    assign readback_array[2][31:28] = (decoded_reg_strb.IOAPICID && !decoded_req_is_wr) ? 4'h0 : '0;
    assign readback_array[3][7:0] = (decoded_reg_strb.IOAPICVER && !decoded_req_is_wr) ? 8'h11 : '0;
    assign readback_array[3][15:8] = (decoded_reg_strb.IOAPICVER && !decoded_req_is_wr) ? 8'h0 : '0;
    assign readback_array[3][23:16] = (decoded_reg_strb.IOAPICVER && !decoded_req_is_wr) ? 8'h17 : '0;
    assign readback_array[3][31:24] = (decoded_reg_strb.IOAPICVER && !decoded_req_is_wr) ? 8'h0 : '0;
    assign readback_array[4][23:0] = (decoded_reg_strb.IOAPICARB && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[4][27:24] = (decoded_reg_strb.IOAPICARB && !decoded_req_is_wr) ? hwif_in.IOAPICARB.arb_id.next : '0;
    assign readback_array[4][31:28] = (decoded_reg_strb.IOAPICARB && !decoded_req_is_wr) ? 4'h0 : '0;
    for(genvar i0=0; i0<24; i0++) begin
        assign readback_array[i0 * 2 + 5][7:0] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.vector.value : '0;
        assign readback_array[i0 * 2 + 5][10:8] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.deliv_mode.value : '0;
        assign readback_array[i0 * 2 + 5][11:11] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.dest_mode.value : '0;
        assign readback_array[i0 * 2 + 5][12:12] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? hwif_in.IOREDTBL[i0].REDIR_LO.deliv_status.next : '0;
        assign readback_array[i0 * 2 + 5][13:13] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.polarity.value : '0;
        assign readback_array[i0 * 2 + 5][14:14] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? hwif_in.IOREDTBL[i0].REDIR_LO.remote_irr.next : '0;
        assign readback_array[i0 * 2 + 5][15:15] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.trigger_mode.value : '0;
        assign readback_array[i0 * 2 + 5][16:16] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_LO.mask.value : '0;
        assign readback_array[i0 * 2 + 5][31:17] = (decoded_reg_strb.IOREDTBL[i0].REDIR_LO && !decoded_req_is_wr) ? 15'h0 : '0;
        assign readback_array[i0 * 2 + 6][23:0] = (decoded_reg_strb.IOREDTBL[i0].REDIR_HI && !decoded_req_is_wr) ? 24'h0 : '0;
        assign readback_array[i0 * 2 + 6][31:24] = (decoded_reg_strb.IOREDTBL[i0].REDIR_HI && !decoded_req_is_wr) ? field_storage.IOREDTBL[i0].REDIR_HI.destination.value : '0;
    end

    // Reduce the array
    always_comb begin
        automatic logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<53; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
