8:-out_dir
60:D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
71:D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
60:D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1//.jaguarc
7:-sv2009
57:+incdir+D:/CAD/cad_lib/hdl+D:/CAD/cad_lib/ps/Reg_Behavior
17:+define+synthesis
