Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\Ryan\Desktop\ee192\natcar\xps\pcores\" "C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_00_b
Parsing package <MicroBlaze_Types>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_00_b
Parsing package body <MicroBlaze_Types>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_00_b
Parsing package <MicroBlaze_ISA>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_00_b
Parsing entity <mux_bus>.
Parsing architecture <IMP> of entity <mux_bus>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/parity.vhd" into library microblaze_v8_00_b
Parsing entity <Parity_Recursive_LUT6>.
Parsing architecture <IMP> of entity <parity_recursive_lut6>.
Parsing entity <Parity>.
Parsing architecture <IMP> of entity <parity>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_00_b
Parsing entity <comparator>.
Parsing architecture <IMP> of entity <comparator>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_00_b
Parsing entity <carry_and>.
Parsing architecture <IMP> of entity <carry_and>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_00_b
Parsing entity <carry_or>.
Parsing architecture <IMP> of entity <carry_or>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_00_b
Parsing entity <carry_equal>.
Parsing architecture <IMP> of entity <carry_equal>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_00_b
Parsing entity <carry_compare>.
Parsing architecture <IMP> of entity <carry_compare>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_00_b
Parsing entity <carry_compare_mask>.
Parsing architecture <IMP> of entity <carry_compare_mask>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_00_b
Parsing entity <carry_compare_const>.
Parsing architecture <IMP> of entity <carry_compare_const>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_00_b
Parsing entity <find_first_bit>.
Parsing architecture <IMP> of entity <find_first_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_00_b
Parsing entity <mux4_8>.
Parsing architecture <IMP> of entity <mux4_8>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_00_b
Parsing entity <mux4>.
Parsing architecture <IMP> of entity <mux4>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_00_b
Parsing entity <srl_fifo>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_00_b
Parsing entity <ALU_Bit>.
Parsing architecture <IMP> of entity <alu_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/alu.vhd" into library microblaze_v8_00_b
Parsing entity <ALU>.
Parsing architecture <IMP> of entity <alu>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_00_b
Parsing entity <MSR_Reg_Bit>.
Parsing architecture <IMP> of entity <msr_reg_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_00_b
Parsing entity <MSR_Reg>.
Parsing architecture <IMP> of entity <msr_reg>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_00_b
Parsing entity <msr_reg_gti>.
Parsing architecture <msr_reg> of entity <msr_reg_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_00_b
Parsing entity <dsp_module>.
Parsing architecture <IMP> of entity <dsp_module>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_00_b
Parsing entity <mul_unit>.
Parsing architecture <IMP> of entity <mul_unit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_00_b
Parsing entity <Div_unit>.
Parsing architecture <IMP> of entity <div_unit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Div_unit_gti>.
Parsing architecture <IMP> of entity <div_unit_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_00_b
Parsing entity <Operand_Select_Bit>.
Parsing architecture <IMP> of entity <operand_select_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_00_b
Parsing entity <Operand_Select>.
Parsing architecture <IMP> of entity <operand_select>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Operand_Select_gti>.
Parsing architecture <IMP> of entity <operand_select_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_00_b
Parsing entity <PC_Bit>.
Parsing architecture <IMP> of entity <pc_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_00_b
Parsing entity <PC_Module>.
Parsing architecture <IMP> of entity <pc_module>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_00_b
Parsing entity <PC_Module_gti>.
Parsing architecture <IMP> of entity <pc_module_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_00_b
Parsing entity <PreFetch_Buffer>.
Parsing architecture <IMP> of entity <prefetch_buffer>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_00_b
Parsing entity <PreFetch_Buffer_gti>.
Parsing architecture <IMP> of entity <prefetch_buffer_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_00_b
Parsing entity <Register_File_Bit>.
Parsing architecture <IMP> of entity <register_file_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_00_b
Parsing entity <Register_File>.
Parsing architecture <IMP> of entity <register_file>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Register_File_gti>.
Parsing architecture <IMP> of entity <register_file_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_00_b
Parsing entity <Shift_Logic_Bit>.
Parsing architecture <IMP> of entity <shift_logic_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_00_b
Parsing entity <Shift_Logic_Module>.
Parsing architecture <IMP> of entity <shift_logic_module>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Shift_Logic_Module_gti>.
Parsing architecture <IMP> of entity <shift_logic_module_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_00_b
Parsing entity <Zero_Detect>.
Parsing architecture <IMP> of entity <zero_detect>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Zero_Detect_gti>.
Parsing architecture <IMP> of entity <zero_detect_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_00_b
Parsing entity <barrel_shift>.
Parsing architecture <IMP> of entity <barrel_shift>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Barrel_Shifter_gti>.
Parsing architecture <IMP> of entity <barrel_shifter_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_00_b
Parsing entity <WB_Mux_Bit>.
Parsing architecture <IMP> of entity <wb_mux_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_00_b
Parsing entity <WB_Mux>.
Parsing architecture <IMP> of entity <wb_mux>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_00_b
Parsing entity <Data_Read_Steering>.
Parsing architecture <IMP> of entity <data_read_steering>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_00_b
Parsing entity <Byte_Doublet_Handle>.
Parsing architecture <IMP> of entity <byte_doublet_handle>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Byte_Doublet_Handle_gti>.
Parsing architecture <IMP> of entity <byte_doublet_handle_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Data_Flow_Logic>.
Parsing architecture <IMP> of entity <data_flow_logic>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_00_b
Parsing entity <FSL_Module>.
Parsing architecture <IMP> of entity <fsl_module>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_00_b
Parsing entity <Streaming_AXI>.
Parsing architecture <IMP> of entity <streaming_axi>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_00_b
Parsing entity <exception_registers>.
Parsing architecture <IMP> of entity <exception_registers>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_00_b
Parsing entity <exception_registers_gti>.
Parsing architecture <IMP> of entity <exception_registers_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_00_b
Parsing entity <FPU_ADDSUB>.
Parsing architecture <IMP> of entity <fpu_addsub>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_00_b
Parsing entity <FPU_DIV>.
Parsing architecture <IMP> of entity <fpu_div>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_00_b
Parsing entity <FPU_MUL>.
Parsing architecture <IMP> of entity <fpu_mul>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_00_b
Parsing entity <fpu_conv>.
Parsing architecture <IMP> of entity <fpu_conv>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_00_b
Parsing entity <fpu_sqrt>.
Parsing architecture <IMP> of entity <fpu_sqrt>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_00_b
Parsing entity <Fpu>.
Parsing architecture <IMP> of entity <fpu>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_00_b
Parsing entity <PVR>.
Parsing architecture <IMP> of entity <pvr>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_00_b
Parsing entity <Result_Mux_Bit>.
Parsing architecture <IMP> of entity <result_mux_bit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_00_b
Parsing entity <Result_Mux>.
Parsing architecture <IMP> of entity <result_mux>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_00_b
Parsing entity <Data_Flow>.
Parsing architecture <IMP> of entity <data_flow>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Data_Flow_gti>.
Parsing architecture <IMP> of entity <data_flow_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_00_b
Parsing entity <jump_logic>.
Parsing architecture <IMP> of entity <jump_logic>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode.vhd" into library microblaze_v8_00_b
Parsing entity <Decode>.
Parsing architecture <IMP> of entity <decode>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_00_b
Parsing entity <Decode_gti>.
Parsing architecture <IMP> of entity <decode_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_00_b
Parsing entity <address_hit>.
Parsing architecture <IMP> of entity <address_hit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_00_b
Parsing entity <address_data_hit>.
Parsing architecture <IMP> of entity <address_data_hit>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/debug.vhd" into library microblaze_v8_00_b
Parsing entity <Debug>.
Parsing architecture <IMP> of entity <debug>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_00_b
Parsing entity <IPLB_Interface>.
Parsing architecture <IMP> of entity <iplb_interface>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_00_b
Parsing entity <DPLB_Interface>.
Parsing architecture <IMP> of entity <dplb_interface>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_00_b
Parsing entity <DAXI_interface>.
Parsing architecture <IMP> of entity <daxi_interface>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_00_b
Parsing entity <IAXI_Interface>.
Parsing architecture <IMP> of entity <iaxi_interface>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_00_b
Parsing entity <RAM_Module>.
Parsing architecture <IMP> of entity <ram_module>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_00_b
Parsing entity <LRU_Module>.
Parsing architecture <LRU_Module> of entity <lru_module>.
Parsing entity <victim_cache>.
Parsing architecture <IMP> of entity <victim_cache>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_00_b
Parsing entity <stream_cache>.
Parsing architecture <IMP> of entity <stream_cache>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_00_b
Parsing entity <Cache_Interface>.
Parsing architecture <IMP> of entity <cache_interface>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/icache.vhd" into library microblaze_v8_00_b
Parsing entity <Icache>.
Parsing architecture <IMP> of entity <icache>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_00_b
Parsing entity <DCache>.
Parsing architecture <IMP> of entity <dcache>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_00_b
Parsing entity <DCache_gti>.
Parsing architecture <IMP> of entity <dcache_gti>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_00_b
Parsing entity <cache_valid_bit_detect>.
Parsing architecture <IMP> of entity <cache_valid_bit_detect>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_00_b
Parsing entity <cachehit_detect>.
Parsing architecture <IMP> of entity <cachehit_detect>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_00_b
Parsing entity <DCache_wb>.
Parsing architecture <IMP> of entity <dcache_wb>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_00_b
Parsing entity <instr_mux>.
Parsing architecture <IMP> of entity <instr_mux>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_00_b
Parsing entity <read_data_mux>.
Parsing architecture <IMP> of entity <read_data_mux>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_00_b
Parsing entity <interrupt_mode_converter>.
Parsing architecture <IMP> of entity <interrupt_mode_converter>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_00_b
Parsing package <MMU_Types>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_00_b
Parsing entity <MMU_TLB>.
Parsing architecture <IMP> of entity <mmu_tlb>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_00_b
Parsing entity <MMU_UTLB_RAM>.
Parsing architecture <IMP> of entity <mmu_utlb_ram>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_00_b
Parsing entity <MMU_UTLB>.
Parsing architecture <IMP> of entity <mmu_utlb>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_00_b
Parsing entity <MMU>.
Parsing architecture <IMP> of entity <mmu>.
Parsing VHDL file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_00_b
Parsing entity <MicroBlaze>.
Parsing architecture <IMP> of entity <microblaze>.
Parsing VHDL file "\Users\Ryan\Desktop\ee192\natcar\xps\synthesis\../hdl/microblaze_0_wrapper.vhd" into library work
Parsing entity <microblaze_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <microblaze_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <microblaze_0_wrapper> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:760 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg.vhd" Line 158: Resolution function resolve_boolean without synthesis directive will use three-state wiring
resolve_boolean is declared here
WARNING:HDLCompiler:760 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg.vhd" Line 167: Resolution function resolve_integer without synthesis directive will use three-state wiring
resolve_integer is declared here

Elaborating entity <MicroBlaze> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <interrupt_mode_converter> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Decode_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <PC_Module_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <PreFetch_Buffer_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd" Line 307: Assignment to jump_load ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd" Line 313: Assignment to valid_fetch_i ignored, since the identifier is never used

Elaborating entity <carry_and> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 1986: Assignment to of_piperun_s ignored, since the identifier is never used

Elaborating entity <jump_logic> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 2877: Assignment to ex_ignore_delayslot_hold ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 3834: Assignment to ex_first_cycle ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 4111: Assignment to ex_fpu_div_op ignored, since the identifier is never used

Elaborating entity <carry_or> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 4222: Assignment to mem_is_fsl_instr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" Line 5255: Assignment to ex_fsl_atomic ignored, since the identifier is never used

Elaborating entity <Data_Flow_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Register_File_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Operand_Select_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
INFO:HDLCompiler:679 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd" Line 261. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd" Line 341. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd" Line 408. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <ALU_Bit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <ALU_Bit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Shift_Logic_Module_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <carry_equal> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <mul_unit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Barrel_Shifter_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <WB_Mux> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <WB_Mux_Bit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <WB_Mux_Bit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Zero_Detect_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Byte_Doublet_Handle_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
INFO:HDLCompiler:679 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd" Line 314. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd" Line 321. Case statement is complete. others clause is never selected

Elaborating entity <Data_Flow_Logic> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <msr_reg_gti> (architecture <msr_reg>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <exception_registers_gti> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <mux_bus> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Fpu> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd" Line 727: Assignment to ex_not_fpu_instr_1 ignored, since the identifier is never used

Elaborating entity <carry_compare_const> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd" Line 807: Assignment to ex_exp_asubb_2_cmb ignored, since the identifier is never used

Elaborating entity <carry_compare> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <carry_compare> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <FPU_ADDSUB> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <find_first_bit> (architecture <IMP>) from library <microblaze_v8_00_b>.

Elaborating entity <FPU_MUL> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <FPU_DIV> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd" Line 2614: Assignment to wb_fpu_excep_i ignored, since the identifier is never used

Elaborating entity <PVR> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <read_data_mux> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <DPLB_Interface> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <instr_mux> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <IPLB_Interface> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <Debug> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

Elaborating entity <address_hit> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.
WARNING:HDLCompiler:746 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_b/hdl/vhdl/debug.vhd" Line 1745: Range is empty (null range)

Elaborating entity <MMU> (architecture <IMP>) with generics from library <microblaze_v8_00_b>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "/users/ryan/desktop/ee192/natcar/xps/hdl/microblaze_0_wrapper.vhd".
    Summary:
	no macro.
Unit <microblaze_0_wrapper> synthesized.

Synthesizing Unit <MicroBlaze>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd".
        C_SCO = 0
        C_FREQ = 40000000
        C_FAULT_TOLERANT = 0
        C_ECC_USE_CE_EXCEPTION = 0
        C_ENDIANNESS = 0
        C_FAMILY = "spartan6"
        C_DATA_SIZE = 32
        C_INSTANCE = "microblaze_0"
        C_AREA_OPTIMIZED = 0
        C_OPTIMIZATION = 0
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_M_AXI_DP_THREAD_ID_WIDTH = 1
        C_M_AXI_DP_DATA_WIDTH = 32
        C_M_AXI_DP_ADDR_WIDTH = 32
        C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
        C_M_AXI_D_BUS_EXCEPTION = 0
        C_DPLB_DWIDTH = 32
        C_DPLB_NATIVE_DWIDTH = 32
        C_DPLB_BURST_EN = 0
        C_DPLB_P2P = 0
        C_M_AXI_IP_THREAD_ID_WIDTH = 1
        C_M_AXI_IP_DATA_WIDTH = 32
        C_M_AXI_IP_ADDR_WIDTH = 32
        C_M_AXI_I_BUS_EXCEPTION = 0
        C_IPLB_DWIDTH = 32
        C_IPLB_NATIVE_DWIDTH = 32
        C_IPLB_BURST_EN = 0
        C_IPLB_P2P = 0
        C_D_PLB = 1
        C_D_LMB = 1
        C_D_AXI = 0
        C_I_PLB = 1
        C_I_LMB = 1
        C_I_AXI = 0
        C_USE_MSR_INSTR = 1
        C_USE_PCMP_INSTR = 1
        C_USE_BARREL = 1
        C_USE_DIV = 0
        C_USE_HW_MUL = 1
        C_USE_FPU = 1
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IPLB_BUS_EXCEPTION = 0
        C_DPLB_BUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_INTERRUPT = 1
        C_USE_EXT_BRK = 1
        C_USE_EXT_NM_BRK = 1
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_USE_BRANCH_TARGET_CACHE = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_PVR = 0
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_DYNAMIC_BUS_SIZING = 1
        C_RESET_MSR = "00000000000000000000000000000000"
        C_OPCODE_0x0_ILLEGAL = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_ASYNC_INTERRUPT = 1
        C_FSL_LINKS = 0
        C_FSL_DATA_SIZE = 32
        C_USE_EXTENDED_FSL_INSTR = 0
        C_M0_AXIS_DATA_WIDTH = 32
        C_S0_AXIS_DATA_WIDTH = 32
        C_M1_AXIS_DATA_WIDTH = 32
        C_S1_AXIS_DATA_WIDTH = 32
        C_M2_AXIS_DATA_WIDTH = 32
        C_S2_AXIS_DATA_WIDTH = 32
        C_M3_AXIS_DATA_WIDTH = 32
        C_S3_AXIS_DATA_WIDTH = 32
        C_M4_AXIS_DATA_WIDTH = 32
        C_S4_AXIS_DATA_WIDTH = 32
        C_M5_AXIS_DATA_WIDTH = 32
        C_S5_AXIS_DATA_WIDTH = 32
        C_M6_AXIS_DATA_WIDTH = 32
        C_S6_AXIS_DATA_WIDTH = 32
        C_M7_AXIS_DATA_WIDTH = 32
        C_S7_AXIS_DATA_WIDTH = 32
        C_M8_AXIS_DATA_WIDTH = 32
        C_S8_AXIS_DATA_WIDTH = 32
        C_M9_AXIS_DATA_WIDTH = 32
        C_S9_AXIS_DATA_WIDTH = 32
        C_M10_AXIS_DATA_WIDTH = 32
        C_S10_AXIS_DATA_WIDTH = 32
        C_M11_AXIS_DATA_WIDTH = 32
        C_S11_AXIS_DATA_WIDTH = 32
        C_M12_AXIS_DATA_WIDTH = 32
        C_S12_AXIS_DATA_WIDTH = 32
        C_M13_AXIS_DATA_WIDTH = 32
        C_S13_AXIS_DATA_WIDTH = 32
        C_M14_AXIS_DATA_WIDTH = 32
        C_S14_AXIS_DATA_WIDTH = 32
        C_M15_AXIS_DATA_WIDTH = 32
        C_S15_AXIS_DATA_WIDTH = 32
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_ICACHE = 0
        C_ALLOW_ICACHE_WR = 1
        C_ADDR_TAG_BITS = 0
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_USE_FSL = 1
        C_ICACHE_LINE_LEN = 4
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_M_AXI_IC_THREAD_ID_WIDTH = 1
        C_M_AXI_IC_DATA_WIDTH = 32
        C_M_AXI_IC_ADDR_WIDTH = 32
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_DCACHE = 0
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_USE_FSL = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_M_AXI_DC_THREAD_ID_WIDTH = 1
        C_M_AXI_DC_DATA_WIDTH = 32
        C_M_AXI_DC_ADDR_WIDTH = 32
        C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
WARNING:Xst:647 - Input <M_AXI_IP_BID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RRESP<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M8_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M9_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M10_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M11_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M12_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M13_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M14_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M15_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <EX_DataBus_Exclusive> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <MEM_DataBus_Exclusive> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <EX_Write_DCache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <EX_Write_DCache_Flush> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <EX_Write_DCache_Tag> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <EX_Write_ICache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <WB_Write_DCache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Will_Dbg_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <OF_Valid_Instr> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get_Test> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get_Inhibit> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get_Control> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get_Blocking> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Get_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put_Test> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put_Inhibit> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put_Control> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put_Blocking> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 6774: Output port <FSL_Put_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 7092: Output port <FSL_Get_No> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 7092: Output port <FSL_Put_No> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 7092: Output port <FSL_Put_Data> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 7413: Output port <MEM_DPLB_Exception> of the instance <Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8155: Output port <IPLB_Exception> of the instance <Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_control_reg> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_status_Reg> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_data_rd_reg> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Dbg_Inhibit_EX> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Stop_CPU> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_stop_cpu_i> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_dbg_inhibit_ex_i> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_dbg_stop_instr_fetch_i> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_wb_gpr_wr_dbg> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_stopping_allowed> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_pc_brk_insert> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_single_Step_CPU> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_single_Step_CPU_1> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_single_Step_CPU_2> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_dbg_clean_stop_i> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_new_dbg_instr_shifting_CLK> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_start_dbg_exec> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_start_single_step> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_continue_from_brk> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_force_stop_cmd> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_point_hit> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_of_brki_hit> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_pc_brk> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_watchpoint_brk_hold> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_normal_stop_cmd> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_if_debug_ready_i> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_read_register_PC_1> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_read_register_MSR_1> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8544: Output port <Debug_capture_info> of the instance <Performance.Use_Debug_Logic.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <IB_Cache_Addr_MMU> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <MEM_PID> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <IB_Valid_TLB_Addr> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <IF_ICache_Inhibit> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <EX_DCache_Inhibit> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" line 8725: Output port <EX_DCache_WriteThrough> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Reset_DFF.reset_temp>.
    Found 32-bit register for signal <Performance.wb_dlmb_valid_read_data>.
    Found 1-bit register for signal <Performance.wb_dlmb_data_strobe>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 1-bit register for signal <sync_reset>.
    Summary:
	inferred 106 D-type flip-flop(s).
Unit <MicroBlaze> synthesized.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/interrupt_mode_converter.vhd".
        C_INTERRUPT_IS_EDGE = false
        C_EDGE_IS_POSITIVE = true
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <interrupt_mode_converter> synthesized.

Synthesizing Unit <Decode_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_FAULT_TOLERANT = 0
        C_USE_INTERRUPT = true
        C_USE_EXT_BRK = true
        C_USE_EXT_NM_BRK = true
        C_PVR = 0
        C_DEBUG_ENABLED = true
        C_USE_ICACHE = false
        C_ALLOW_ICACHE_WR = true
        C_USE_DCACHE = false
        C_ALLOW_DCACHE_WR = true
        C_USE_BARREL = true
        C_USE_MSR_INSTR = true
        C_USE_DIV = false
        C_USE_FPU = 1
        C_USE_MMU = 0
        C_MMU_TLB_READ = true
        C_FSL_LINKS = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_UNALIGNED_EXCEPTIONS = false
        C_ILL_OPCODE_EXCEPTION = false
        C_DETECT_OPCODE_0x0 = false
        C_IBUS_EXCEPTION = false
        C_DBUS_EXCEPTION = false
        C_DIV_ZERO_EXCEPTION = false
        C_DETECT_DIV_OVERFLOW = true
        C_FPU_EXCEPTION = false
        C_FSL_EXCEPTION = false
        C_USE_MUL_INSTR = true
        C_USE_MUL64 = false
        C_USE_PCMP_INSTR = true
        C_USE_LWX_SWX_INSTR = true
        C_USE_LWX_SWX_EXCLUSIVE = false
        C_DCACHE_USE_WRITEBACK = 0
        C_USE_BTC = false
        C_BTC_SIZE = 0
        C_BTC_PARITY = false
    Set property "KEEP = TRUE" for signal <ex_valid_jump>.
WARNING:Xst:647 - Input <OF_MSR<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<27:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" line 1239: Output port <OF_Instr_ECC_Exception> of the instance <PreFetch_Buffer_I1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" line 1239: Output port <OF_Instr_Zone_Protect> of the instance <PreFetch_Buffer_I1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" line 1942: Output port <Carry_OUT> of the instance <Use_MuxCy[10].OF_Piperun_Stage> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <if_fetch_in_progress>.
    Found 1-bit register for signal <dbg_Stop_Instr_Fetch_delay>.
    Found 1-bit register for signal <if_missed_fetch>.
    Found 1-bit register for signal <if_missed_fetch_already_tested>.
    Found 1-bit register for signal <of_Take_Interrupt_hold>.
    Found 1-bit register for signal <of_Take_Ext_BRK_hold>.
    Found 1-bit register for signal <ex_mfsmsr_i>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_Sel_SPR_ESR>.
    Found 1-bit register for signal <ex_Sel_SPR_EAR>.
    Found 1-bit register for signal <ex_Sel_SPR_EDR>.
    Found 1-bit register for signal <ex_Sel_SPR_FSR>.
    Found 1-bit register for signal <ex_Sel_SPR_PVR>.
    Found 1-bit register for signal <ex_Sel_SPR_BTR>.
    Found 4-bit register for signal <ex_PVR_Select>.
    Found 1-bit register for signal <of_read_imm_reg_ii>.
    Found 1-bit register for signal <ex_Interrupt_i>.
    Found 1-bit register for signal <ex_Ext_NM_BRK_i>.
    Found 1-bit register for signal <ex_Ext_BRK_i>.
    Found 1-bit register for signal <ex_exception_no_load_store_unmask>.
    Found 1-bit register for signal <ex_atomic_Instruction_Pair>.
    Found 1-bit register for signal <FSL_Will_Dbg_Break>.
    Found 1-bit register for signal <Dbg_Clean_Stop>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc_keep>.
    Found 6-bit register for signal <ex_opcode>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ex_jump_nodelay>.
    Found 1-bit register for signal <ex_delayslot_Instr>.
    Found 1-bit register for signal <ex_branch_with_delayslot>.
    Found 1-bit register for signal <keep_jump_taken_with_ds>.
    Found 1-bit register for signal <ex_read_imm_reg>.
    Found 1-bit register for signal <ex_read_imm_reg_1>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <EX_Use_Carry>.
    Found 1-bit register for signal <EX_CMP_Op>.
    Found 1-bit register for signal <EX_Unsigned_Op>.
    Found 1-bit register for signal <ex_load_alu_carry>.
    Found 1-bit register for signal <ex_enable_alu_i>.
    Found 1-bit register for signal <ex_alu_sel_logic_i>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel>.
    Found 1-bit register for signal <EX_Logic_Sel>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel>.
    Found 1-bit register for signal <ex_enable_sext_shift_i>.
    Found 1-bit register for signal <ex_load_shift_carry>.
    Found 1-bit register for signal <EX_Sel_ALU>.
    Found 1-bit register for signal <ex_not_mul_op_i>.
    Found 1-bit register for signal <EX_Left_Shift>.
    Found 1-bit register for signal <EX_Arith_Shift>.
    Found 1-bit register for signal <ex_set_bip>.
    Found 1-bit register for signal <of_set_MSR_IE_hold>.
    Found 1-bit register for signal <ex_set_MSR_IE_instr>.
    Found 1-bit register for signal <of_set_MSR_EE_hold>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr>.
    Found 1-bit register for signal <ex_is_multi_instr2>.
    Found 1-bit register for signal <ex_is_mul_instr>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <ex_start_fpu_i>.
    Found 1-bit register for signal <EX_Not_FPU_Instr>.
    Found 1-bit register for signal <ex_is_fpu_instr>.
    Found 1-bit register for signal <ex_is_bs_instr_I>.
    Found 1-bit register for signal <EX_Div_Unsigned>.
    Found 1-bit register for signal <ex_is_div_instr_I>.
    Found 1-bit register for signal <ex_gpr_write>.
    Found 1-bit register for signal <ex_gpr_write_dbg>.
    Found 1-bit register for signal <ex_valid>.
    Found 1-bit register for signal <ex_valid_jump>.
    Found 1-bit register for signal <ex_valid_keep>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_reservation>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <MEM_DataBus_Exclusive>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Write_ICache_i>.
    Found 1-bit register for signal <ex_Write_DCache_decode>.
    Found 1-bit register for signal <ex_write_icache_done>.
    Found 1-bit register for signal <mem_is_bs_instr>.
    Found 1-bit register for signal <mem_is_div_instr_I>.
    Found 1-bit register for signal <mem_is_msr_instr>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr>.
    Found 1-bit register for signal <mem_is_mul_instr>.
    Found 1-bit register for signal <mem_is_fpu_instr>.
    Found 1-bit register for signal <mem_valid>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_gpr_write>.
    Found 1-bit register for signal <mem_gpr_write_dbg>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_load_store_access>.
    Found 1-bit register for signal <mem_is_load_instr>.
    Found 1-bit register for signal <mem_is_store_instr>.
    Found 1-bit register for signal <mem_byte_access>.
    Found 1-bit register for signal <mem_doublet_access>.
    Found 1-bit register for signal <mem_word_access>.
    Found 1-bit register for signal <mem_Write_DCache>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I>.
    Found 1-bit register for signal <mem_Sel_SPR_ESR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_EAR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_EDR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_FSR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_PVR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_BTR_I>.
    Found 4-bit register for signal <MEM_PVR_Select>.
    Found 1-bit register for signal <mem_jump_taken>.
    Found 1-bit register for signal <mem_jump_hit>.
    Found 1-bit register for signal <MEM_Jump_handling.ex_jump_hold>.
    Found 1-bit register for signal <MEM_Jump_handling.ex_bt_hit_hold>.
    Found 1-bit register for signal <wb_PipeRun_i>.
    Found 1-bit register for signal <WB_Sel_MEM_Res>.
    Found 1-bit register for signal <WB_Byte_Access>.
    Found 1-bit register for signal <WB_Doublet_Access>.
    Found 1-bit register for signal <WB_Quadlet_Access>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data>.
    Found 1-bit register for signal <wb_is_mul_instr>.
    Found 1-bit register for signal <wb_is_fpu_instr>.
    Found 1-bit register for signal <wb_valid>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <Trace_WB_Jump_Hit>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 1-bit register for signal <wb_gpr_write_i>.
    Found 1-bit register for signal <wb_gpr_write_dbg>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <WB_DelaySlot_Instr>.
    Found 1-bit register for signal <WB_Read_Imm_Reg>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1>.
    Found 1-bit register for signal <wb_Write_DCache_i>.
    Found 1-bit register for signal <WB_Sel_SPR_ESR>.
    Found 1-bit register for signal <WB_Sel_SPR_EAR>.
    Found 1-bit register for signal <WB_Sel_SPR_EDR>.
    Found 1-bit register for signal <WB_Sel_SPR_FSR>.
    Found 1-bit register for signal <WB_Sel_SPR_PVR>.
    Found 1-bit register for signal <WB_Sel_SPR_BTR>.
    Found 1-bit register for signal <ex_move_to_MSR_instr>.
    Found 1-bit register for signal <ex_move_to_FSR_instr>.
    Found 1-bit register for signal <ex_potential_exception>.
    Found 1-bit register for signal <mem_potential_exception_i>.
    Found 1-bit register for signal <ex_Instr_Excep_combo>.
    Found 1-bit register for signal <mem_exception_from_ex>.
    Found 1-bit register for signal <mem_delayslot_instr>.
    Found 1-bit register for signal <mem_read_imm_reg>.
    Found 1-bit register for signal <mem_read_imm_reg_1>.
    Found 1-bit register for signal <wb_exception_i>.
    Found 5-bit register for signal <wb_exception_kind_i>.
    Found 1-bit register for signal <WB_Clr_ESR>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <ext_nm_brk_hold>.
    Found 8x2-bit Read Only RAM for signal <_n2270>
    Found 2-bit 4-to-1 multiplexer for signal <PWR_10_o_PWR_10_o_mux_66_OUT> created at line 2959.
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_ex_gpr_write_addr[0]_equal_22_o> created at line 1967
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_ex_gpr_write_addr[0]_equal_23_o> created at line 1969
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_ex_gpr_write_addr[0]_equal_24_o> created at line 1971
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_mem_gpr_write_addr[0]_equal_25_o> created at line 1973
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_mem_gpr_write_addr[0]_equal_26_o> created at line 1975
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_mem_gpr_write_addr[0]_equal_27_o> created at line 1977
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_wb_gpr_write_addr[0]_equal_28_o> created at line 1979
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_wb_gpr_write_addr[0]_equal_29_o> created at line 1981
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_wb_gpr_write_addr[0]_equal_30_o> created at line 1983
INFO:Xst:2840 - Register <if_valid_req_prev_i<0:0>> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2840 - Register <ex_start_div_i<0:0>> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
    WARNING:Xst:2404 -  FFs/Latches <WB_Div_Overflow<0:0>> (without init value) have a constant value of 0 in block <Decode_gti>.
    Summary:
	inferred   1 RAM(s).
	inferred 317 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <Decode_gti> synthesized.

Synthesizing Unit <PC_Module_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_MMU = 0
        C_USE_BTC = false
        C_BTC_SIZE = 0
        C_BTC_PARITY = false
WARNING:Xst:647 - Input <IF_Sel_Input<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Buffer_En<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Buffer_Sel<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Instr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Valid_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Addr_Lookup_MMU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_buffer_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Branch_With_Delayslot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Branch_With_Delayslot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Jump_Wanted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid_Keep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Take_Intr_or_Exc_keep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instr_Exc_Occurred> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Exc_No_Load_Store_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRKI_0x8_0x18> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRALID_0x8_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_change_VM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_State> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC_Buffer<0>>.
    Found 32-bit register for signal <PC_Buffer<1>>.
    Found 32-bit register for signal <PC_Buffer<2>>.
    Found 32-bit register for signal <PC_Buffer<3>>.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit 4-to-1 multiplexer for signal <Using_FPGA_Buffers_Mux.srl16> created at line 440.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PC_Module_gti> synthesized.

Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd".
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
        C_IEXT_BUS_EXCEPTION = false
        C_FAULT_TOLERANT = 0
        C_USE_MMU = 0
    Set property "KEEP = TRUE" for signal <of_ibuf_sel>.
    Set property "KEEP = TRUE" for signal <of_buffer_sel_i>.
WARNING:Xst:647 - Input <IB_Data<4:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Data<21:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Storage_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_TLB_Miss_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 43-bit register for signal <ibuffer<1>>.
    Found 43-bit register for signal <ibuffer<2>>.
    Found 43-bit register for signal <ibuffer<3>>.
    Found 1-bit register for signal <ex_branch_with_delayslot_i>.
    Found 43-bit register for signal <ibuffer<0>>.
    Found 43-bit 4-to-1 multiplexer for signal <Using_FPGA_Buffers_Mux.srl16> created at line 329.
    Summary:
	inferred 173 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PreFetch_Buffer_gti> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_and.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <jump_logic>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/jump_logic_gti.vhd".
        C_TARGET = spartan6
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch<8:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q>.
    Found 1-bit register for signal <ex_op1_cmp_eq>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n>.
    Found 1-bit register for signal <FPGA_TARGET.force1>.
    Found 1-bit register for signal <FPGA_TARGET.force_Val1>.
    Found 1-bit register for signal <FPGA_TARGET.use_Reg_Neg_S>.
    Found 1-bit register for signal <FPGA_TARGET.use_Reg_Neg_DI>.
    Found 1-bit register for signal <FPGA_TARGET.force_Val2_N>.
    Found 1-bit register for signal <FPGA_TARGET.force2>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold>.
    Found 4x2-bit Read Only RAM for signal <_n0158>
    Found 8x4-bit Read Only RAM for signal <_n0167>
    Summary:
	inferred   2 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <jump_logic> synthesized.

Synthesizing Unit <carry_or>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_or.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <carry_or> synthesized.

Synthesizing Unit <Data_Flow_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd".
        C_DATA_SIZE = 32
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_AREA_OPTIMIZED = 0
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_REVERSE_INSTR = 1
        C_U_SET = "microblaze_0"
        C_USE_EXCEPTIONS = false
        C_USE_BARREL = true
        C_USE_DIV = false
        C_USE_HW_MUL = true
        C_USE_MUL64 = false
        C_USE_FPU = 1
        C_RESET_MSR = "000000000000000"
        C_USE_PCMP_INSTR = true
        C_USE_MSR_INSTR = true
        C_FSL_DATA_SIZE = 32
        C_FSL_LINKS = 0
        C_MAX_FSL_LINKS = 16
        C_USE_EXTENDED_FSL_INSTR = 0
        C_USE_MMU = 0
        C_MMU_TLB_READ = true
        C_PVR = 0
        C_MB_VERSION = "00010011"
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_D_AXI = 0
        C_D_PLB = 1
        C_D_LMB = 1
        C_I_AXI = 0
        C_I_PLB = 1
        C_I_LMB = 1
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_OPCODE_0x0_ILLEGAL = 0
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_DETECT_DIV_OVERFLOW = 1
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_USE_ICACHE = 0
        C_ADDR_TAG_BITS = 0
        C_ICACHE_USE_FSL = 1
        C_ALLOW_ICACHE_WR = 1
        C_ICACHE_LINE_LEN = 4
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_USE_DCACHE = 0
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_USE_FSL = 1
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_USE_BTC = false
        C_BTC_SIZE = 0
    Set property "MAX_FANOUT = 1000000" for signal <ex_op1_i>.
    Set property "MAX_FANOUT = 1000000" for signal <ex_op2>.
    Set property "MAX_FANOUT = 1000000" for signal <ex_op3>.
WARNING:Xst:647 - Input <FSL_Get_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_EX_Res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DAXI_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Rd_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Wr_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" line 1929: Output port <MEM_FPU_Done> of the instance <FPU_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" line 1929: Output port <WB_FPU_Excep> of the instance <FPU_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <Data_Flow_gti> synthesized.

Synthesizing Unit <Register_File_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_gti.vhd".
        C_TARGET = spartan6
        C_U_SET = "microblaze_0"
    Set property "ram_style = distributed".
    Summary:
	no macro.
Unit <Register_File_gti> synthesized.

Synthesizing Unit <Operand_Select_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd".
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <of_branch_cmp> created at line 256.
    Found 32-bit 4-to-1 multiplexer for signal <of_op2> created at line 336.
    Found 32-bit 4-to-1 multiplexer for signal <of_op3> created at line 403.
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <Operand_Select_gti> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/alu.vhd".
        C_AREA_OPTIMIZED = 0
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ALU_Bit_1>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_LAST_BIT = false
WARNING:Xst:647 - Input <EX_CMP_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU_Bit_1> synthesized.

Synthesizing Unit <ALU_Bit_2>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_LAST_BIT = true
    Summary:
Unit <ALU_Bit_2> synthesized.

Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd".
        C_USE_PCMP_INSTR = true
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
        C_U_SET = "microblaze_0"
    Set property "KEEP = TRUE" for signal <sign_0_15>.
    Set property "KEEP = TRUE" for signal <sign_16_23>.
    Set property "KEEP = TRUE" for signal <mask_0_15>.
    Set property "KEEP = TRUE" for signal <mask_16_23>.
WARNING:Xst:647 - Input <EX_Sign_Extend_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Logic_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" line 559: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" line 571: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" line 583: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" line 595: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4> is unconnected or connected to loadless signal.
    Found 1-bit 3-to-1 multiplexer for signal <shifted_msb> created at line 195.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Shift_Logic_Module_gti> synthesized.

Synthesizing Unit <carry_equal>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_equal.vhd".
        C_TARGET = spartan6
        Size = 8
    Summary:
Unit <carry_equal> synthesized.

Synthesizing Unit <mul_unit>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd".
        C_TARGET = spartan6
        C_USE_HW_MUL = true
        C_USE_MUL64 = false
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" line 656: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" line 690: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" line 720: Output port <PCOUT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" line 720: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WB_Mul_Result<16>>.
    Found 1-bit register for signal <WB_Mul_Result<17>>.
    Found 1-bit register for signal <WB_Mul_Result<18>>.
    Found 1-bit register for signal <WB_Mul_Result<19>>.
    Found 1-bit register for signal <WB_Mul_Result<20>>.
    Found 1-bit register for signal <WB_Mul_Result<21>>.
    Found 1-bit register for signal <WB_Mul_Result<22>>.
    Found 1-bit register for signal <WB_Mul_Result<23>>.
    Found 1-bit register for signal <WB_Mul_Result<24>>.
    Found 1-bit register for signal <WB_Mul_Result<25>>.
    Found 1-bit register for signal <WB_Mul_Result<26>>.
    Found 1-bit register for signal <WB_Mul_Result<27>>.
    Found 1-bit register for signal <WB_Mul_Result<28>>.
    Found 1-bit register for signal <WB_Mul_Result<29>>.
    Found 1-bit register for signal <WB_Mul_Result<30>>.
    Found 1-bit register for signal <WB_Mul_Result<31>>.
    Found 1-bit register for signal <WB_Mul_Result<15>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mul_unit> synthesized.

Synthesizing Unit <dsp_module_1>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 0
        C_P_REG = 1
        C_OPMODE = "0000101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_1> synthesized.

Synthesizing Unit <dsp_module_2>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 1
        C_P_REG = 1
        C_OPMODE = "1010101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <C<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<31:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PCIN<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_2> synthesized.

Synthesizing Unit <dsp_module_3>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 1
        C_M_REG = 1
        C_P_REG = 0
        C_OPMODE = "0010101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_3> synthesized.

Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_BARREL = true
    Found 1-bit register for signal <Use_HW_BS.mem_void_bit>.
    Found 2-bit register for signal <Use_HW_BS.Use_BS_LUT6.mem_shift16_8>.
    Found 32-bit register for signal <Use_HW_BS.mem_mux3>.
    Found 1-bit register for signal <Use_HW_BS.mem_left_shift>.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[3]_Use_HW_BS.ex_mux1[1]_MUX_584_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[4]_Use_HW_BS.ex_mux1[2]_MUX_585_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[5]_Use_HW_BS.ex_mux1[3]_MUX_586_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[6]_Use_HW_BS.ex_mux1[4]_MUX_587_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[7]_Use_HW_BS.ex_mux1[5]_MUX_588_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[8]_Use_HW_BS.ex_mux1[6]_MUX_589_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[9]_Use_HW_BS.ex_mux1[7]_MUX_590_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[10]_Use_HW_BS.ex_mux1[8]_MUX_591_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[11]_Use_HW_BS.ex_mux1[9]_MUX_592_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[12]_Use_HW_BS.ex_mux1[10]_MUX_593_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[13]_Use_HW_BS.ex_mux1[11]_MUX_594_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[14]_Use_HW_BS.ex_mux1[12]_MUX_595_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[15]_Use_HW_BS.ex_mux1[13]_MUX_596_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[16]_Use_HW_BS.ex_mux1[14]_MUX_597_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[17]_Use_HW_BS.ex_mux1[15]_MUX_598_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[18]_Use_HW_BS.ex_mux1[16]_MUX_599_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[19]_Use_HW_BS.ex_mux1[17]_MUX_600_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[20]_Use_HW_BS.ex_mux1[18]_MUX_601_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[21]_Use_HW_BS.ex_mux1[19]_MUX_602_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[22]_Use_HW_BS.ex_mux1[20]_MUX_603_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[23]_Use_HW_BS.ex_mux1[21]_MUX_604_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[24]_Use_HW_BS.ex_mux1[22]_MUX_605_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[25]_Use_HW_BS.ex_mux1[23]_MUX_606_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[26]_Use_HW_BS.ex_mux1[24]_MUX_607_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[27]_Use_HW_BS.ex_mux1[25]_MUX_608_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[28]_Use_HW_BS.ex_mux1[26]_MUX_609_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[29]_Use_HW_BS.ex_mux1[27]_MUX_610_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[30]_Use_HW_BS.ex_mux1[28]_MUX_611_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[31]_Use_HW_BS.ex_mux1[29]_MUX_612_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_void_bit_Use_HW_BS.ex_mux1[30]_MUX_613_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[24]_Use_HW_BS.mem_mux3[8]_MUX_635_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[25]_Use_HW_BS.mem_mux3[9]_MUX_636_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[26]_Use_HW_BS.mem_mux3[10]_MUX_637_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[27]_Use_HW_BS.mem_mux3[11]_MUX_638_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[28]_Use_HW_BS.mem_mux3[12]_MUX_639_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[29]_Use_HW_BS.mem_mux3[13]_MUX_640_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[30]_Use_HW_BS.mem_mux3[14]_MUX_641_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[31]_Use_HW_BS.mem_mux3[15]_MUX_642_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[16]_MUX_643_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[17]_MUX_644_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[18]_MUX_645_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[19]_MUX_646_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[20]_MUX_647_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[21]_MUX_648_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[22]_MUX_649_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[23]_MUX_650_o> created at line 473.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  61 Multiplexer(s).
Unit <Barrel_Shifter_gti> synthesized.

Synthesizing Unit <WB_Mux>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_gti.vhd".
        C_TARGET = spartan6
        C_FSL_EXCEPTION = false
        C_USE_EXCEPTIONS = false
        C_USE_HW_MUL = true
        C_USE_FPU = true
        C_USE_MMU = 0
        C_MMU_TLB_READ = true
        C_PVR = 0
WARNING:Xst:647 - Input <WB_MMU_Result<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ESR<19:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EAR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_BTR<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MMU_Res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <WB_Mux> synthesized.

Synthesizing Unit <WB_Mux_Bit_1>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd".
        C_TARGET = spartan6
        C_LUT_SIZE = 6
        C_DATA_WIDTH = 5
    Set property "beltype = LUT" for signal <wb_fwd_i>.
WARNING:Xst:647 - Input <Select_Bits<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <WB_Mux_Bit_1> synthesized.

Synthesizing Unit <WB_Mux_Bit_2>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd".
        C_TARGET = spartan6
        C_LUT_SIZE = 6
        C_DATA_WIDTH = 4
    Set property "beltype = LUT" for signal <wb_fwd_i>.
WARNING:Xst:647 - Input <Select_Bits<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <WB_Mux_Bit_2> synthesized.

Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect_gti.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <Zero_Detect_gti> synthesized.

Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd".
        C_TARGET = spartan6
        C_REVERSE_INSTR = 1
        C_ENDIANNESS = 0
        C_U_SET = "microblaze_0"
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 2-bit register for signal <mem_byte_selects>.
    Found 1-bit register for signal <mem_reverse_byteorder>.
    Found 1-bit register for signal <mem_Byte_Access>.
    Found 1-bit register for signal <mem_Doublet_Access>.
    Found 2-bit register for signal <wb_read_lsb_sel>.
    Found 2-bit register for signal <wb_read_lsb_1_sel>.
    Found 1-bit register for signal <wb_read_msb_doublet_sel>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 8-bit 4-to-1 multiplexer for signal <WB_Steered_Read_Data<24:31>> created at line 197.
    Found 8-bit 4-to-1 multiplexer for signal <WB_DataBus_Read_Data[24]_WB_DataBus_Read_Data[0]_mux_48_OUT> created at line 434.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <Byte_Doublet_Handle_gti> synthesized.

Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_logic_gti.vhd".
        C_TARGET = spartan6
        C_FSL_LINKS = 0
        C_MAX_FSL_LINKS = 16
WARNING:Xst:647 - Input <MEM_FSL_Result<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_EX_Result_Load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MEM_Not_Mul_Op>.
    Found 1-bit register for signal <MEM_Not_FPU_Op>.
    Found 4-bit register for signal <WB_FSL_No>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 4-bit register for signal <mem_FSL_No>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.

Synthesizing Unit <msr_reg_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_gti.vhd".
        C_TARGET = spartan6
        C_RESET_MSR = "000000000000000"
        C_PVR = 0
        C_USE_MMU = 0
        C_USE_DIV = false
        C_FSL_LINKS = 0
        C_USE_ICACHE = false
        C_USE_DCACHE = false
        C_USE_EXCEPTIONS = false
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Clear_VM_UM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <msr_reg_gti> synthesized.

Synthesizing Unit <exception_registers_gti>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_DIV_ZERO_EXCEPTION = false
        C_DETECT_DIV_OVERFLOW = true
        C_FSL_EXCEPTION = false
        C_MAX_FSL_LINKS = 16
        C_SAVE_PC_IN_EAR = false
        C_FAULT_TOLERANT = 0
        C_USE_MMU = 0
WARNING:Xst:647 - Input <EX_PC<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Exception_Kind<27:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instruction_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <WB_BTR>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 32-bit register for signal <WB_EDR>.
    Found 13-bit register for signal <WB_ESR_i>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <mem_EAR>.
    Summary:
	inferred 282 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <exception_registers_gti> synthesized.

Synthesizing Unit <mux_bus>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mux_bus.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_SIZE = 32
    Summary:
	no macro.
Unit <mux_bus> synthesized.

Synthesizing Unit <Fpu>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd".
        C_TARGET = spartan6
        C_USE_FPU = 1
        C_FPU_EXCEPTION = 0
WARNING:Xst:647 - Input <OF_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Use_FPU.mem_fpu_stall_i>.
    Found 1-bit register for signal <Use_FPU.mem_add_op_2>.
    Found 1-bit register for signal <Use_FPU.mem_sub_op_2>.
    Found 1-bit register for signal <Use_FPU.mem_addsub_sel_2>.
    Found 1-bit register for signal <Use_FPU.mem_cmp_op_2>.
    Found 3-bit register for signal <Use_FPU.mem_cmp_cond_2>.
    Found 1-bit register for signal <Use_FPU.mem_mul_op_2>.
    Found 1-bit register for signal <Use_FPU.mem_div_op_2>.
    Found 1-bit register for signal <Use_FPU.mem_float_operation_2>.
    Found 1-bit register for signal <Use_FPU.mem_SignA_2>.
    Found 1-bit register for signal <Use_FPU.mem_SignB_2>.
    Found 8-bit register for signal <Use_FPU.mem_Exp_absAsubB_2>.
    Found 24-bit register for signal <Use_FPU.mem_MantA_2>.
    Found 24-bit register for signal <Use_FPU.mem_MantB_2>.
    Found 1-bit register for signal <Use_FPU.mem_NanA_2>.
    Found 1-bit register for signal <Use_FPU.mem_NanB_2>.
    Found 1-bit register for signal <Use_FPU.mem_QNanA_2>.
    Found 1-bit register for signal <Use_FPU.mem_QNanB_2>.
    Found 1-bit register for signal <Use_FPU.mem_SNanA_2>.
    Found 1-bit register for signal <Use_FPU.mem_SNanB_2>.
    Found 1-bit register for signal <Use_FPU.mem_DeNormA_2>.
    Found 1-bit register for signal <Use_FPU.mem_DeNormB_2>.
    Found 1-bit register for signal <Use_FPU.mem_InfA_2>.
    Found 1-bit register for signal <Use_FPU.mem_InfB_2>.
    Found 1-bit register for signal <Use_FPU.mem_ZeroA_2>.
    Found 1-bit register for signal <Use_FPU.mem_ZeroB_2>.
    Found 1-bit register for signal <Use_FPU.mem_absAgtB_2>.
    Found 10-bit register for signal <Use_FPU.mem_Exp_Res_2>.
    Found 1-bit register for signal <Use_FPU.mem_add_mant_2>.
    Found 1-bit register for signal <Use_FPU.mem_Res_Sign_2>.
    Found 1-bit register for signal <Use_FPU.mem_cmp_eq_2>.
    Found 1-bit register for signal <Use_FPU.mem_cmp_lt_2>.
    Found 1-bit register for signal <Use_FPU.mem_cmp_gt_2>.
    Found 1-bit register for signal <Use_FPU.mem_cmp_un_2>.
    Found 1-bit register for signal <Use_FPU.mem_mul_op_3>.
    Found 1-bit register for signal <Use_FPU.mem_div_op_3>.
    Found 1-bit register for signal <Use_FPU.mem_addsub_op_3>.
    Found 10-bit register for signal <Use_FPU.mem_Exp_Res_3>.
    Found 1-bit register for signal <Use_FPU.mem_Res_Sign_3>.
    Found 1-bit register for signal <Use_FPU.mem_Normal_Res_3>.
    Found 8-bit register for signal <Use_FPU.mem_Res_Type_3>.
    Found 1-bit register for signal <Use_FPU.mem_mul_op_4>.
    Found 1-bit register for signal <Use_FPU.mem_div_op_4>.
    Found 1-bit register for signal <Use_FPU.mem_addsub_op_4>.
    Found 1-bit register for signal <Use_FPU.mem_Normal_Res_4>.
    Found 8-bit register for signal <Use_FPU.mem_Res_Type_4>.
    Found 10-bit register for signal <Use_FPU.mem_Exp_Res_4>.
    Found 1-bit register for signal <Use_FPU.mem_Res_Sign_4>.
    Found 1-bit register for signal <Use_FPU.mem_addsub_zero_5>.
    Found 1-bit register for signal <Use_FPU.mem_Normal_Res_5>.
    Found 8-bit register for signal <Use_FPU.mem_Res_Type_5>.
    Found 1-bit register for signal <Use_FPU.mem_Res_Sign_5>.
    Found 10-bit register for signal <Use_FPU.mem_Exp_Res_5>.
    Found 23-bit register for signal <Use_FPU.mem_mant_res_5>.
    Found 1-bit register for signal <Use_FPU.mem_mant_res_5_ones>.
    Found 1-bit register for signal <Use_FPU.mem_round_up_5>.
    Found 1-bit register for signal <Use_FPU.mem_inc_exp_5>.
    Found 1-bit register for signal <WB_FPU_Result<0>>.
    Found 1-bit register for signal <WB_FPU_Result<1>>.
    Found 1-bit register for signal <WB_FPU_Result<2>>.
    Found 1-bit register for signal <WB_FPU_Result<3>>.
    Found 1-bit register for signal <WB_FPU_Result<4>>.
    Found 1-bit register for signal <WB_FPU_Result<5>>.
    Found 1-bit register for signal <WB_FPU_Result<6>>.
    Found 1-bit register for signal <WB_FPU_Result<7>>.
    Found 1-bit register for signal <WB_FPU_Result<8>>.
    Found 1-bit register for signal <WB_FPU_Result<9>>.
    Found 1-bit register for signal <WB_FPU_Result<10>>.
    Found 1-bit register for signal <WB_FPU_Result<11>>.
    Found 1-bit register for signal <WB_FPU_Result<12>>.
    Found 1-bit register for signal <WB_FPU_Result<13>>.
    Found 1-bit register for signal <WB_FPU_Result<14>>.
    Found 1-bit register for signal <WB_FPU_Result<15>>.
    Found 1-bit register for signal <WB_FPU_Result<16>>.
    Found 1-bit register for signal <WB_FPU_Result<17>>.
    Found 1-bit register for signal <WB_FPU_Result<18>>.
    Found 1-bit register for signal <WB_FPU_Result<19>>.
    Found 1-bit register for signal <WB_FPU_Result<20>>.
    Found 1-bit register for signal <WB_FPU_Result<21>>.
    Found 1-bit register for signal <WB_FPU_Result<22>>.
    Found 1-bit register for signal <WB_FPU_Result<23>>.
    Found 1-bit register for signal <WB_FPU_Result<24>>.
    Found 1-bit register for signal <WB_FPU_Result<25>>.
    Found 1-bit register for signal <WB_FPU_Result<26>>.
    Found 1-bit register for signal <WB_FPU_Result<27>>.
    Found 1-bit register for signal <WB_FPU_Result<28>>.
    Found 1-bit register for signal <WB_FPU_Result<29>>.
    Found 1-bit register for signal <WB_FPU_Result<30>>.
    Found 1-bit register for signal <WB_FPU_Result<31>>.
    Found 1-bit register for signal <Use_FPU.mem_mts_fsr>.
    Found 5-bit register for signal <Use_FPU.mem_op1>.
    Found 5-bit register for signal <Use_FPU.wb_fsr_i>.
    Found 5-bit register for signal <WB_FSR>.
    Found 1-bit register for signal <Use_FPU.mem_fpu_cmp_done>.
    Found 10-bit adder for signal <n0607> created at line 832.
    Found 10-bit adder for signal <GND_247_o_GND_247_o_add_39_OUT> created at line 1180.
    Found 23-bit adder for signal <Use_FPU.mem_mant_res_6_cmb> created at line 1241.
    Found 10-bit adder for signal <n0629> created at line 1241.
    Found 10-bit subtractor for signal <Use_FPU.ex_Exp_AsubB_2_i> created at line 377.
    Found 10-bit subtractor for signal <Use_FPU.mem_Exp_Res_5_cmb> created at line 495.
    Found 27-bit 4-to-1 multiplexer for signal <n0620> created at line 1968.
    Found 23-bit comparator greater for signal <Use_FPU.ex_Mant_BgtA_2_cmb> created at line 842
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 240 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 105 Multiplexer(s).
Unit <Fpu> synthesized.

Synthesizing Unit <carry_compare_const>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_const.vhd".
        C_TARGET = spartan6
        Size = 23
        B_Vec = "00000000000000000000000"
    Summary:
	no macro.
Unit <carry_compare_const> synthesized.

Synthesizing Unit <carry_compare_1>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare.vhd".
        C_TARGET = spartan6
        Size = 8
    Summary:
Unit <carry_compare_1> synthesized.

Synthesizing Unit <carry_compare_2>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare.vhd".
        C_TARGET = spartan6
        Size = 23
    Summary:
Unit <carry_compare_2> synthesized.

Synthesizing Unit <FPU_ADDSUB>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_addsub.vhd".
        C_TARGET = spartan6
    Set property "rom_style = distributed".
    Found 27-bit register for signal <mem_MantA_3>.
    Found 27-bit register for signal <mem_MantB_3>.
    Found 1-bit register for signal <mem_add_mant_3>.
    Found 27-bit register for signal <mem_res_4>.
    Found 5-bit register for signal <mem_left_shift_4>.
    Found 1-bit register for signal <mem_possible_zero_4>.
    Found 1-bit register for signal <MEM_AddSub_Inc_Exp_4>.
    Found 1-bit register for signal <mem_AddOrSub_3>.
    Found 28-bit adder for signal <GND_251_o_GND_251_o_add_30_OUT> created at line 579.
    Found 28-bit subtractor for signal <GND_251_o_GND_251_o_sub_32_OUT<27:0>> created at line 583.
    Found 32x48-bit Read Only RAM for signal <_n0269>
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux1> created at line 266.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux2> created at line 268.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux3> created at line 270.
    Found 27-bit 4-to-1 multiplexer for signal <mem_ls_mux1_5_cmb> created at line 298.
    Found 27-bit 4-to-1 multiplexer for signal <mem_ls_mux2_5_cmb> created at line 299.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <FPU_ADDSUB> synthesized.

Synthesizing Unit <find_first_bit>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/find_first_bit.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <find_first_bit> synthesized.

Synthesizing Unit <FPU_MUL>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd".
        C_TARGET = spartan6
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 478: Output port <PCOUT> of the instance <Using_DSP48A.dsp_module_I1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 478: Output port <DETECT> of the instance <Using_DSP48A.dsp_module_I1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 509: Output port <DETECT> of the instance <Using_DSP48A.dsp_module_I2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 539: Output port <DETECT> of the instance <Using_DSP48A.dsp_module_I3> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 569: Output port <PCOUT> of the instance <Using_DSP48A.dsp_module_I4> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 569: Output port <DETECT> of the instance <Using_DSP48A.dsp_module_I4> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 602: Output port <PCOUT> of the instance <Using_DSP48A.dsp_module_I5> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" line 602: Output port <DETECT> of the instance <Using_DSP48A.dsp_module_I5> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Using_DSP48A.lower_res_sticky>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FPU_MUL> synthesized.

Synthesizing Unit <dsp_module_4>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 1
        C_P_REG = 0
        C_OPMODE = "0000101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_4> synthesized.

Synthesizing Unit <dsp_module_5>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 1
        C_P_REG = 0
        C_OPMODE = "0010101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_5> synthesized.

Synthesizing Unit <dsp_module_6>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 1
        C_P_REG = 1
        C_OPMODE = "0001100"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A<0:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<0:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_6> synthesized.

Synthesizing Unit <FPU_DIV>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_div.vhd".
        C_TARGET = spartan6
    Found 1-bit register for signal <mem_div_end>.
    Found 3-bit register for signal <mem_div_delay>.
    Found 25-bit register for signal <mem_R>.
    Found 25-bit register for signal <mem_D>.
    Found 25-bit register for signal <mem_Q>.
    Found 1-bit register for signal <mem_next_sub>.
    Found 1-bit register for signal <mem_start_div>.
    Found 1-bit register for signal <MEM_Div_Dec_Exp_4>.
    Found 27-bit register for signal <MEM_Div_Res_4>.
    Found 1-bit register for signal <mem_div_iterate>.
    Found 25-bit adder for signal <mem_R[7]_mem_D[7]_add_1_OUT> created at line 215.
    Found 25-bit subtractor for signal <GND_714_o_GND_714_o_sub_3_OUT<24:0>> created at line 214.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <FPU_DIV> synthesized.

Synthesizing Unit <PVR>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/pvr.vhd".
        C_PVR = 0
        C_MB_VERSION = "00010011"
        C_PVR_USER1 = "00000000"
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_D_AXI = 0
        C_D_LMB = 1
        C_I_AXI = 0
        C_I_LMB = 1
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_D_PLB = 1
        C_I_PLB = 1
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_USE_MSR_INSTR = true
        C_USE_PCMP_INSTR = true
        C_AREA_OPTIMIZED = false
        C_USE_BARREL = true
        C_USE_DIV = false
        C_USE_HW_MUL = true
        C_USE_FPU = 1
        C_USE_BTC = false
        C_USE_MUL64 = false
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_OPCODE_0x0_ILLEGAL = 0
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_FSL_LINKS = 0
        C_BTC_SIZE = 0
        C_USE_ICACHE = 0
        C_ADDR_TAG_BITS = 0
        C_ICACHE_USE_FSL = 1
        C_ALLOW_ICACHE_WR = 1
        C_ICACHE_LINE_LEN = 4
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_USE_DCACHE = 0
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_USE_FSL = 1
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_TARGET = spartan6
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_RESET_MSR = "000000000000000"
WARNING:Xst:647 - Input <MEM_PVR_Select<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PVR> synthesized.

Synthesizing Unit <read_data_mux>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/read_data_mux_gti.vhd".
        C_USE_D_EXT = true
        C_USE_D_LMB = true
        C_USE_DCACHE = false
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <read_data_mux> synthesized.

Synthesizing Unit <DPLB_Interface>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/dplb_interface.vhd".
        C_DPLB_WIDTH = 32
        C_DELAYED_DATA_STROBE = false
        C_OUTPUT_DFFS = false
WARNING:Xst:647 - Input <DPLB_MRdWdAddr<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 1-bit register for signal <mem_access_completed>.
    Found 1-bit register for signal <DPLB_M_request>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.

Synthesizing Unit <instr_mux>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/instr_mux.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_I_EXT = true
        C_USE_ICACHE = false
        C_DEBUG_ENABLED = true
        C_USE_I_LMB = true
WARNING:Xst:647 - Input <ICache_data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <instr_mux> synthesized.

Synthesizing Unit <IPLB_Interface>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/iplb_interface.vhd".
        C_IPLB_DWIDTH = 32
WARNING:Xst:647 - Input <IPLB_MRdWdAddr<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <mem_access_completed>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.

Synthesizing Unit <Debug>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/debug.vhd".
        C_AREA_OPTIMIZED = 0
        C_USE_BARREL = 1
        C_USE_DIV = 0
        C_USE_HW_MUL = 1
        C_USE_FPU = 1
        C_USE_MSR_INSTR = 1
        C_USE_PCMP_INSTR = 1
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_FSL_LINKS = 0
        C_STREAM_INTERCONNECT = 0
        C_PVR = 0
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_MB_VERSION = "00010011"
        C_INTERCONNECT = 1
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_USE_ICACHE = 0
        C_ICACHE_USE_FSL = 1
        C_DCACHE_USE_WRITEBACK = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_DCACHE = 0
        C_DCACHE_USE_FSL = 1
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_TARGET = spartan6
        C_DATA_SIZE = 32
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
WARNING:Xst:647 - Input <MEM_Data_Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Write<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DataBus_Steered_Read_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ok_To_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Debug_control_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_status_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_data_rd_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Stop_CPU> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_stop_cpu_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_inhibit_ex_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_stop_instr_fetch_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_wb_gpr_wr_dbg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_stopping_allowed> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_pc_brk_insert> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_clean_stop_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_new_dbg_instr_shifting_CLK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_start_dbg_exec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_start_single_step> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_continue_from_brk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_force_stop_cmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_point_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_of_brki_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_pc_brk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_watchpoint_brk_hold> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_normal_stop_cmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_if_debug_ready_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_read_register_PC_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_read_register_MSR_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_capture_info> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 1-bit register for signal <force_stop_TClk>.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <normal_stop_TClk>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 24-bit register for signal <status_reg>.
    Found 1-bit register for signal <Status_Reg_Handle.stop_CPU_1>.
    Found 16-bit register for signal <Status_Reg_Handle.dbg_hit_1>.
    Found 1-bit register for signal <Status_Reg_Handle.dbg_brki_hit_1>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 9-bit register for signal <control_reg>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_1>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <normal_stop_cmd_i>.
    Found 1-bit register for signal <force_stop_cmd_i>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <if_debug_ready_i>.
    Found 7-bit register for signal <Detect_Commands.sample>.
    Found 7-bit register for signal <Detect_Commands.sample_1>.
    Found 1-bit register for signal <new_dbg_instr_shifting_CLK>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <start_single_step>.
    Found 2-bit register for signal <single_step_count>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <delay_slot_instr>.
    Found 1-bit register for signal <normal_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1>.
    Found 1-bit register for signal <force_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1>.
    Found 1-bit register for signal <watchpoint_brk_hold>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_brki_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.mem_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.mem_brki_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.wb_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.wb_brki_hit>.
    Found 16-bit register for signal <dbg_hit>.
    Found 1-bit register for signal <dbg_brki_hit>.
    Found 1-bit register for signal <dbg_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_dbg_pc_hit_i>.
    Found 1-bit register for signal <ex_dbg_pc_hit_single_step>.
    Found 1-bit register for signal <dbg_freeze_i>.
    Found 1-bit register for signal <dbg_stop_instr_fetch_i>.
    Found 1-bit register for signal <dbg_state_i>.
    Found 8-bit register for signal <shift_count>.
    Found 8-bit adder for signal <shift_count[7]_GND_720_o_add_0_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_720_o_GND_720_o_sub_40_OUT<1:0>> created at line 1308.
    Found 1-bit 14-to-1 multiplexer for signal <TDO_Config_Word> created at line 729.
    Found 1-bit 24-to-1 multiplexer for signal <TDO_Status_Reg> created at line 812.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 263 D-type flip-flop(s).
	inferred  50 Multiplexer(s).
Unit <Debug> synthesized.

Synthesizing Unit <address_hit>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/address_hit.vhd".
        C_TARGET = spartan6
        C_FIRST = true
        No_Bits = 32
    Summary:
	no macro.
Unit <address_hit> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "c:/xilinx/12.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/microblaze_v8_00_b/hdl/vhdl/mmu.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_DCACHE_USE_WRITEBACK = 0
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_READ = true
        C_MMU_TLB_WRITE = true
        C_MMU_ZONES = 16
        C_MMU_PARITY = false
WARNING:Xst:647 - Input <EX_Op1<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Write_DCache_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBSX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_potential_exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x48-bit single-port Read Only RAM                   : 1
 4x2-bit single-port Read Only RAM                     : 1
 8x2-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 23-bit adder                                          : 1
 25-bit addsub                                         : 1
 28-bit addsub                                         : 1
 8-bit adder                                           : 1
# Registers                                            : 418
 1-bit register                                        : 316
 10-bit register                                       : 4
 13-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 13
 23-bit register                                       : 1
 24-bit register                                       : 3
 25-bit register                                       : 3
 27-bit register                                       : 4
 3-bit register                                        : 5
 31-bit register                                       : 1
 32-bit register                                       : 33
 33-bit register                                       : 2
 4-bit register                                        : 6
 43-bit register                                       : 4
 5-bit register                                        : 8
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 10
 23-bit comparator greater                             : 1
 5-bit comparator equal                                : 9
# Multiplexers                                         : 373
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 229
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 46
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 13
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 2
 27-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 3
 43-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 85
 1-bit xor2                                            : 84
 2-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_Flow_gti>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal ex_op2 may hinder XST clustering optimizations.
Unit <Data_Flow_gti> synthesized (advanced).

Synthesizing (advanced) Unit <Debug>.
The following registers are absorbed into counter <shift_count>: 1 register on signal <shift_count>.
The following registers are absorbed into counter <single_step_count>: 1 register on signal <single_step_count>.
Unit <Debug> synthesized (advanced).

Synthesizing (advanced) Unit <Decode_gti>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n2270> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <of_instr<28:30>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decode_gti> synthesized (advanced).

Synthesizing (advanced) Unit <FPU_ADDSUB>.
INFO:Xst:1621 - HDL ADVISOR - RAM described by signal <Mram__n0269> will be implemented with distributed resources as you have requested. Please note however that your coding style is also appropriate for block RAM implementation if you have such resources left on the selected device.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 48-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MEM_Exp_absAsubB_2<4:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <mem_sticky_mask_3_cmb> |          |
    -----------------------------------------------------------------------
Unit <FPU_ADDSUB> synthesized (advanced).

Synthesizing (advanced) Unit <jump_logic>.
INFO:Xst:3048 - The small RAM <Mram__n0158> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OF_instr<8:9>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0167> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OF_instr>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <jump_logic> synthesized (advanced).

Synthesizing (advanced) Unit <PC_Module_gti>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<31>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<30>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<29>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<28>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<27>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<26>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<25>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<24>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<23>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<22>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<21>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<20>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<19>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<18>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<17>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<16>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<15>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<14>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<13>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<12>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<11>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<10>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<9>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<8>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<7>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<6>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<5>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<4>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<3>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<2>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<1>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<0>>.
Unit <PC_Module_gti> synthesized (advanced).

Synthesizing (advanced) Unit <PreFetch_Buffer_gti>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<42>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<41>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<40>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<39>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<38>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<37>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<36>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<35>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<34>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<33>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<32>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<31>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<30>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<29>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<28>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<27>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<26>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<25>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<24>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<23>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<22>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<21>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<20>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<19>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<18>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<17>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<16>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<15>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<14>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<13>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<12>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<11>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<10>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<9>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<8>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<7>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<6>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<5>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<4>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<3>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<2>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<1>>.
	Found 4-bit dynamic shift register for signal <Using_FPGA_Buffers_Mux.srl16<0>>.
Unit <PreFetch_Buffer_gti> synthesized (advanced).
WARNING:Xst:2677 - Node <control_reg_7> of sequential type is unconnected in block <Debug>.
WARNING:Xst:2677 - Node <control_reg_6> of sequential type is unconnected in block <Debug>.
WARNING:Xst:2677 - Node <control_reg_2> of sequential type is unconnected in block <Debug>.
WARNING:Xst:2677 - Node <control_reg_1> of sequential type is unconnected in block <Debug>.
WARNING:Xst:2677 - Node <Use_FPU.mem_Exp_Res_5_2> of sequential type is unconnected in block <Fpu>.
WARNING:Xst:2677 - Node <Use_FPU.mem_Exp_Res_5_1> of sequential type is unconnected in block <Fpu>.
WARNING:Xst:2677 - Node <wb_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_23> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_22> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_20> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_19> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_18> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_17> of sequential type is unconnected in block <msr_reg_gti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x48-bit single-port distributed Read Only RAM       : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 8x2-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 23-bit adder                                          : 1
 25-bit addsub                                         : 1
 28-bit addsub                                         : 1
 8-bit adder                                           : 2
# Counters                                             : 2
 2-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 2102
 Flip-Flops                                            : 2102
# Shift Registers                                      : 75
 4-bit dynamic shift register                          : 75
# Comparators                                          : 10
 23-bit comparator greater                             : 1
 5-bit comparator equal                                : 9
# Multiplexers                                         : 372
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 232
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 46
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 2
 27-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 84
 1-bit xor2                                            : 83
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_reg_21> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_2> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_3> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_4> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_5> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_6> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_7> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_8> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_9> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_10> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_11> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_12> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_13> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_14> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_15> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_1> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_2> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_3> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_4> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_5> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_6> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_7> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_8> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_9> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_10> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_11> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_12> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_13> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_14> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Status_Reg_Handle.dbg_hit_1_15> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_1> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_3> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_5> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_6> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_7> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_8> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_9> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_10> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_11> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_12> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_13> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_14> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_15> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ex_Write_DCache_decode> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Write_ICache_i> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_potential_exception> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EX_Div_Unsigned> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_PVR_Select_0> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_PVR_Select_1> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_PVR_Select_2> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_PVR_Select_3> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Sel_SPR_BTR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Sel_SPR_PVR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Sel_SPR_EDR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Sel_SPR_EAR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ex_Sel_SPR_ESR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEM_DataBus_Exclusive> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_clr_ESR_l> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WB_Sel_SPR_BTR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WB_Sel_SPR_EDR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WB_Sel_SPR_EAR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WB_Sel_SPR_ESR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSL_Will_Dbg_Break> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_potential_exception_i> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEM_PVR_Select_0> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEM_PVR_Select_1> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEM_PVR_Select_2> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEM_PVR_Select_3> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Sel_SPR_BTR_I> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Sel_SPR_PVR_I> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Sel_SPR_EDR_I> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Sel_SPR_EAR_I> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Sel_SPR_ESR_I> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_Write_DCache> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_Write_DCache_i> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WB_Sel_SPR_PVR> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ex_write_icache_done> of sequential type is unconnected in block <Decode_gti>.
WARNING:Xst:1710 - FF/Latch <mem_MantA_3_34> (without init value) has a constant value of 0 in block <FPU_ADDSUB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_MantA_3_33> (without init value) has a constant value of 0 in block <FPU_ADDSUB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_MantA_3_32> (without init value) has a constant value of 0 in block <FPU_ADDSUB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch mem_D_8 hinder the constant cleaning in the block FPU_DIV.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mem_D_7> has a constant value of 0 in block <FPU_DIV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WB_ESR_i_27> (without init value) has a constant value of 0 in block <exception_registers_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WB_ESR_27> (without init value) has a constant value of 0 in block <exception_registers_gti>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_1> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_26> 
INFO:Xst:2261 - The FF/Latch <WB_Quadlet_Access> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <WB_Word_Access> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_25> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_10> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_5> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_1> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_9> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_3> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_4> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_0> 
INFO:Xst:2261 - The FF/Latch <ex_valid> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_valid_jump> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_8> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_2> 
INFO:Xst:2261 - The FF/Latch <EX_Arith_Shift> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Op_22> 
INFO:Xst:2261 - The FF/Latch <wb_read_msb_doublet_sel> in Unit <Byte_Doublet_Handle_gti> is equivalent to the following FF/Latch, which will be removed : <wb_read_lsb_1_sel_1> 
INFO:Xst:2261 - The FF/Latch <Use_FPU.mem_MantB_2_29> in Unit <Fpu> is equivalent to the following FF/Latch, which will be removed : <Use_FPU.mem_op1_29> 
INFO:Xst:2261 - The FF/Latch <Use_FPU.mem_MantB_2_28> in Unit <Fpu> is equivalent to the following FF/Latch, which will be removed : <Use_FPU.mem_op1_28> 
INFO:Xst:2261 - The FF/Latch <Use_FPU.mem_MantB_2_27> in Unit <Fpu> is equivalent to the following FF/Latch, which will be removed : <Use_FPU.mem_op1_27> 
INFO:Xst:2261 - The FF/Latch <Use_FPU.mem_MantB_2_31> in Unit <Fpu> is equivalent to the following FF/Latch, which will be removed : <Use_FPU.mem_op1_31> 
INFO:Xst:2261 - The FF/Latch <Use_FPU.mem_MantB_2_30> in Unit <Fpu> is equivalent to the following FF/Latch, which will be removed : <Use_FPU.mem_op1_30> 
WARNING:Xst:2677 - Node <Performance.wb_dlmb_data_strobe> of sequential type is unconnected in block <MicroBlaze>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><41>> <Mshreg_ibuffer<2><19>> are equivalent, XST will keep only <Mshreg_ibuffer<2><41>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><42>> <Mshreg_ibuffer<2><20>> are equivalent, XST will keep only <Mshreg_ibuffer<2><42>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><38>> <Mshreg_ibuffer<2><16>> are equivalent, XST will keep only <Mshreg_ibuffer<2><38>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><40>> <Mshreg_ibuffer<2><18>> are equivalent, XST will keep only <Mshreg_ibuffer<2><40>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><39>> <Mshreg_ibuffer<2><17>> are equivalent, XST will keep only <Mshreg_ibuffer<2><39>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><35>> <Mshreg_ibuffer<2><13>> are equivalent, XST will keep only <Mshreg_ibuffer<2><35>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><37>> <Mshreg_ibuffer<2><15>> are equivalent, XST will keep only <Mshreg_ibuffer<2><37>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><36>> <Mshreg_ibuffer<2><14>> are equivalent, XST will keep only <Mshreg_ibuffer<2><36>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><34>> <Mshreg_ibuffer<2><12>> are equivalent, XST will keep only <Mshreg_ibuffer<2><34>>.
INFO:Xst:2146 - In block <PreFetch_Buffer_gti>, Shifter <Mshreg_ibuffer<2><33>> <Mshreg_ibuffer<2><11>> are equivalent, XST will keep only <Mshreg_ibuffer<2><33>>.
WARNING:Xst:1710 - FF/Latch <Use_FPU.mem_Res_Type_3_4> (without init value) has a constant value of 0 in block <Fpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Use_FPU.mem_Res_Type_3_3> (without init value) has a constant value of 0 in block <Fpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Use_FPU.mem_Res_Type_4_4> (without init value) has a constant value of 0 in block <Fpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Use_FPU.mem_Res_Type_4_3> (without init value) has a constant value of 0 in block <Fpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance Using_DSP48A.dsp_module_I4/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit FPU_MUL of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Using_DSP48A.dsp_module_I2/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit FPU_MUL of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Using_DSP48A.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit FPU_MUL of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Using_DSP48A.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit FPU_MUL of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Using_DSP48A.dsp_module_I5/Using_DSP48A.P_plus_C_Mode.DSP48A_I1 in unit FPU_MUL of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit mul_unit of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1 in unit mul_unit of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1 in unit mul_unit of type DSP48A has been replaced by DSP48A1

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <MicroBlaze> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <Debug> ...

Optimizing unit <address_hit> ...

Optimizing unit <Decode_gti> ...

Optimizing unit <PreFetch_Buffer_gti> ...

Optimizing unit <PC_Module_gti> ...

Optimizing unit <jump_logic> ...

Optimizing unit <Data_Flow_gti> ...

Optimizing unit <Register_File_gti> ...

Optimizing unit <Operand_Select_gti> ...

Optimizing unit <ALU> ...

Optimizing unit <ALU_Bit_2> ...

Optimizing unit <Byte_Doublet_Handle_gti> ...

Optimizing unit <Shift_Logic_Module_gti> ...

Optimizing unit <carry_equal> ...

Optimizing unit <Fpu> ...

Optimizing unit <FPU_ADDSUB> ...

Optimizing unit <find_first_bit> ...

Optimizing unit <FPU_MUL> ...

Optimizing unit <FPU_DIV> ...

Optimizing unit <carry_compare_1> ...

Optimizing unit <carry_compare_const> ...

Optimizing unit <carry_compare_2> ...

Optimizing unit <exception_registers_gti> ...

Optimizing unit <mux_bus> ...

Optimizing unit <mul_unit> ...

Optimizing unit <Barrel_Shifter_gti> ...

Optimizing unit <Data_Flow_Logic> ...

Optimizing unit <msr_reg_gti> ...

Optimizing unit <Zero_Detect_gti> ...
WARNING:Xst:1293 - FF/Latch <microblaze_0/Performance.Decode_I/ex_Instr_Excep_combo> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/MEM_Jump_handling.ex_bt_hit_hold> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/mem_jump_hit> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/Trace_WB_Jump_Hit> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_SPR_FSR> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/wb_is_fpu_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/wb_is_mul_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_DataBus_Read_Data> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_load_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_fpu_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_mul_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_div_instr_I> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_bs_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Logic_Sel> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Sign_Extend_Sel> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_Take_Intr_or_Exc_keep> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_MEM_Res> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_SW_Instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Quadlet_Access> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_word_access> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_store_instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Decode_I/mem_byte_access> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Decode_I/mem_doublet_access> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access> 
Found area constraint ratio of 100 (+ 0) on block microblaze_0_wrapper, actual ratio is 11.
FlipFlop microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_add_mant_3 has been replicated 1 time(s)
FlipFlop microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay has been replicated 1 time(s)
FlipFlop microblaze_0/Performance.Decode_I/ex_Take_Intr_or_Exc has been replicated 1 time(s)
FlipFlop microblaze_0/Performance.Decode_I/wb_exception_i has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <microblaze_0_wrapper> :
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_0>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_1>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_2>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_5>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_6>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_7>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_1>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_2>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_3>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_4>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_5>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_6>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_7>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_8>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_9>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_4_10>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4>.
	Found 2-bit shift register for signal <microblaze_0/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_2>.
Unit <microblaze_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1683
 Flip-Flops                                            : 1683
# Shift Registers                                      : 21
 2-bit shift register                                  : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : microblaze_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2760
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 63
#      LUT2                        : 112
#      LUT3                        : 561
#      LUT4                        : 184
#      LUT5                        : 377
#      LUT6                        : 766
#      MULT_AND                    : 12
#      MUXCY                       : 127
#      MUXCY_L                     : 180
#      MUXF7                       : 142
#      VCC                         : 1
#      XORCY                       : 217
# FlipFlops/Latches                : 1704
#      FD                          : 183
#      FDCE                        : 6
#      FDE                         : 354
#      FDR                         : 343
#      FDRE                        : 784
#      FDS                         : 2
#      FDSE                        : 32
# RAMS                             : 16
#      RAM32M                      : 16
# Shift Registers                  : 106
#      SRL16E                      : 12
#      SRLC16E                     : 94
# DSPs                             : 8
#      DSP48A1                     : 8
# Others                           : 80
#      AND2B1L                     : 1
#      LUT6_2                      : 79

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1704  out of  54576     3%  
 Number of Slice LUTs:                 2329  out of  27288     8%  
    Number used as Logic:              2159  out of  27288     7%  
    Number used as Memory:              170  out of   6408     2%  
       Number used as RAM:               64
       Number used as SRL:              106

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3006
   Number with an unused Flip Flop:    1302  out of   3006    43%  
   Number with an unused LUT:           677  out of   3006    22%  
   Number of fully used LUT-FF pairs:  1027  out of   3006    34%  
   Number of unique control sets:        55

IO Utilization: 
 Number of IOs:                        4008
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:
 Number of DSP48A1s:                      8  out of     58    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Trace_Data_Byte_Enable_0)                                 | 1685  |
DBG_CLK                            | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Use_SRL16.SRL16E_4)| 138   |
DBG_UPDATE                         | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/command_reg_0)     | 11    |
-----------------------------------+-----------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.676ns (Maximum Frequency: 103.348MHz)
   Minimum input arrival time before clock: 5.950ns
   Maximum output required time after clock: 7.161ns
   Maximum combinational path delay: 5.390ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 9.676ns (frequency: 103.348MHz)
  Total number of paths / destination ports: 192506 / 4420
-------------------------------------------------------------------------
Delay:               9.676ns (Levels of Logic = 7)
  Source:            microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4 (FF)
  Destination:       microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4 to microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.633   1.421  microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4 (microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4)
     LUT6:I0->O            1   0.373   0.682  microblaze_0/Performance.Decode_I/of_op2_read_addr[0]_wb_gpr_write_addr[0]_equal_29_o5_SW0 (N20)
     LUT5:I4->O            2   0.373   1.014  microblaze_0/Performance.Decode_I/of_op2_read_addr[0]_wb_gpr_write_addr[0]_equal_29_o5 (microblaze_0/Performance.Decode_I/of_op2_read_addr[0]_wb_gpr_write_addr[0]_equal_29_o)
     LUT6:I3->O            2   0.373   0.726  microblaze_0/Performance.Decode_I/OF_Op2_Sel<1>_SW0 (N10)
     LUT5:I4->O            2   0.373   0.726  microblaze_0/Performance.Decode_I/OF_Op2_Sel<1>_1 (microblaze_0/Performance.Decode_I/OF_Op2_Sel<1>)
     LUT5:I4->O           11   0.373   1.039  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op21511 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/N20)
     LUT6:I5->O            1   0.373   0.682  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op28_SW0 (N48)
     LUT6:I5->O            1   0.373   0.000  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op28 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_op2<12>)
     FDRE:D                    0.142          microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12
    ----------------------------------------
    Total                      9.676ns (3.386ns logic, 6.290ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 3.277ns (frequency: 305.157MHz)
  Total number of paths / destination ports: 193 / 161
-------------------------------------------------------------------------
Delay:               3.277ns (Levels of Logic = 7)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 (FF)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7 (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 to microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.633   1.403  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2)
     LUT1:I0->O            1   0.373   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<2>_rt (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<2>_rt)
     MUXCY:S->O            1   0.330   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.032   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.032   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.032   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.032   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.269   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Result<7>)
     FDR:D                     0.142          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.277ns (1.874ns logic, 1.403ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 1847 / 1479
-------------------------------------------------------------------------
Offset:              5.950ns (Levels of Logic = 5)
  Source:            IREADY (PAD)
  Destination:       microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0 (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: IREADY to microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.373   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.A_N1 (microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.330   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_Debug.iside_data_strobe_combined)
     MUXCY_L:CI->LO        1   0.032   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_Debug.iside_data_strobe_combined2)
     MUXCY_L:CI->LO       83   0.332   2.077  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/Performance.ib_ready)
     LUT2:I1->O           65   0.373   1.936  microblaze_0/Performance.Decode_I/if_ready1 (microblaze_0/Performance.Decode_I/if_ready)
     SRLC16E:CE                0.358          microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0
    ----------------------------------------
    Total                      5.950ns (1.936ns logic, 4.013ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 132 / 62
-------------------------------------------------------------------------
Offset:              3.221ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<0> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<0> to microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            4   0.364   0.804  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En31 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            8   0.373   0.943  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/which_pc1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/which_pc)
     SRLC16E:CE                0.358          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I
    ----------------------------------------
    Total                      3.221ns (1.474ns logic, 1.747ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_UPDATE'
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Offset:              3.387ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<0> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/single_Step_TClk (FF)
  Destination Clock: DBG_UPDATE rising

  Data Path: DBG_REG_EN<0> to microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/single_Step_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            4   0.364   0.804  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En31 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.373   0.975  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.492          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk_TClk
    ----------------------------------------
    Total                      3.387ns (1.608ns logic, 1.779ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 6001 / 399
-------------------------------------------------------------------------
Offset:              6.842ns (Levels of Logic = 5)
  Source:            microblaze_0/Performance.Decode_I/wb_exception_kind_i_29 (FF)
  Destination:       I_AS (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/wb_exception_kind_i_29 to I_AS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.633   1.625  microblaze_0/Performance.Decode_I/wb_exception_kind_i_29 (microblaze_0/Performance.Decode_I/wb_exception_kind_i_29)
     LUT6:I0->O            2   0.373   0.726  microblaze_0/Performance.Decode_I/wb_dbg_exception1_1 (microblaze_0/Performance.Decode_I/wb_dbg_exception1)
     LUT2:I1->O            1   0.373   0.000  microblaze_0/Performance.Using_Debug.dbg_freeze_n1 (microblaze_0/Performance.Using_Debug.dbg_freeze_n)
     MUXCY_L:S->LO         1   0.330   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_Debug.iside_data_strobe_combined2)
     MUXCY_L:CI->LO       83   0.332   2.077  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/Performance.ib_ready)
     LUT6:I5->O            3   0.373   0.000  microblaze_0/Performance.Decode_I/ib_addr_strobe_i1 (I_AS)
    ----------------------------------------
    Total                      6.842ns (2.414ns logic, 4.428ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 159 / 1
-------------------------------------------------------------------------
Offset:              7.161ns (Levels of Logic = 4)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.633   2.004  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_2)
     LUT6:I1->O            1   0.373   1.060  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO4 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO3)
     LUT6:I2->O            1   0.364   0.682  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO5 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO4)
     LUT3:I2->O            1   0.373   1.299  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO6 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO5)
     LUT6:I0->O            0   0.373   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO23 (DBG_TDO)
    ----------------------------------------
    Total                      7.161ns (2.116ns logic, 5.045ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 30 / 11
-------------------------------------------------------------------------
Delay:               5.390ns (Levels of Logic = 4)
  Source:            DBG_REG_EN<4> (PAD)
  Destination:       DBG_TDO (PAD)

  Data Path: DBG_REG_EN<4> to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.373   1.299  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO)
     LUT6:I0->O            1   0.373   0.682  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO5 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO4)
     LUT3:I2->O            1   0.373   1.299  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO6 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO5)
     LUT6:I0->O            0   0.373   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO23 (DBG_TDO)
    ----------------------------------------
    Total                      5.390ns (2.110ns logic, 3.280ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DBG_CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DBG_CLK           |    3.277|         |         |         |
DCACHE_FSL_OUT_CLK|    3.355|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DBG_UPDATE
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DBG_CLK           |    1.578|         |         |         |
DCACHE_FSL_OUT_CLK|    2.149|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCACHE_FSL_OUT_CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DBG_CLK           |    6.391|         |         |         |
DBG_UPDATE        |    4.825|         |         |         |
DCACHE_FSL_OUT_CLK|    9.676|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.53 secs
 
--> 

Total memory usage is 290224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  829 (   0 filtered)
Number of infos    :  127 (   0 filtered)

