SCHM0103

HEADER
{
 FREEID 878
 VARIABLES
 {
  #ARCHITECTURE="TMI_LL_HISTOGRAM_1024_TOP"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="TMI_LL_HISTOGRAM_1024_TOP"
  #LANGUAGE="VHDL"
  AUTHOR="Unknown"
  COMPANY="Unknown"
  CREATIONDATE="5/19/2011"
  PAGECOUNT="2"
  TITLE="TMI_LL_HISTOGRAM_1024_TOP"
 }
 SYMBOL "common_hdl" "LocalLink_Fifo" "LocalLink_Fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="FifoSize:INTEGER:=63"
    #GENERIC1="Latency:INTEGER:=32"
    #GENERIC2="ASYNC:BOOLEAN:=true"
    #HDL_ENTRIES=
"library STD,WORK,IEEE;\n"+
"use STD.STANDARD.all,work.Telops.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1306257950"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,240)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,147,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,147,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,103,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (226,190,275,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,170,275,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,101,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,105,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,210,275,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="RX_LL_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_LL_MOSI"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="RX_LL_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_LL_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_RX"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FULL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="TX_LL_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_LL_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WR_ERR"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_TX"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="TX_LL_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_LL_MOSI"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (300,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="EMPTY"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "common_hdl" "double_sync" "double_sync"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="INIT_VALUE:BIT:='0'"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1306258776"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,41,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,92,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,65,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="D"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Q"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "common_hdl" "double_sync_vector" "double_sync_vector"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1306258867"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,41,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,65,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="D"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Q"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ll_tmi_histogram_1024" "ll_tmi_histogram_1024"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,COMMON_HDL;\n"+
"use ieee.std_logic_1164.all,common_hdl.Telops.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1306258515"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,320,360)
    FREEID 21
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,340)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,105,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,190,295,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,98,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,146,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,114,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,114,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,30,295,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,230,295,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,70,295,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (320,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="HISTOGRAM_RDY"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LL_CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLEAR_MEM"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_LL_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_LL_MOSI"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="TMI_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_TMI_MOSI_A10_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TIMESTAMP(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="TMI_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_TMI_MISO_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "TMI_aFifo_a10_d21" "TMI_aFifo_a10_d21"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="ALEN:NATURAL:=10"
    #GENERIC1="DLEN:NATURAL:=21"
    #HDL_ENTRIES=
"library STD,COMMON_HDL,IEEE;\n"+
"use STD.STANDARD.all,common_hdl.Telops.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1306253233"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,240)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (153,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (153,70,255,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,116,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,124,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,124,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,113,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,105,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="MST_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_TMI_MOSI_A10_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="MST_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_TMI_MISO_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MST_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="SLV_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_TMI_MOSI_A10_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="SLV_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_TMI_MISO_D21"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SLV_CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ll_tmi_histogram_1024"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="ll_tmi_histogram_1024"
   }
   COORD (1000,440)
   VERTEXES ( (2,150), (8,156), (6,227), (4,326), (16,336), (12,774), (10,782), (14,789), (18,797) )
   PINPROP 10,"#PIN_STATE","0"
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1000,384,1039,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1
  }
  TEXT  6, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1000,800,1297,835)
   MARGINS (1,1)
   PARENT 1
  }
  VHDLDESIGNUNITHDR  10, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"library common_hdl;\n"+
"use common_hdl.telops.all;"
   RECT (200,200,600,400)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="RX_MOSI"
    #SYMBOL="BusInput"
    #VHDL_TYPE="T_LL_MOSI"
   }
   COORD (360,480)
   VERTEXES ( (2,758) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (179,463,309,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20
  }
  INSTANCE  32, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="RX_MISO"
    #SYMBOL="BusInput"
    #VHDL_TYPE="T_LL_MISO"
   }
   COORD (360,520)
   VERTEXES ( (2,760) )
  }
  TEXT  33, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (179,503,309,538)
   ALIGN 6
   MARGINS (1,1)
   PARENT 32
  }
  INSTANCE  65, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="LL_CLK"
    #SYMBOL="Input"
   }
   COORD (1000,620)
   VERTEXES ( (2,228) )
  }
  TEXT  66, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,603,949,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 65
  }
  NET WIRE  70, 0, 0
  INSTANCE  77, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ARESET"
    #SYMBOL="Input"
   }
   COORD (1000,660)
   VERTEXES ( (2,151) )
  }
  TEXT  78, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (831,643,949,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 77
  }
  NET WIRE  82, 0, 0
  INSTANCE  106, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clear_mem"
    #SYMBOL="Input"
   }
   COORD (1000,580)
   VERTEXES ( (2,157) )
  }
  TEXT  107, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (801,563,949,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 106
  }
  NET WIRE  111, 0, 0
  VTX  150, 0, 0
  {
   COORD (1000,660)
  }
  VTX  151, 0, 0
  {
   COORD (1000,660)
  }
  WIRE  152, 0, 0
  {
   NET 82
   VTX 150, 151
  }
  VTX  156, 0, 0
  {
   COORD (1000,580)
  }
  VTX  157, 0, 0
  {
   COORD (1000,580)
  }
  WIRE  158, 0, 0
  {
   NET 111
   VTX 156, 157
  }
  INSTANCE  159, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="TMI_aFifo_a10_d21"
    #IMPL="RTL"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="TMI_aFifo_a10_d21"
   }
   COORD (1520,440)
   VERTEXES ( (12,598), (6,592), (14,600), (8,790), (10,798), (2,809), (4,816) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  160, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1520,404,1559,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 159
  }
  TEXT  161, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1520,680,1780,715)
   MARGINS (1,1)
   PARENT 159
  }
  INSTANCE  162, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="LocalLink_Fifo"
    #LIBRARY="common_hdl"
    #REFERENCE="U6"
    #SYMBOL="LocalLink_Fifo"
   }
   COORD (480,440)
   VERTEXES ( (2,759), (4,761), (14,765), (6,763), (18,767), (16,773), (10,781) )
   PINPROP 18,"#PIN_STATE","0"
  }
  TEXT  163, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (480,404,519,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 162
  }
  TEXT  164, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (480,680,670,715)
   MARGINS (1,1)
   PARENT 162
  }
  NET WIRE  187, 0, 0
  {
   VARIABLES
   {
    #NAME="LL_CLK"
   }
  }
  TEXT  188, 0, 0
  {
   TEXT "$#NAME"
   RECT (387,590,474,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 771
  }
  TEXT  197, 0, 0
  {
   TEXT "$#NAME"
   RECT (387,610,474,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 770
  }
  NET WIRE  206, 0, 0
  {
   VARIABLES
   {
    #NAME="ARESET"
   }
  }
  TEXT  207, 0, 0
  {
   TEXT "$#NAME"
   RECT (382,630,478,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 772
  }
  VTX  227, 0, 0
  {
   COORD (1000,620)
  }
  VTX  228, 0, 0
  {
   COORD (1000,620)
  }
  WIRE  229, 0, 0
  {
   NET 70
   VTX 227, 228
  }
  TEXT  249, 0, 0
  {
   TEXT "$#NAME"
   RECT (1427,570,1514,599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 606
  }
  TEXT  259, 0, 0
  {
   TEXT "$#NAME"
   RECT (1427,590,1514,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 603
  }
  TEXT  268, 0, 0
  {
   TEXT "$#NAME"
   RECT (1422,630,1518,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 607
  }
  INSTANCE  287, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="double_sync"
    #LIBRARY="common_hdl"
    #REFERENCE="U2"
    #SYMBOL="double_sync"
   }
   COORD (1500,740)
   VERTEXES ( (6,479), (8,481), (2,662), (4,723) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  288, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1500,704,1539,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 287
  }
  TEXT  292, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1500,900,1664,935)
   MARGINS (1,1)
   PARENT 287
  }
  VTX  326, 0, 0
  {
   COORD (1320,640)
  }
  VTX  327, 0, 0
  {
   COORD (1380,640)
  }
  WIRE  329, 0, 0
  {
   NET 726
   VTX 326, 327
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  332, 0, 0
  {
   TEXT "$#NAME"
   RECT (1329,610,1372,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 329
  }
  VTX  336, 0, 0
  {
   COORD (1320,680)
  }
  VTX  337, 0, 0
  {
   COORD (1380,680)
  }
  BUS  339, 0, 0
  {
   NET 341
   VTX 336, 337
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  341, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="time(31:0)"
   }
  }
  TEXT  342, 0, 0
  {
   TEXT "$#NAME"
   RECT (1296,650,1405,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 339
  }
  TEXT  369, 0, 0
  {
   TEXT "$#NAME"
   RECT (1402,790,1498,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 488
  }
  TEXT  378, 0, 0
  {
   TEXT "$#NAME"
   RECT (1407,830,1494,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 489
  }
  TEXT  397, 0, 0
  {
   TEXT "$#NAME"
   RECT (1407,990,1494,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 490
  }
  INSTANCE  407, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="double_sync_vector"
    #LIBRARY="common_hdl"
    #REFERENCE="U3"
    #SYMBOL="double_sync_vector"
   }
   COORD (1500,940)
   VERTEXES ( (2,485), (6,483), (4,858) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  408, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1500,904,1539,939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 407
  }
  TEXT  412, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1500,1060,1758,1095)
   MARGINS (1,1)
   PARENT 407
  }
  TEXT  425, 0, 0
  {
   TEXT "$#NAME"
   RECT (1376,950,1485,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 491
  }
  VTX  479, 0, 0
  {
   COORD (1500,820)
  }
  VTX  480, 0, 0
  {
   COORD (1400,820)
  }
  VTX  481, 0, 0
  {
   COORD (1500,860)
  }
  VTX  482, 0, 0
  {
   COORD (1400,860)
  }
  VTX  483, 0, 0
  {
   COORD (1500,1020)
  }
  VTX  484, 0, 0
  {
   COORD (1400,1020)
  }
  VTX  485, 0, 0
  {
   COORD (1500,980)
  }
  VTX  486, 0, 0
  {
   COORD (1400,980)
  }
  WIRE  488, 0, 0
  {
   NET 206
   VTX 479, 480
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  489, 0, 0
  {
   NET 187
   VTX 481, 482
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  490, 0, 0
  {
   NET 187
   VTX 483, 484
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  491, 0, 0
  {
   NET 341
   VTX 485, 486
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  501, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MST_MISO"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="T_TMI_MISO_D21"
   }
   COORD (1880,520)
   VERTEXES ( (2,817) )
  }
  TEXT  502, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1932,503,2083,538)
   ALIGN 4
   MARGINS (1,1)
   PARENT 501
  }
  INSTANCE  554, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MST_MOSI"
    #SYMBOL="BusInput"
   }
   COORD (1880,480)
   ORIENTATION 2
   VERTEXES ( (2,810) )
  }
  TEXT  555, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1931,463,2082,498)
   ALIGN 4
   MARGINS (1,1)
   PARENT 554
   ORIENTATION 2
  }
  VTX  591, 0, 0
  {
   COORD (1440,620)
  }
  VTX  592, 0, 0
  {
   COORD (1520,620)
  }
  VTX  597, 0, 0
  {
   COORD (1440,600)
  }
  VTX  598, 0, 0
  {
   COORD (1520,600)
  }
  VTX  599, 0, 0
  {
   COORD (1440,660)
  }
  VTX  600, 0, 0
  {
   COORD (1520,660)
  }
  WIRE  603, 0, 0
  {
   NET 187
   VTX 591, 592
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  606, 0, 0
  {
   NET 187
   VTX 597, 598
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  607, 0, 0
  {
   NET 206
   VTX 599, 600
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  615, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="TIMESTAMP(31:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1720,980)
   VERTEXES ( (2,859) )
  }
  TEXT  616, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1772,963,2017,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 615
  }
  INSTANCE  628, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="HIST_RDY"
    #SYMBOL="Output"
   }
   COORD (1740,780)
   VERTEXES ( (2,724) )
  }
  TEXT  629, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1792,763,1937,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 628
  }
  NET WIRE  633, 0, 0
  TEXT  660, 0, 0
  {
   TEXT "$#NAME"
   RECT (1449,750,1492,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 663
  }
  VTX  661, 0, 0
  {
   COORD (1440,780)
  }
  VTX  662, 0, 0
  {
   COORD (1500,780)
  }
  WIRE  663, 0, 0
  {
   NET 726
   VTX 661, 662
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  723, 0, 0
  {
   COORD (1660,780)
  }
  VTX  724, 0, 0
  {
   COORD (1740,780)
  }
  WIRE  725, 0, 0
  {
   NET 633
   VTX 723, 724
  }
  NET WIRE  726, 0, 0
  {
   VARIABLES
   {
    #NAME="Hist"
   }
  }
  NET RECORD  744, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD744"
    #VHDL_TYPE="T_LL_MISO"
   }
  }
  NET RECORD  751, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD751"
    #VHDL_TYPE="T_LL_MOSI"
   }
  }
  VTX  758, 0, 0
  {
   COORD (360,480)
  }
  VTX  759, 0, 0
  {
   COORD (480,480)
  }
  VTX  760, 0, 0
  {
   COORD (360,520)
  }
  VTX  761, 0, 0
  {
   COORD (480,520)
  }
  VTX  762, 0, 0
  {
   COORD (400,640)
  }
  VTX  763, 0, 0
  {
   COORD (480,640)
  }
  VTX  764, 0, 0
  {
   COORD (400,620)
  }
  VTX  765, 0, 0
  {
   COORD (480,620)
  }
  VTX  766, 0, 0
  {
   COORD (400,660)
  }
  VTX  767, 0, 0
  {
   COORD (480,660)
  }
  RECORD  768, 0, 0
  {
   NET 751
   VTX 758, 759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  769, 0, 0
  {
   NET 744
   VTX 760, 761
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  770, 0, 0
  {
   NET 187
   VTX 762, 763
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  771, 0, 0
  {
   NET 187
   VTX 764, 765
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  772, 0, 0
  {
   NET 206
   VTX 766, 767
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  773, 0, 0
  {
   COORD (780,480)
  }
  VTX  774, 0, 0
  {
   COORD (1000,480)
  }
  NET RECORD  775, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD775"
    #VHDL_TYPE="T_LL_MOSI"
   }
  }
  RECORD  776, 0, 0
  {
   NET 775
   VTX 773, 774
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  781, 0, 0
  {
   COORD (780,520)
  }
  VTX  782, 0, 0
  {
   COORD (1000,520)
  }
  NET RECORD  783, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD783"
    #VHDL_TYPE="T_LL_MISO"
   }
  }
  RECORD  784, 0, 0
  {
   NET 783
   VTX 781, 782
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  789, 0, 0
  {
   COORD (1320,480)
  }
  VTX  790, 0, 0
  {
   COORD (1520,480)
  }
  NET RECORD  791, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD791"
    #VHDL_TYPE="T_TMI_MOSI_A10_D21"
   }
  }
  RECORD  792, 0, 0
  {
   NET 791
   VTX 789, 790
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  797, 0, 0
  {
   COORD (1320,520)
  }
  VTX  798, 0, 0
  {
   COORD (1520,520)
  }
  NET RECORD  799, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD799"
    #VHDL_TYPE="T_TMI_MISO_D21"
   }
  }
  RECORD  800, 0, 0
  {
   NET 799
   VTX 797, 798
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  805, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD805"
    #VHDL_TYPE="T_TMI_MOSI_A10_D21"
   }
  }
  VTX  809, 0, 0
  {
   COORD (1800,480)
  }
  VTX  810, 0, 0
  {
   COORD (1880,480)
  }
  RECORD  811, 0, 0
  {
   NET 805
   VTX 809, 810
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  812, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD812"
    #VHDL_TYPE="T_TMI_MISO_D21"
   }
  }
  VTX  816, 0, 0
  {
   COORD (1800,520)
  }
  VTX  817, 0, 0
  {
   COORD (1880,520)
  }
  RECORD  818, 0, 0
  {
   NET 812
   VTX 816, 817
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  857, 0, 0
  VTX  858, 0, 0
  {
   COORD (1660,980)
  }
  VTX  859, 0, 0
  {
   COORD (1720,980)
  }
  BUS  860, 0, 0
  {
   NET 857
   VTX 858, 859
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1286242734"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  861, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1266,1257,1319)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  862, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1314,1262,1984,1322)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  863, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1138,1326,1209,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  864, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1311,1322,1981,1382)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  865, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1340,1140,1635,1241)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  866, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1138,1444,1217,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  867, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  868, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (1136,1384,1264,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  869, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (1310,1394,1970,1429)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  BMPPICT  870, 0, 0
  {
   PAGEALIGN 10
   RECT (1140,1140,1260,1240)
   TEXT
   "KAAAADAAAAAsAAAAAQAYAAAAAADCGAAAEgsAABILAAAAAAAAAAAAAP////////////////////////////////////////////////////////////////////////38+fXt1e3gtufWoN/Hfta2WNKxSdGvP9KwQdS0S9i6Wt7GderapfXu1v79+/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////379+3guuHIi97BgeHFjeTLmuXNnuXMnOLIkt/ChNm5bdKtTcujLMWaEMKVAMedFNW3TuXTkvjy4P/////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fHlxufSouzaufPo1ffu4vnz6fv27vv27/v27vr17Pnw5fXr2vDgx+jUrN/Ch9OvU8ieIMKWAcKVAMmhGd/Iefr26P////////////////////////////////////////////////////////////////////////////////////////////////z58u3eufXq2Pz38f78+v/////////////////////////////////////+/vz59fjw5PDgxubOoda0YsieH8KWAMKWAMymJevdrP////////////////////////////////////////////////////////////////////////////////////////z58/fu3/36+f/////////////////////////////////////////////+/fz48v////////n06fXq2PLkzOLJltGrScSZC8KVAMOXAd7GdP79+/////////////////////////////////////////////////////////////////////////////379/z48f///v////////////////////////////////79+vnz6Pjy5f38+P///vfv4fjv4v////7+/fjx4/z69fjw4+vXtNi3a8acGMKVAMOXANi7Wfz68/////////////////////////////////////////////////////////////////////79+/78+f///////////////////////////vv37/jv4f379/379vTo0/fu3vbs2v////37+Pjx5f///v////////////////v28PDhx97AgcmgI8KVAMOXANe5U/389////////////////////////////////////////////////////////////////v/+/v///////////////////vv48P/+/f78+vPo0ffx4/Tp1f////v37/fu3vv38P///////////////////////////////v////789/Pm0uDEjMuhJ8KVAMOXANq/Y//+/f///////////////////////////////////////////////////////////v/////////////////+/vfw4fXr2Pfu3v////fw4fTp1fjw4v////////////////////////////////78+v79/P////z69Pfv4v////78+fPn0d7ChcedG8KVAMOXAOXTkv/////////////////////////////////////////////////////////////////+/vnz6Pv37////vTp1Pnx5vTo1P/+/v////379/////////////////////////////////z59PTo0vXr2P78+f/+/vbt3fz38P////379/Hiytm6csWZDMKWAMeeEPTs0P////////////////////////////////////////////////////////////r06vbt3PXq1f79+/v38PXq2Pz48v////////////////////////////////n06Pv38P////v48vXq1vr16ffu3v////r17PXq2P////////z48+3bvdOvU8OWAcOXANS1Sv/+/f////////////////////////////////////////////7+/f369f////ny5/Xr2PXr2f38+f////////////////////////////v38Pz58/////////r16/To1P////////bv3/Tq1PTq1v////79+/z69f////////////ry5+XMnsqhKMKVAMOYAu3gs/////////////////////////////////////////////79+/bt3P79+//9/Pbu3vv48f////////////////////////////r16/Ln0PPmzvv48f////////Po0vn06v/////+/vnz5/z59P/////////////////////////+/PPm0Nq6b8SYB8OWANS0R//+/f////////////////////////////////79+/v38P////bt3Pz58v////////////////////////79+/fv3/v37/////jw4vbu3vv37/Tq1f////////bs2/nz5/////////////////////////////////////////////z28OnUrs2lMsKVAMSZBPLoxv////////////////////////////////z48vbs2v38+fv27v78+f////////////////////////Xs2/Tq1/Pmzv38+f78+vPmz/Xr1/Tp1P///v////////////////////////////////////////38+vr17P/////////+/fTn1Nm4asOWA8OXAN/Hdf////////////////////////////////z58/jx4/////////////////////////fw4f359P////bu3vz48/ny5vrz6f////77+Pbu3v379/////////////////////////////////79/P79+v////r16/Tp1P359P////////r17OXMnMeeHMKVAM+rMv379v////r37vr37v/////////////////+/fXu3fj06Pj06fj06fj06fj06fLmzvDixu/hxP38+vbu3u7fwO/gxPTq1/j06fj16v////////jz6Pf05/j06Pj06Pj06Pj06Pfz5v37+Pjx4/Pmz/fw4vTs2fPo0/Po0vjz5/v58//+/u7dwM+rQ8KVAMacDfTs0P///9S3b72SJN7Jm////////////+zhxbiKJbaGF7iKHbeIGrWFFLWFFLSCDraFFLSDFNe+gb6TNrSDEbOBCrWFFLWEErWEGM+vavHo0LuNI7aHGbWFErWEErWFErWFFLF+D8+vZ+vcusCVN7aFFLWFE7WDELWEEbOBEL6TM/jz5/bs3dm3aMOVAsOWAOjXnf///+7jx7OBArWFFvv48v79/P///8OcQat1AMSfRa99ALKBCLqMJLuOJrqOJ7mMIrmMJb6UL7KABrJ/BLqOJrqNJ7uOJ7F9Bqx3ANe9fbWFD7F/BryQLLyRLLyQLLqNJLqNKL+WOL6ULax2ALJ/BrqOJ7qOJrqNJbqNJbWGId7Jl/z38+DEicWZDsKWAOHLf////////9a7d7KBAMWfS9i/g9Gya6t1AMWfRODKmat1AMmmUvfu3vr27fr37/n16/r37uzgw7F9B72RKPj06fr38Pr38Ni+gKp0AM2tXrWFD7+VLvbw4vfy5ffy5PLmzvjw4vn27cGYNq14AOLOn/r37/r37/r27vr27vn16/r27fz38+bOocieHcKVANvAZP////////r27byRIrF/AL+VMLF+Bq57Au3fwufVr6lyAMuoVfr06v////////////////Lq1rB9CL2RKv///v///////+PSpat1AM2sXbiJFbKABbuQK7yRMLyQLreIJuLNn////8OcP698AvXu3v////////////////////////779+rWr8uhKcKVANe6V////////////+PRorJ/ALqNHK97A8yrXv///+DJl6lyAMqoVv////////////////////Ho0rB9CL2SKv////z48vnv4t3Eiqt1AM6uX7iJFbSEDr+WM8GYOcGYO76UO+bVrf///8ObPK98AvXv4P////////////////////////78+ezauM2lM8KVANe6Vv////////////7+/MikSa98ALSEE/Ps2f///+HMnqlxAMqoVv////////////////////Hn0LB9CLuPI/Tt2ezcu/Ln0dCwZKt0AM6uYbaGEb2TKO3cvPPr2fTs2vPr1vv58////8OdP613AN/Jl/Xv3/Xv3/Pr1+7fwP369f/////9+u3bvM2mOMKVANi8Wv///////////////+/lzK97C9i/hf///////+LQpqVrAMekTv///////////////////+rZta56AK15ALB9BLB8ArB8A614AK14ANi+gLSDCq54ALF9BLF/CbF+CKx3BeHNnv///9CybahvAK13ALF+B7B+B6x2AcKZPP379v////79+u3aus2lNcKVANzDbP///////////////////9zGk/n27f///////+nbu7uQPNa8ff////78+fr16v///////+ratsKcQ8CWNcCXN8KaPL+WNL6TM9e9gfPr1sSfRMGaPcGaO8GZOsGZOr2TOOfXsv////bx5c6uZsGYOsCWNMCWNL2TOMypWvz48f////77+OvWscuiK8KVAOHLgP////////////////////r37//////////////+/fz58fv27/////79+/To0/37+P////fw4ffv3vTp1Pr27f79+/379v369P////////79+v79+v79+v79+v79+v79+P/+/f369v359P////z48ffw4Pny5vz58fr16v369f////z48ufPosmeHsKVAOnZof////////////////////////////////////////ny5vTp1Pv48f////jw4/jx5P////7+/Pbt3Pbt3P///v////////////////////////////////////////////////z58/To0v////////bs2fTq1/37+P////////////rz6eHFjMWaEcadEfXu1v////////////////////////////////////////nz6fjy5Pfv4P////r06fPo1P////////////////////////////////////////////////////v27/r06v////////////Xr1/z48P////v38Pnz5/////////////////br3Nq6cMOWA8+tN/38+P////////////////////////////////////////37+PTp1fXs2v////79+/38+f////////////////////////////////////379/78+f////////v38PPn0P/+/v////////Xr2Pfv4f////////////////////38+P79+u/gxdKsSsKVAODKff////////////////////////////////////////////////369v38+P////////////////////////////////////////////v48fLmzfPmz/369v////////Pp1fr17f////////v37/37+P////////////////////v27fnz6OfPo8qfIsSZCfTrz/////////////////////////////////////////////////////////////////////////////////////z69PXs2vr27v////jw4/fu3vnz5/Xr2f////////Tq1ffw4f////////////////////////////nz5/38+Pz58vLl0Ny9d8OXBta3T/7+/P/////////////////////////////////////////////////////////////////////+/fz58v////////Xr2Pbt3fTo0v369f379vPmz/jy5fPn0f///v////369v7+/P////////////////////////v38PTp1fn06fz38OnVsc+oPsOVA+/kvf////////////////////////////////////////////////////////////n06fjz6P/////+/vXr1vz48f////nz5/fu3vjw4/ft3P////r17PPo0vv27f////////////////////////////79+vfv4P78+fr27ffu3vrz6Pbs292+fcWZDNi7Wv/////////////////////////////////////////////////////////////+/vXr2PXs2fr16/////v37/Xr2P7+/v/+/vbt3fPm0Pn06f////////////////////////////////////////////fv4PXr2Pfv3v79/Pbs2vny5erUr86nOcefFffy3v////////////////////////////////////////////////////////////////r27ffv4PXp1P/9/P79+/Tp1P379v////////38+f////////////////////////////////379/Xr2Pjx4/////bt3Pjw4vfu3f////79+vLjzNi2Z8OYCOnZov////////////////////////////////////////////////////////////////////////n16vfw4f/+/f////7+/f///v/////////////////////////////+/vr16/z59P////bu3ffv3/Xq1vz69fz69fXq2P369f7+/vbr2uDDisidGd/HeP/////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fv37v379v////jw4/Xq1/Tq1f379/v37/Xp1fbs2vz69v////////////jv4uXNn8ykL9q/Zv79+//////////////////////////////////////////////////////////////////////////////////////+/v37+P/+/v////z58/z69f////r06fTp0/Xs2fz69Pv27vXt3PXr2Pr17P////v48f369f/////////+/vjw5OfRp9CpQdzCbP79+/////////////////////////////////////////////////////////////////////////////////////////z69vTq1fjw4v379/369vXr2Pz69v78+fjw4fXs2/jz5/////v48Pv37//+/v////////////////38+PXr2ubMn9GsR+PQjP///////////////////////////////////////////////////////////////////////////////////////////////////vv48ffw4vr06v////v48fz58//////+/f379////////////////////////////////vv27vHiyeDEiti5YPHmxP///////////////////////////////////////////////////////////////////////////////////////////////////////////////v////////////////////////////////////////////////////z58vXr1+jTq93BfefVnf379f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7+/f769vnz6fPn0ezbuOjUqe7fuvv37f/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/v/+/v79+/38+Pz58vv17Pnx5ffv4Pfv3/ny5vv38P///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////wAA"
  }
  GROUP  871, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1120,2001,1501)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  872, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1320,2001,1321)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  873, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1260,2001,1261)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  874, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1380,2001,1381)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  875, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1440,2001,1441)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  876, 0, 0
  {
   PAGEALIGN 10
   RECT (1300,1120,1301,1261)
   FREEID 1
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  877, 0, 0
  {
   PAGEALIGN 10
   RECT (1300,1260,1301,1501)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
 }
 
}

