#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555a03510890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555a034bc320 .scope module, "axis_i2s2" "axis_i2s2" 3 24;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axis_clk";
    .port_info 1 /INPUT 1 "axis_resetn";
    .port_info 2 /INPUT 32 "tx_axis_c_data";
    .port_info 3 /INPUT 1 "tx_axis_c_valid";
    .port_info 4 /OUTPUT 1 "tx_axis_c_ready";
    .port_info 5 /INPUT 1 "tx_axis_c_last";
    .port_info 6 /OUTPUT 32 "rx_axis_p_data";
    .port_info 7 /OUTPUT 1 "rx_axis_p_valid";
    .port_info 8 /INPUT 1 "rx_axis_p_ready";
    .port_info 9 /OUTPUT 1 "rx_axis_p_last";
    .port_info 10 /OUTPUT 1 "tx_mclk";
    .port_info 11 /OUTPUT 1 "tx_lrck";
    .port_info 12 /OUTPUT 1 "tx_sclk";
    .port_info 13 /OUTPUT 1 "tx_sdout";
    .port_info 14 /OUTPUT 1 "rx_mclk";
    .port_info 15 /OUTPUT 1 "rx_lrck";
    .port_info 16 /OUTPUT 1 "rx_sclk";
    .port_info 17 /INPUT 1 "rx_sdin";
P_0x555a034a1e30 .param/l "EOF_COUNT" 1 3 48, C4<111000111>;
o0x7fe576439078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555a034fabc0 .functor BUFZ 1, o0x7fe576439078, C4<0>, C4<0>, C4<0>;
L_0x555a034fe740 .functor BUFZ 1, L_0x555a0352ed60, C4<0>, C4<0>, C4<0>;
L_0x555a034d3530 .functor BUFZ 1, L_0x555a0352ee60, C4<0>, C4<0>, C4<0>;
L_0x555a03505c20 .functor BUFZ 1, L_0x555a034fabc0, C4<0>, C4<0>, C4<0>;
L_0x555a0352f0b0 .functor BUFZ 1, L_0x555a0352ed60, C4<0>, C4<0>, C4<0>;
L_0x555a0352f120 .functor BUFZ 1, L_0x555a0352ee60, C4<0>, C4<0>, C4<0>;
L_0x555a0352f200 .functor BUFZ 1, L_0x555a034fabc0, C4<0>, C4<0>, C4<0>;
L_0x7fe5761b7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555a0352f3a0 .functor XNOR 1, v0x555a03528c00_0, L_0x7fe5761b7018, C4<0>, C4<0>;
v0x555a034fad60_0 .net/2u *"_ivl_20", 0 0, L_0x7fe5761b7018;  1 drivers
v0x555a034fc350_0 .net *"_ivl_22", 0 0, L_0x555a0352f3a0;  1 drivers
v0x555a034fd000_0 .net "axis_clk", 0 0, o0x7fe576439078;  0 drivers
o0x7fe5764390a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a034fdbc0_0 .net "axis_resetn", 0 0, o0x7fe5764390a8;  0 drivers
v0x555a034fe8a0_0 .var "count", 8 0;
v0x555a034dc5c0_0 .net "din_sync", 0 0, L_0x555a0352f270;  1 drivers
v0x555a035288c0_0 .var "din_sync_shift", 2 0;
v0x555a035289a0_0 .net "lrck", 0 0, L_0x555a0352ed60;  1 drivers
v0x555a03528a60_0 .net "mclk", 0 0, L_0x555a034fabc0;  1 drivers
v0x555a03528b20_0 .net "rx_axis_p_data", 31 0, L_0x555a0352f510;  1 drivers
v0x555a03528c00_0 .var "rx_axis_p_last", 0 0;
o0x7fe576439228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a03528cc0_0 .net "rx_axis_p_ready", 0 0, o0x7fe576439228;  0 drivers
v0x555a03528d80_0 .var "rx_axis_p_valid", 0 0;
v0x555a03528e40_0 .var "rx_data_l", 31 0;
v0x555a03528f20_0 .var "rx_data_l_shift", 23 0;
v0x555a03529000_0 .var "rx_data_r", 31 0;
v0x555a035290e0_0 .var "rx_data_r_shift", 23 0;
v0x555a035291c0_0 .net "rx_lrck", 0 0, L_0x555a0352f0b0;  1 drivers
v0x555a03529280_0 .net "rx_mclk", 0 0, L_0x555a0352f200;  1 drivers
v0x555a03529340_0 .net "rx_sclk", 0 0, L_0x555a0352f120;  1 drivers
o0x7fe5764393d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a03529400_0 .net "rx_sdin", 0 0, o0x7fe5764393d8;  0 drivers
v0x555a035294c0_0 .net "sclk", 0 0, L_0x555a0352ee60;  1 drivers
o0x7fe576439438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555a03529580_0 .net "tx_axis_c_data", 31 0, o0x7fe576439438;  0 drivers
o0x7fe576439468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a03529660_0 .net "tx_axis_c_last", 0 0, o0x7fe576439468;  0 drivers
v0x555a03529720_0 .var "tx_axis_c_ready", 0 0;
o0x7fe5764394c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a035297e0_0 .net "tx_axis_c_valid", 0 0, o0x7fe5764394c8;  0 drivers
v0x555a035298a0_0 .var "tx_data_l", 31 0;
v0x555a03529980_0 .var "tx_data_l_shift", 23 0;
v0x555a03529a60_0 .var "tx_data_r", 31 0;
v0x555a03529b40_0 .var "tx_data_r_shift", 23 0;
v0x555a03529c20_0 .net "tx_lrck", 0 0, L_0x555a034fe740;  1 drivers
v0x555a03529ce0_0 .net "tx_mclk", 0 0, L_0x555a03505c20;  1 drivers
v0x555a03529da0_0 .net "tx_sclk", 0 0, L_0x555a034d3530;  1 drivers
v0x555a0352a070_0 .var "tx_sdout", 0 0;
E_0x555a034db430 .event posedge, v0x555a034fd000_0;
E_0x555a034db890 .event edge, v0x555a03529b40_0, v0x555a03529980_0, v0x555a034fe8a0_0;
L_0x555a0352ed60 .part v0x555a034fe8a0_0, 8, 1;
L_0x555a0352ee60 .part v0x555a034fe8a0_0, 2, 1;
L_0x555a0352f270 .part v0x555a035288c0_0, 2, 1;
L_0x555a0352f510 .functor MUXZ 32, v0x555a03528e40_0, v0x555a03529000_0, L_0x555a0352f3a0, C4<>;
S_0x555a034bc4e0 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v0x555a0352ec00_0 .net "clk_i", 0 0, v0x555a034f9660_0;  1 drivers
v0x555a0352eca0_0 .net "reset_i", 0 0, L_0x555a035401a0;  1 drivers
L_0x555a03540240 .cast/2 1, v0x555a034f9660_0;
S_0x555a034bcca0 .scope module, "cg" "nonsynth_clock_gen" 4 11, 5 1 0, S_0x555a034bc4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x555a0352a430 .param/l "cycle_time_p" 0 5 2, +C4<00000000000000000000000000001010>;
v0x555a034f9660_0 .var/2u "clk_o", 0 0;
S_0x555a034c2f80 .scope module, "dut" "top" 4 24, 6 2 0, S_0x555a034bc4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_12mhz_i";
    .port_info 1 /INPUT 1 "reset_n_async_unsafe_i";
    .port_info 2 /INPUT 3 "button_async_unsafe_i";
    .port_info 3 /OUTPUT 1 "tx_main_clk_o";
    .port_info 4 /OUTPUT 1 "tx_lr_clk_o";
    .port_info 5 /OUTPUT 1 "tx_data_clk_o";
    .port_info 6 /OUTPUT 1 "tx_data_o";
    .port_info 7 /OUTPUT 1 "rx_main_clk_o";
    .port_info 8 /OUTPUT 1 "rx_lr_clk_o";
    .port_info 9 /OUTPUT 1 "rx_data_clk_o";
    .port_info 10 /INPUT 1 "rx_data_i";
    .port_info 11 /OUTPUT 5 "led_o";
o0x7fe57643a0c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555a0352c330_0 .net "button_async_unsafe_i", 3 1, o0x7fe57643a0c8;  0 drivers
v0x555a0352c430_0 .net "clk_12mhz_i", 0 0, v0x555a034f9660_0;  alias, 1 drivers
o0x7fe576439e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352c540_0 .net "clk_o", 0 0, o0x7fe576439e28;  0 drivers
L_0x7fe5761b7330 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a0352c630_0 .net "frequency_step", 31 0, L_0x7fe5761b7330;  1 drivers
o0x7fe57643a128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555a0352c6f0_0 .net "led_o", 5 1, o0x7fe57643a128;  0 drivers
v0x555a0352c820_0 .var "phase_l", 31 0;
v0x555a0352c900_0 .net "reset_n_async_unsafe_i", 0 0, L_0x555a035401a0;  alias, 1 drivers
v0x555a0352c9c0_0 .net "reset_n_sync_r", 0 0, v0x555a0352ba80_0;  1 drivers
v0x555a0352cab0_0 .net "reset_r", 0 0, L_0x555a035404e0;  1 drivers
v0x555a0352cb50_0 .net "reset_sync_r", 0 0, L_0x555a035403e0;  1 drivers
o0x7fe57643a188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352cc40_0 .net "rx_data_clk_o", 0 0, o0x7fe57643a188;  0 drivers
o0x7fe57643a1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352cce0_0 .net "rx_data_i", 0 0, o0x7fe57643a1b8;  0 drivers
o0x7fe57643a1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352cda0_0 .net "rx_lr_clk_o", 0 0, o0x7fe57643a1e8;  0 drivers
o0x7fe57643a218 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352ce60_0 .net "rx_main_clk_o", 0 0, o0x7fe57643a218;  0 drivers
v0x555a0352cf20_0 .net "sine_val", 23 0, L_0x555a03540750;  1 drivers
o0x7fe57643a248 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352cfe0_0 .net "tx_data_clk_o", 0 0, o0x7fe57643a248;  0 drivers
o0x7fe57643a278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352d080_0 .net "tx_data_o", 0 0, o0x7fe57643a278;  0 drivers
o0x7fe57643a2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352d140_0 .net "tx_lr_clk_o", 0 0, o0x7fe57643a2a8;  0 drivers
o0x7fe57643a2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a0352d200_0 .net "tx_main_clk_o", 0 0, o0x7fe57643a2d8;  0 drivers
L_0x555a035408f0 .part v0x555a0352c820_0, 27, 5;
S_0x555a034c3270 .scope module, "LUT" "ram_1r1w_sync" 6 120, 7 1 0, S_0x555a034c2f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "wr_valid_i";
    .port_info 3 /INPUT 24 "wr_data_i";
    .port_info 4 /INPUT 5 "wr_addr_i";
    .port_info 5 /INPUT 5 "rd_addr_i";
    .port_info 6 /OUTPUT 24 "rd_data_o";
P_0x555a0348f620 .param/l "depth_p" 0 7 4, C4<00000000000000000000000000100000>;
P_0x555a0348f660 .param/str "filename_p" 0 7 5, "sine.hex";
P_0x555a0348f6a0 .param/l "width_p" 0 7 3, C4<00000000000000000000000000011000>;
L_0x555a03540750 .functor BUFZ 24, L_0x555a03540580, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x555a0352a8b0_0 .net *"_ivl_0", 23 0, L_0x555a03540580;  1 drivers
v0x555a0352a9b0_0 .net *"_ivl_2", 6 0, L_0x555a03540680;  1 drivers
L_0x7fe5761b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555a0352aa90_0 .net *"_ivl_5", 1 0, L_0x7fe5761b7210;  1 drivers
v0x555a0352ab50_0 .net "clk_i", 0 0, v0x555a034f9660_0;  alias, 1 drivers
v0x555a0352ac10 .array "mem", 0 31, 23 0;
v0x555a0352ad00_0 .net "rd_addr_i", 4 0, L_0x555a035408f0;  1 drivers
v0x555a0352ade0_0 .net "rd_data_o", 23 0, L_0x555a03540750;  alias, 1 drivers
v0x555a0352aec0_0 .var "read_addr_l", 4 0;
v0x555a0352afa0_0 .net "reset_i", 0 0, L_0x555a035404e0;  alias, 1 drivers
L_0x7fe5761b72e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555a0352b080_0 .net "wr_addr_i", 4 0, L_0x7fe5761b72e8;  1 drivers
L_0x7fe5761b72a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a0352b160_0 .net "wr_data_i", 23 0, L_0x7fe5761b72a0;  1 drivers
L_0x7fe5761b7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555a0352b240_0 .net "wr_valid_i", 0 0, L_0x7fe5761b7258;  1 drivers
E_0x555a034b20d0 .event posedge, v0x555a034f9660_0;
L_0x555a03540580 .array/port v0x555a0352ac10, L_0x555a03540680;
L_0x555a03540680 .concat [ 5 2 0 0], v0x555a0352aec0_0, L_0x7fe5761b7210;
S_0x555a034c3560 .scope module, "inv" "inv" 6 51, 8 2 0, S_0x555a034c2f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
L_0x555a035403e0 .functor NOT 1, v0x555a0352ba80_0, C4<0>, C4<0>, C4<0>;
v0x555a0352b420_0 .net "a_i", 0 0, v0x555a0352ba80_0;  alias, 1 drivers
v0x555a0352b520_0 .net "b_o", 0 0, L_0x555a035403e0;  alias, 1 drivers
S_0x555a0350dcb0 .scope module, "sync_a" "dff" 6 43, 9 4 0, S_0x555a034c2f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x555a0352b6b0 .param/l "reset_val_p" 0 9 5, C4<0>;
v0x555a0352b7a0_0 .net "clk_i", 0 0, o0x7fe576439e28;  alias, 0 drivers
v0x555a0352b8a0_0 .net "d_i", 0 0, L_0x555a035401a0;  alias, 1 drivers
v0x555a0352b980_0 .net "q_o", 0 0, v0x555a0352ba80_0;  alias, 1 drivers
v0x555a0352ba80_0 .var "q_r", 0 0;
L_0x7fe5761b7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555a0352bb40_0 .net "reset_i", 0 0, L_0x7fe5761b7180;  1 drivers
E_0x555a03510520 .event posedge, v0x555a0352b7a0_0;
S_0x555a03508660 .scope module, "sync_b" "dff" 6 57, 9 4 0, S_0x555a034c2f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x555a0352bd40 .param/l "reset_val_p" 0 9 5, C4<0>;
L_0x555a035404e0 .functor BUFZ 1, v0x555a0352c0e0_0, C4<0>, C4<0>, C4<0>;
v0x555a0352be20_0 .net "clk_i", 0 0, o0x7fe576439e28;  alias, 0 drivers
v0x555a0352bf10_0 .net "d_i", 0 0, L_0x555a035403e0;  alias, 1 drivers
v0x555a0352bfe0_0 .net "q_o", 0 0, L_0x555a035404e0;  alias, 1 drivers
v0x555a0352c0e0_0 .var "q_r", 0 0;
L_0x7fe5761b71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555a0352c180_0 .net "reset_i", 0 0, L_0x7fe5761b71c8;  1 drivers
S_0x555a0352d440 .scope module, "rg" "nonsynth_reset_gen" 4 18, 10 13 0, S_0x555a034bc4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "async_reset_o";
P_0x555a0352d620 .param/l "num_clocks_p" 0 10 14, +C4<00000000000000000000000000000001>;
P_0x555a0352d660 .param/l "reset_cycles_hi_p" 0 10 16, +C4<00000000000000000000000000001010>;
P_0x555a0352d6a0 .param/l "reset_cycles_lo_p" 0 10 15, +C4<00000000000000000000000000000001>;
L_0x555a03540090 .functor XOR 1, L_0x555a0353fe80, L_0x555a0353ff70, C4<0>, C4<0>;
v0x555a0352e3e0_0 .net *"_ivl_6", 0 0, L_0x555a03540090;  1 drivers
v0x555a0352e4e0_0 .net/2u "async_reset_o", 0 0, L_0x555a035401a0;  alias, 1 drivers
v0x555a0352e5f0_0 .net/2u "clk_i", 0 0, L_0x555a03540240;  1 drivers
v0x555a0352e690_0 .var/2u "ctr_hi_r", 3 0;
v0x555a0352e750_0 .var/2u "ctr_lo_r", 0 0;
v0x555a0352e860_0 .net "in_phase_1", 0 0, L_0x555a0353fe80;  1 drivers
v0x555a0352e920_0 .net "in_phase_2", 0 0, L_0x555a0353ff70;  1 drivers
v0x555a0352e9e0_0 .net/2u "phase_hi_r", 0 0, L_0x555a0353fd10;  1 drivers
v0x555a0352eac0_0 .net/2u "phase_lo_r", 0 0, L_0x555a0353f940;  1 drivers
E_0x555a0352d820 .event posedge, v0x555a0352b8a0_0;
E_0x555a0352d8a0 .event negedge, v0x555a0352b8a0_0;
L_0x555a0352f660 .part v0x555a0352e750_0, 0, 1;
L_0x555a0353fab0 .part v0x555a0352e690_0, 0, 4;
L_0x555a0353fe80 .reduce/and L_0x555a0353f940;
L_0x555a0353ff70 .reduce/and L_0x555a0353fd10;
L_0x555a035401a0 .cast/2 1, L_0x555a03540090;
S_0x555a0352d900 .scope generate, "rof[0]" "rof[0]" 10 42, 10 42 0, S_0x555a0352d440;
 .timescale -9 -12;
P_0x555a0352db20 .param/l "i" 0 10 42, +C4<00>;
v0x555a0352dc60_0 .net/2u *"_ivl_0", 0 0, L_0x555a0352f660;  1 drivers
v0x555a0352dd60_0 .net/2u *"_ivl_1", 31 0, L_0x555a0352f760;  1 drivers
v0x555a0352de40_0 .net/2u *"_ivl_10", 31 0, L_0x555a0353fb50;  1 drivers
L_0x7fe5761b70f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a0352df30_0 .net/2u *"_ivl_13", 27 0, L_0x7fe5761b70f0;  1 drivers
L_0x7fe5761b7138 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x555a0352e010_0 .net/2u *"_ivl_14", 31 0, L_0x7fe5761b7138;  1 drivers
L_0x7fe5761b7060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a0352e140_0 .net/2u *"_ivl_4", 30 0, L_0x7fe5761b7060;  1 drivers
L_0x7fe5761b70a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555a0352e220_0 .net/2u *"_ivl_5", 31 0, L_0x7fe5761b70a8;  1 drivers
v0x555a0352e300_0 .net/2u *"_ivl_9", 3 0, L_0x555a0353fab0;  1 drivers
E_0x555a0352dc00 .event negedge, v0x555a0352e5f0_0;
L_0x555a0352f760 .concat [ 1 31 0 0], L_0x555a0352f660, L_0x7fe5761b7060;
L_0x555a0353f940 .cmp/eq 32, L_0x555a0352f760, L_0x7fe5761b70a8;
L_0x555a0353fb50 .concat [ 4 28 0 0], L_0x555a0353fab0, L_0x7fe5761b70f0;
L_0x555a0353fd10 .cmp/eq 32, L_0x555a0353fb50, L_0x7fe5761b7138;
    .scope S_0x555a034bc320;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a03529720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a03528d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a03528c00_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555a034fe8a0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a035298a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a03529a60_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x555a03529980_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x555a03529b40_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555a035288c0_0, 0, 3;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x555a03528f20_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x555a035290e0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a03528e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a03529000_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x555a034bc320;
T_1 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fe8a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555a034fe8a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555a034bc320;
T_2 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fdbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03529720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555a03529720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a035297e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555a03529660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03529720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555a034fe8a0_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03529720_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x555a034fe8a0_0;
    %cmpi/e 455, 0, 9;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a03529720_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555a034bc320;
T_3 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fdbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a03529a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a035298a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555a035297e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03529720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555a03529660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x555a03529580_0;
    %assign/vec4 v0x555a03529a60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x555a03529580_0;
    %assign/vec4 v0x555a035298a0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555a034bc320;
T_4 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fe8a0_0;
    %cmpi/e 7, 0, 9;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x555a035298a0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x555a03529980_0, 0;
    %load/vec4 v0x555a03529a60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x555a03529b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x555a03529b40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555a03529b40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555a03529980_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555a03529980_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555a034bc320;
T_5 ;
    %wait E_0x555a034db890;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x555a03529b40_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x555a0352a070_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555a03529980_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x555a0352a070_0, 0, 1;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a0352a070_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555a034bc320;
T_6 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a035288c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555a03529400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555a035288c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555a034bc320;
T_7 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x555a034fe8a0_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555a035289a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x555a035290e0_0;
    %load/vec4 v0x555a034dc5c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x555a035290e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555a03528f20_0;
    %load/vec4 v0x555a034dc5c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x555a03528f20_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555a034bc320;
T_8 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fdbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a03528e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a03529000_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555a034fe8a0_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03528d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555a03528f20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555a03528e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555a035290e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555a03529000_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555a034bc320;
T_9 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fdbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03528d80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555a034fe8a0_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03528d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a03528d80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x555a03528d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03528cc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555a03528c00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03528d80_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555a034bc320;
T_10 ;
    %wait E_0x555a034db430;
    %load/vec4 v0x555a034fdbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03528c00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555a034fe8a0_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03528d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a03528c00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555a03528d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a03528cc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555a03528c00_0;
    %inv;
    %assign/vec4 v0x555a03528c00_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555a034bcca0;
T_11 ;
    %vpi_call/w 5 6 "$display", "%m with cycle_time_p ", P_0x555a0352a430 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x555a034bcca0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x555a034f9660_0;
    %inv;
    %store/vec4 v0x555a034f9660_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555a0352d900;
T_13 ;
    %wait E_0x555a0352dc00;
    %load/vec4 v0x555a0352eac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x555a0352e750_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %cast2;
    %pad/u 1;
    %assign/vec4 v0x555a0352e750_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555a0352e9e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555a0352e690_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555a0352e860_0;
    %pad/u 4;
    %add;
    %cast2;
    %assign/vec4 v0x555a0352e690_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555a0352d440;
T_14 ;
    %wait E_0x555a0352d8a0;
    %vpi_call/w 10 60 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 10 61 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 10 62 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 10 63 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  1->0 time = ", $stime {0 0 0};
    %vpi_call/w 10 64 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 10 65 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0x555a0352d440;
T_15 ;
    %wait E_0x555a0352d820;
    %vpi_call/w 10 70 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 10 71 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 10 72 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 10 73 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  0->1 time = ", $stime {0 0 0};
    %vpi_call/w 10 74 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 10 75 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x555a0350dcb0;
T_16 ;
    %wait E_0x555a03510520;
    %load/vec4 v0x555a0352bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a0352ba80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555a0352b8a0_0;
    %assign/vec4 v0x555a0352ba80_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555a03508660;
T_17 ;
    %wait E_0x555a03510520;
    %load/vec4 v0x555a0352c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a0352c0e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555a0352bf10_0;
    %assign/vec4 v0x555a0352c0e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555a034c3270;
T_18 ;
    %vpi_call/w 7 20 "$readmemh", P_0x555a0348f660, v0x555a0352ac10, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x555a034c3270;
T_19 ;
    %wait E_0x555a034b20d0;
    %load/vec4 v0x555a0352ad00_0;
    %assign/vec4 v0x555a0352aec0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555a034c3270;
T_20 ;
    %wait E_0x555a034b20d0;
    %load/vec4 v0x555a0352b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555a0352b160_0;
    %load/vec4 v0x555a0352b080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a0352ac10, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555a034c2f80;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a0352c820_0, 0, 32;
    %end;
    .thread T_21, $init;
    .scope S_0x555a034c2f80;
T_22 ;
    %wait E_0x555a034b20d0;
    %load/vec4 v0x555a0352c820_0;
    %load/vec4 v0x555a0352c630_0;
    %add;
    %assign/vec4 v0x555a0352c820_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555a034bc4e0;
T_23 ;
    %vpi_call/w 4 32 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 4 34 "$dumpvars" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 4 37 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "provided_modules/axis_i2s2.v";
    "testbench.sv";
    "provided_modules/nonsynth_clock_gen.sv";
    "top.sv";
    "ram_1r1w_sync.sv";
    "provided_modules/inv.sv";
    "provided_modules/dff.sv";
    "provided_modules/nonsynth_reset_gen.sv";
