#
# file: ST_STM32L496VE.yaml
#
# author: Copyright (C) 2018 Kamil Szczygiel http://www.distortec.com http://www.freddiechopin.info
#
# This Source Code Form is subject to the terms of the Mozilla Public License, v. 2.0. If a copy of the MPL was not
# distributed with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
#
# Automatically generated file - do not edit!
#

chip:
  compatible:
  - ST,STM32L496VE
  - ST,STM32L4
  - ST,STM32
CPUs:
  0:
    compatible:
    - ARM,Cortex-M4
    - ARM,ARMv7-M
    revision: r0p1
    FPU:
      compatible:
      - ARM,FPv4-SP-D16
NVIC:
  compatible:
  - ARM,NVIC
  - interrupt-controller
  core-vectors:
    1: Reset
    2: NMI
    3: HardFault
    4: MemManage
    5: BusFault
    6: UsageFault
    11: SVC
    12: DebugMon
    14: PendSV
    15: SysTick
  chip-vectors:
    16: WWDG
    17: PVD_PVM
    18: RTC_TAMP_STAMP
    19: RTC_WKUP
    20: FLASH
    21: RCC
    22: EXTI0
    23: EXTI1
    24: EXTI2
    25: EXTI3
    26: EXTI4
    27: DMA1_Channel1
    28: DMA1_Channel2
    29: DMA1_Channel3
    30: DMA1_Channel4
    31: DMA1_Channel5
    32: DMA1_Channel6
    33: DMA1_Channel7
    34: ADC1_2
    35: CAN1_TX
    36: CAN1_RX0
    37: CAN1_RX1
    38: CAN1_SCE
    39: EXTI9_5
    40: TIM1_BRK_TIM15
    41: TIM1_UP_TIM16
    42: TIM1_TRG_COM_TIM17
    43: TIM1_CC
    44: TIM2
    45: TIM3
    46: TIM4
    47: I2C1_EV
    48: I2C1_ER
    49: I2C2_EV
    50: I2C2_ER
    51: SPI1
    52: SPI2
    53: USART1
    54: USART2
    55: USART3
    56: EXTI15_10
    57: RTC_Alarm
    58: DFSDM1_FLT3
    59: TIM8_BRK
    60: TIM8_UP
    61: TIM8_TRG_COM
    62: TIM8_CC
    63: ADC3
    64: FMC
    65: SDMMC1
    66: TIM5
    67: SPI3
    68: UART4
    69: UART5
    70: TIM6_DAC
    71: TIM7
    72: DMA2_Channel1
    73: DMA2_Channel2
    74: DMA2_Channel3
    75: DMA2_Channel4
    76: DMA2_Channel5
    77: DFSDM1_FLT0
    78: DFSDM1_FLT1
    79: DFSDM1_FLT2
    80: COMP
    81: LPTIM1
    82: LPTIM2
    83: OTG_FS
    84: DMA2_Channel6
    85: DMA2_Channel7
    86: LPUART1
    87: QUADSPI
    88: I2C3_EV
    89: I2C3_ER
    90: SAI1
    91: SAI2
    92: SWPMI1
    93: TSC
    94: LCD
    95: AES
    96: RNG
    97: FPU
    98: HASH_CRS
    99: I2C4_EV
    100: I2C4_ER
    101: DCMI
    102: CAN2_TX
    103: CAN2_RX0
    104: CAN2_RX1
    105: CAN2_SCE
    106: DMA2D
  $labels:
  - NVIC
clocks:
  HSE:
    compatible:
    - ST,STM32-HSE
    - fixed-clock
    frequency: 0
    bypass: false
    $labels:
    - HSE
memories:
  flash:
    compatible:
    - on-chip-flash
    address: 134217728
    size: 524288
    $labels:
    - flash
  SRAM1:
    compatible:
    - on-chip-RAM
    address: 536870912
    size: 327680
    $labels:
    - SRAM1
pin-controller:
  compatible:
  - ST,STM32-GPIO-v2-pin-controller
  AF-bits: 4
  has-high-speed: true
GPIOs:
  compatible:
  - ST,STM32-GPIOs-v2-group
  GPIOA:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOA
  GPIOB:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOB
  GPIOC:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOC
  GPIOD:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOD
  GPIOE:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOE
  GPIOG:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOG
  GPIOH:
    compatible:
    - ST,STM32-GPIO-v2
    $labels:
    - GPIOH
SPIs:
  compatible:
  - ST,STM32-SPIs-v2-group
  SPI1:
    compatible:
    - ST,STM32-SPI-v2
    $labels:
    - SPI1
  SPI2:
    compatible:
    - ST,STM32-SPI-v2
    $labels:
    - SPI2
  SPI3:
    compatible:
    - ST,STM32-SPI-v2
    $labels:
    - SPI3
UARTs:
  compatible:
  - ST,STM32-USARTs-v2-group
  has-CR-M1-bit: true
  USART1:
    compatible:
    - ST,STM32-USART-v2
    $labels:
    - USART1
  USART2:
    compatible:
    - ST,STM32-USART-v2
    $labels:
    - USART2
  USART3:
    compatible:
    - ST,STM32-USART-v2
    $labels:
    - USART3
  UART4:
    compatible:
    - ST,STM32-USART-v2
    $labels:
    - UART4
  UART5:
    compatible:
    - ST,STM32-USART-v2
    $labels:
    - UART5
