Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 14:21:15 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file disp32bits_wrapper_timing_summary_routed.rpt -rpx disp32bits_wrapper_timing_summary_routed.rpx
| Design       : disp32bits_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.727        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.727        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.642ns (48.851%)  route 0.672ns (51.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 13.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.031     3.512    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/Q
                         net (fo=3, routed)           0.672     4.703    disp32bits_i/clockdivider_0/U0/divided_clock[0]
    SLICE_X88Y80         LUT3 (Prop_lut3_I1_O)        0.124     4.827 r  disp32bits_i/clockdivider_0/U0/divided_clock[1]_i_1/O
                         net (fo=1, routed)           0.000     4.827    disp32bits_i/clockdivider_0/U0/divided_clock[1]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.728    13.139    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
                         clock pessimism              0.374    13.512    
                         clock uncertainty           -0.035    13.477    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)        0.077    13.554    disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 13.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.031     3.512    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     4.030 f  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/Q
                         net (fo=3, routed)           0.664     4.695    disp32bits_i/clockdivider_0/U0/divided_clock[0]
    SLICE_X88Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.819 r  disp32bits_i/clockdivider_0/U0/divided_clock[0]_i_1/O
                         net (fo=1, routed)           0.000     4.819    disp32bits_i/clockdivider_0/U0/divided_clock[0]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.728    13.139    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                         clock pessimism              0.374    13.512    
                         clock uncertainty           -0.035    13.477    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)        0.081    13.558    disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.664ns (49.693%)  route 0.672ns (50.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 13.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.031     3.512    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/Q
                         net (fo=3, routed)           0.672     4.703    disp32bits_i/clockdivider_0/U0/divided_clock[0]
    SLICE_X88Y80         LUT4 (Prop_lut4_I2_O)        0.146     4.849 r  disp32bits_i/clockdivider_0/U0/divided_clock[2]_i_1/O
                         net (fo=1, routed)           0.000     4.849    disp32bits_i/clockdivider_0/U0/divided_clock[2]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.728    13.139    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                         clock pessimism              0.374    13.512    
                         clock uncertainty           -0.035    13.477    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)        0.118    13.595    disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  8.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.074    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.238 r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=2, routed)           0.163     1.401    disp32bits_i/clockdivider_0/U0/divided_clock[1]
    SLICE_X88Y80         LUT4 (Prop_lut4_I1_O)        0.043     1.444 r  disp32bits_i/clockdivider_0/U0/divided_clock[2]_i_1/O
                         net (fo=1, routed)           0.000     1.444    disp32bits_i/clockdivider_0/U0/divided_clock[2]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.971     1.408    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                         clock pessimism             -0.334     1.074    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.131     1.205    disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.074    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.238 r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=2, routed)           0.163     1.401    disp32bits_i/clockdivider_0/U0/divided_clock[1]
    SLICE_X88Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.446 r  disp32bits_i/clockdivider_0/U0/divided_clock[1]_i_1/O
                         net (fo=1, routed)           0.000     1.446    disp32bits_i/clockdivider_0/U0/divided_clock[1]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.971     1.408    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
                         clock pessimism             -0.334     1.074    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.120     1.194    disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.074    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.238 f  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/Q
                         net (fo=3, routed)           0.232     1.471    disp32bits_i/clockdivider_0/U0/divided_clock[0]
    SLICE_X88Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.516 r  disp32bits_i/clockdivider_0/U0/divided_clock[0]_i_1/O
                         net (fo=1, routed)           0.000     1.516    disp32bits_i/clockdivider_0/U0/divided_clock[0]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.971     1.408    disp32bits_i/clockdivider_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
                         clock pessimism             -0.334     1.074    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.195    disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80  disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C



