<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio</title>
    <link rel="stylesheet" href="/assets/css/styles.css">
</head>
<body>

    <header>
        <nav class="navbar">

            <div class="logo-container">
                <a href="index.html" class="logo">todayilearnt</a>
            </div>

            <nav class = "nav-links">
                <a href="/blog/index.html">hw-blog</a>
                <a href="projects.html">projects</a>
                <a href="resume.html" class="active">resume</a> 
                <a href="i-am-at.html">i am at</a>
            </nav>
        </nav>
    </header>

    <h1>Portfolio</h1>

    <!-- Work Experience Section -->
    <section class="experience">
        <h2 class="section-title">Work Experience</h2>
        <h3>University, Graduate Assistant</h3>
        <ul>
            <li>Developed Verilog model for custom SRAM with timing model emulating physical design. Conducted 10,000-iteration Monte Carlo simulations, revealing 3Ïƒ variation of 5% in c2d delay for verification under PVT conditions.</li>
            <li>Created UVM/SV testbench for SRAM using CRV, directed tests for corner cases, SVAs for protocol checking, factory overrides for test specifics, and a comprehensive functional coverage model driving verification closure.</li>
            <li>Focused on vertical reuse by optimizing passive components and sequences for better integration with the top-level testbench. Planned integration into processor cache.</li>
        </ul>
        <h3>University VIP Processor Design Verification, Developer</h3>
        <ul>
            <li>Implemented Verilator-based verification environment for multi-level cache system, validating L1 (direct-mapped) with WBB and L2 (4-way set-associative) caches with LRU replacement.</li>
            <li>Executed test suite validating single-cycle L1 read hits, L2 cache operations, and Write Back Buffer performance, analyzing hit rates, miss penalties, and average memory access time (AMAT) to quantify cache efficiency.</li>
            <li>Conducted fault injection tests for SECDED ECC verification and stress tests assessing cache resilience under concurrent accesses and full cache conditions.</li>
        </ul>
        <h3>University, Graduate Research</h3>
        <ul>
            <li>Designed and simulated high-efficiency Boost and Buck converters with voltage mode control and dynamic frequency scaling for wireless power transfer to mobile devices on PCB.</li>
        </ul>
        <h3>University, Course Assistant</h3>
        <h3>SDL Power Generation PVT. Ltd. (6.198 MW), Technical Intern</h3>
        <ul>
            <li>Utilized Siemens Simatic S7-1500 PLCs, improving grid synchronization by 15% and reducing power losses by 20%.</li>
        </ul>
    </section>

    <!-- Projects Section -->
    <section class="projects">
        <h2 class="section-title">Projects</h2>
        <h3>UVM-Based Verification of 5-Stage MIPS Pipeline Processor</h3>
        <ul>
            <li>Implemented and verified a 5-stage MIPS pipeline processor on Basys3 FPGA, conducting post-synthesis verification of register file integrity, interrupt handling, and memory access protocols using SystemVerilog Assertions (SVA) with the Symbiyosis formal tool.</li>
            <li>Developed UVM-based testbench using constrained-random techniques, creating custom functional coverage bins for RC5 encryption/decryption algorithms, and capturing edge cases including race conditions and memory access corner cases.</li>
        </ul>
        <h3>UVM-Based Verification of Asynchronous FIFO UVC</h3>
        <ul>
            <li>Verified an asynchronous FIFO with independent read/write interfaces and clock domain crossing. Implemented coverage-driven verification and assertion-based checks for protocol compliance.</li>
            <li>Designed modular UVM testbench using harness and BFM proxy approach for agent communication, prioritizing vertical reuse. Implemented base tests for initialization, virtual sequences for multi-agent sequencers, and extended test cases using constrained random stimulus for corner-case testing.</li>
        </ul>
        <h3>UVM-Based Verification Environment for YAPP Router</h3>
        <ul>
            <li>Developed a comprehensive UVM testbench with custom UVCs for multi-port packet router verification. Implemented advanced stimulus generation, layered architecture, and CDV with cross-coverage between packet attributes and routing decisions.</li>
            <li>Integrated SystemVerilog Assertions (SVAs) for protocol compliance and temporal logic validation. Engineered a sophisticated scoreboard with dynamic data structures for real-time transaction matching.</li>
        </ul>
        <h3>Verification of AXI2APB Bridge Design</h3>
        <ul>
            <li>Designed and verified a 32-bit AXI2APB bridge, seamlessly integrating AXI4-Lite and APB3 protocols for efficient transaction processing. Implemented optimized architecture for read/write/burst transfers, ensured clock domain crossing (CDC) synchronization, and enabled protocol conversion for maximum efficiency.</li>
        </ul>
    </section>

    <!-- Skills Section -->
    <section class="skills">
        <h2 class="section-title">Skills</h2>
        <ul>
            <li><strong>Languages:</strong> Verilog, SystemVerilog (UVM), VHDL, C, C++ (data structures, OOP), Python</li>
            <li><strong>EDA Tools:</strong> Synopsys (VCS, Verdi), Cadence (Virtuoso, Innovus, Genus), OpenROAD</li>
            <li><strong>Tool Chains:</strong> Vivado Design Suite, YoSys Open Synthesis Suite, Verilator</li>
        </ul>
    </section>

    <!-- Certifications Section -->
    <section class="certifications">
        <h2 class="section-title">Certifications</h2>
        <ul>
            <li>SystemVerilog Assertions v5.1 by Cadence Design Systems</li>
            <li>SystemVerilog Accelerated Verification with UVM v1.2.6 by Cadence Design Systems</li>
            <li>Jasper Formal Expert v22.09, Jasper Formal Fundamentals v2212 by Cadence Design Systems</li>
            <li>SystemVerilog for Design and Verification v21.10 by Cadence Design Systems</li>
        </ul>
    </section>
</body>
</html>
