module mux(
	input logic [3:0] s1, s2, 
	input logic s,
	output logic [3:0] n
);
	assign n = s ? s1 : s2;
endmodule