# GoWin DDR3 and USB Demo

Requires the USB core from [misc-verilog-cores](https://github.com/psuggate/misc-verilog-cores.git).

After setting up everything, and loading the project in GoWin IDE, you will then probably need to set the top-level module, which is: `usb_ddr3_top.v`.
