{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652236826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652236826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:30:36 2016 " "Processing started: Sun Nov 20 22:30:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652236826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652236826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_INTERFACE -c UART_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652236826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479652237029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_top_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_top_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_TOP_CTL_MODULE " "Found entity 1: RX_TOP_CTL_MODULE" {  } { { "SRC/RX_TOP_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_TOP_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_top_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_top_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_TOP_CTL_MODULE " "Found entity 1: TX_TOP_CTL_MODULE" {  } { { "SRC/TX_TOP_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_TOP_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_MODULE " "Found entity 1: TX_MODULE" {  } { { "SRC/TX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_INTERFACE " "Found entity 1: TX_INTERFACE" {  } { { "SRC/TX_INTERFACE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_CTL_MODULE " "Found entity 1: TX_CTL_MODULE" {  } { { "SRC/TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_BPS_MODULE " "Found entity 1: TX_BPS_MODULE" {  } { { "SRC/TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_BPS_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_tx_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_tx_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_tx_interface_demo " "Found entity 1: rx_tx_interface_demo" {  } { { "SRC/rx_tx_interface_demo.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_MODULE " "Found entity 1: RX_MODULE" {  } { { "SRC/RX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_INTERFACE " "Found entity 1: RX_INTERFACE" {  } { { "SRC/RX_INTERFACE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_CTL_MODULE " "Found entity 1: RX_CTL_MODULE" {  } { { "SRC/RX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_BPS_MODULE " "Found entity 1: RX_BPS_MODULE" {  } { { "SRC/RX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_BPS_MODULE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inter_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/inter_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 inter_ctl_module " "Found entity 1: inter_ctl_module" {  } { { "SRC/inter_ctl_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/inter_ctl_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/h2l_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/h2l_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_DETECT_MODULE " "Found entity 1: H2L_DETECT_MODULE" {  } { { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_FIFO_MODULE " "Found entity 1: RX_FIFO_MODULE" {  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_FIFO_MODULE " "Found entity 1: TX_FIFO_MODULE" {  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_tx_interface_demo " "Elaborating entity \"rx_tx_interface_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479652237122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_INTERFACE RX_INTERFACE:U1 " "Elaborating entity \"RX_INTERFACE\" for hierarchy \"RX_INTERFACE:U1\"" {  } { { "SRC/rx_tx_interface_demo.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_MODULE RX_INTERFACE:U1\|RX_MODULE:U1 " "Elaborating entity \"RX_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\"" {  } { { "SRC/RX_INTERFACE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_DETECT_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|H2L_DETECT_MODULE:U1 " "Elaborating entity \"H2L_DETECT_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|H2L_DETECT_MODULE:U1\"" {  } { { "SRC/RX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_BPS_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|RX_BPS_MODULE:U10 " "Elaborating entity \"RX_BPS_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|RX_BPS_MODULE:U10\"" {  } { { "SRC/RX_MODULE.v" "U10" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_CTL_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|RX_CTL_MODULE:U2 " "Elaborating entity \"RX_CTL_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|RX_CTL_MODULE:U2\"" {  } { { "SRC/RX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLED RX_CTL_MODULE.v(38) " "Verilog HDL or VHDL warning at RX_CTL_MODULE.v(38): object \"rLED\" assigned a value but never read" {  } { { "SRC/RX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_CTL_MODULE.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479652237138 "|rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_TOP_CTL_MODULE RX_INTERFACE:U1\|RX_TOP_CTL_MODULE:U2 " "Elaborating entity \"RX_TOP_CTL_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_TOP_CTL_MODULE:U2\"" {  } { { "SRC/RX_INTERFACE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FIFO_MODULE RX_INTERFACE:U1\|RX_FIFO_MODULE:U3 " "Elaborating entity \"RX_FIFO_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\"" {  } { { "SRC/RX_INTERFACE.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\"" {  } { { "SRC/RX_FIFO_MODULE.v" "scfifo_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\"" {  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479652237216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Instantiated megafunction \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237216 ""}  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479652237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uj71 " "Found entity 1: scfifo_uj71" {  } { { "db/scfifo_uj71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_uj71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uj71 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated " "Elaborating entity \"scfifo_uj71\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5q71 " "Found entity 1: a_dpfifo_5q71" {  } { { "db/a_dpfifo_5q71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5q71 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo " "Elaborating entity \"a_dpfifo_5q71\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\"" {  } { { "db/scfifo_uj71.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_uj71.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knf1 " "Found entity 1: altsyncram_knf1" {  } { { "db/altsyncram_knf1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_knf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knf1 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|altsyncram_knf1:FIFOram " "Elaborating entity \"altsyncram_knf1\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|altsyncram_knf1:FIFOram\"" {  } { { "db/a_dpfifo_5q71.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5q71.tdf" "almost_full_comparer" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_5q71.tdf" "two_comparison" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_t9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5q71.tdf" "rd_ptr_msb" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_aa7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_5q71.tdf" "usedw_counter" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_5q71.tdf" "wr_ptr" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_ctl_module inter_ctl_module:U2 " "Elaborating entity \"inter_ctl_module\" for hierarchy \"inter_ctl_module:U2\"" {  } { { "SRC/rx_tx_interface_demo.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_INTERFACE TX_INTERFACE:U3 " "Elaborating entity \"TX_INTERFACE\" for hierarchy \"TX_INTERFACE:U3\"" {  } { { "SRC/rx_tx_interface_demo.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_FIFO_MODULE TX_INTERFACE:U3\|TX_FIFO_MODULE:U1 " "Elaborating entity \"TX_FIFO_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\"" {  } { { "SRC/TX_INTERFACE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "SRC/TX_FIFO_MODULE.v" "scfifo_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479652237606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Instantiated megafunction \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652237606 ""}  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479652237606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vj71 " "Found entity 1: scfifo_vj71" {  } { { "db/scfifo_vj71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_vj71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vj71 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated " "Elaborating entity \"scfifo_vj71\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6q71 " "Found entity 1: a_dpfifo_6q71" {  } { { "db/a_dpfifo_6q71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6q71 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo " "Elaborating entity \"a_dpfifo_6q71\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\"" {  } { { "db/scfifo_vj71.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_vj71.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnf1 " "Found entity 1: altsyncram_mnf1" {  } { { "db/altsyncram_mnf1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_mnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnf1 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|altsyncram_mnf1:FIFOram " "Elaborating entity \"altsyncram_mnf1\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|altsyncram_mnf1:FIFOram\"" {  } { { "db/a_dpfifo_6q71.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6q71.tdf" "almost_full_comparer" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:two_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:two_comparison\"" {  } { { "db/a_dpfifo_6q71.tdf" "two_comparison" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_s9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_s9b:rd_ptr_msb " "Elaborating entity \"cntr_s9b\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_s9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6q71.tdf" "rd_ptr_msb" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9a7 " "Found entity 1: cntr_9a7" {  } { { "db/cntr_9a7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_9a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652237887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652237887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9a7 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_9a7:usedw_counter " "Elaborating entity \"cntr_9a7\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_9a7:usedw_counter\"" {  } { { "db/a_dpfifo_6q71.tdf" "usedw_counter" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_TOP_CTL_MODULE TX_INTERFACE:U3\|TX_TOP_CTL_MODULE:U2 " "Elaborating entity \"TX_TOP_CTL_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_TOP_CTL_MODULE:U2\"" {  } { { "SRC/TX_INTERFACE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_MODULE TX_INTERFACE:U3\|TX_MODULE:U3 " "Elaborating entity \"TX_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\"" {  } { { "SRC/TX_INTERFACE.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_BPS_MODULE TX_INTERFACE:U3\|TX_MODULE:U3\|TX_BPS_MODULE:U1 " "Elaborating entity \"TX_BPS_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\|TX_BPS_MODULE:U1\"" {  } { { "SRC/TX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_CTL_MODULE TX_INTERFACE:U3\|TX_MODULE:U3\|TX_CTL_MODULE:U2 " "Elaborating entity \"TX_CTL_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\|TX_CTL_MODULE:U2\"" {  } { { "SRC/TX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652237902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRC/TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_CTL_MODULE.v" 38 -1 0 } } { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 23 -1 0 } } { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479652238589 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479652238589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479652238838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479652239447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479652239447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479652239493 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479652239493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479652239493 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1479652239493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479652239493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652239509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:30:39 2016 " "Processing ended: Sun Nov 20 22:30:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652239509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652239509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652239509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652239509 ""}
