// Seed: 1598504005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_2  = 1;
  assign id_12 = id_13;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri id_6,
    input tri1 id_7
    , id_20,
    input uwire id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wand id_12,
    output supply0 id_13,
    input tri id_14,
    output tri id_15,
    input supply1 id_16,
    input supply0 id_17,
    output uwire id_18
);
  wire id_21;
  module_0(
      id_21, id_20, id_21, id_20, id_20, id_21, id_21, id_20, id_21, id_20
  );
  assign id_3 = id_17 && 1;
endmodule
