// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/01/2023 12:54:16"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module aula7 (
	CLOCK_50,
	KEY,
	LEDR,
	PC_OUT);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[8:0] PC_OUT;

// Design Ports Information
// KEY[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[0]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \gravar:detectorSub0|saidaQ~0_combout ;
wire \gravar:detectorSub0|saidaQ~q ;
wire \gravar:detectorSub0|saida~combout ;
wire \CPU|incrementa_PC|Add0~1_sumout ;
wire \CPU|PC|DOUT[0]~feeder_combout ;
wire \CPU|incrementa_PC|Add0~6 ;
wire \CPU|incrementa_PC|Add0~9_sumout ;
wire \CPU|PC|DOUT[2]~feeder_combout ;
wire \CPU|incrementa_PC|Add0~10 ;
wire \CPU|incrementa_PC|Add0~13_sumout ;
wire \CPU|PC|DOUT[3]~feeder_combout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~10_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~7_combout ;
wire \CPU|Dec_Instruction|Equal10~0_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \ROM1|memROM~4_wirecell_combout ;
wire \CPU|incrementa_PC|Add0~2 ;
wire \CPU|incrementa_PC|Add0~5_sumout ;
wire \CPU|PC|DOUT[1]~feeder_combout ;
wire \ROM1|memROM~9_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~14 ;
wire \CPU|incrementa_PC|Add0~17_sumout ;
wire \CPU|PC|DOUT[4]~feeder_combout ;
wire \CPU|incrementa_PC|Add0~18 ;
wire \CPU|incrementa_PC|Add0~21_sumout ;
wire \CPU|PC|DOUT[5]~feeder_combout ;
wire \ROM1|memROM~11_combout ;
wire \CPU|incrementa_PC|Add0~22 ;
wire \CPU|incrementa_PC|Add0~25_sumout ;
wire \CPU|PC|DOUT[6]~feeder_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~26 ;
wire \CPU|incrementa_PC|Add0~29_sumout ;
wire \CPU|PC|DOUT[7]~feeder_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle[6]~0_combout ;
wire \CPU|Dec_Instruction|Equal10~1_combout ;
wire \RAM1|ram~555_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~556_combout ;
wire \RAM1|ram~554_combout ;
wire \RAM1|ram~15DUPLICATE_q ;
wire \RAM1|ram~553_combout ;
wire \RAM1|ram~550_combout ;
wire \RAM1|ram~552_combout ;
wire \RAM1|ram~542_combout ;
wire \CPU|ULA|Add0~34_cout ;
wire \CPU|ULA|Add0~1_sumout ;
wire \CPU|Reg_A|DOUT[0]~feeder_combout ;
wire \RAM1|ram~15_q ;
wire \RAM1|ram~551_combout ;
wire \RAM1|ram~527_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ;
wire \CPU|Dec_Instruction|sinais_controle[4]~1_combout ;
wire \CPU|Dec_Instruction|sinais_controle~2_combout ;
wire \DECODER1|enableLedVector~1_combout ;
wire \RAM1|ram~16_q ;
wire \RAM1|ram~528_combout ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~584_combout ;
wire \RAM1|ram~529_combout ;
wire \RAM1|ram~543_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ;
wire \CPU|Reg_A|DOUT[1]~DUPLICATE_q ;
wire \CPU|ULA|Add0~2 ;
wire \CPU|ULA|Add0~5_sumout ;
wire \CPU|Reg_A|DOUT[1]~feeder_combout ;
wire \RegisterVector|DOUT[1]~feeder_combout ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~531_combout ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~530_combout ;
wire \RAM1|ram~580_combout ;
wire \RAM1|ram~544_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ;
wire \CPU|ULA|Add0~6 ;
wire \CPU|ULA|Add0~9_sumout ;
wire \CPU|Reg_A|DOUT[2]~feeder_combout ;
wire \CPU|Reg_A|DOUT[2]~DUPLICATE_q ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~532_combout ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~533_combout ;
wire \RAM1|ram~576_combout ;
wire \RAM1|ram~545_combout ;
wire \CPU|ULA|Add0~10 ;
wire \CPU|ULA|Add0~13_sumout ;
wire \CPU|Reg_A|DOUT[3]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~534_combout ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~535_combout ;
wire \RAM1|ram~572_combout ;
wire \RAM1|ram~546_combout ;
wire \CPU|ULA|Add0~14 ;
wire \CPU|ULA|Add0~17_sumout ;
wire \CPU|Reg_A|DOUT[4]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~536_combout ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~537_combout ;
wire \RAM1|ram~568_combout ;
wire \RAM1|ram~547_combout ;
wire \CPU|ULA|Add0~18 ;
wire \CPU|ULA|Add0~21_sumout ;
wire \CPU|Reg_A|DOUT[5]~feeder_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ;
wire \RegisterVector|DOUT[5]~feeder_combout ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~539_combout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~538_combout ;
wire \RAM1|ram~564_combout ;
wire \RAM1|ram~548_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ;
wire \CPU|Reg_A|DOUT[6]~DUPLICATE_q ;
wire \CPU|ULA|Add0~22 ;
wire \CPU|ULA|Add0~25_sumout ;
wire \CPU|Reg_A|DOUT[6]~feeder_combout ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~541_combout ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~540_combout ;
wire \RAM1|ram~560_combout ;
wire \RAM1|ram~549_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ;
wire \CPU|ULA|Add0~26 ;
wire \CPU|ULA|Add0~29_sumout ;
wire \CPU|Reg_A|DOUT[7]~feeder_combout ;
wire \CPU|Reg_A|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~5_combout ;
wire \FlipFlop8|DOUT~q ;
wire \RAM1|process_0~0_combout ;
wire \DECODER1|enableLed8~0_combout ;
wire \RAM1|process_0~1_combout ;
wire \FlipFlop8|DOUT~0_combout ;
wire \FlipFlop8|DOUT~DUPLICATE_q ;
wire \DECODER1|enableLedVector~0_combout ;
wire \FlipFlop9|DOUT~0_combout ;
wire \FlipFlop9|DOUT~q ;
wire \CPU|incrementa_PC|Add0~30 ;
wire \CPU|incrementa_PC|Add0~33_sumout ;
wire \CPU|PC|DOUT[8]~feeder_combout ;
wire [7:0] \RegisterVector|DOUT ;
wire [7:0] \CPU|Reg_A|DOUT ;
wire [8:0] \CPU|PC|DOUT ;


// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[0]~output (
	.i(\RegisterVector|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N42
cyclonev_io_obuf \LEDR[1]~output (
	.i(\RegisterVector|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \LEDR[2]~output (
	.i(\RegisterVector|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N76
cyclonev_io_obuf \LEDR[3]~output (
	.i(\RegisterVector|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[4]~output (
	.i(\RegisterVector|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[5]~output (
	.i(\RegisterVector|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[6]~output (
	.i(\RegisterVector|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\RegisterVector|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FlipFlop8|DOUT~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FlipFlop9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\CPU|PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\CPU|PC|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\CPU|PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N55
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X1_Y21_N0
cyclonev_lcell_comb \gravar:detectorSub0|saidaQ~0 (
// Equation(s):
// \gravar:detectorSub0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ~0 .extended_lut = "off";
defparam \gravar:detectorSub0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \gravar:detectorSub0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y21_N1
dffeas \gravar:detectorSub0|saidaQ (
	.clk(\CLOCK_50~input_o ),
	.d(\gravar:detectorSub0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gravar:detectorSub0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ .is_wysiwyg = "true";
defparam \gravar:detectorSub0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N57
cyclonev_lcell_comb \gravar:detectorSub0|saida (
// Equation(s):
// \gravar:detectorSub0|saida~combout  = LCELL(( !\gravar:detectorSub0|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\gravar:detectorSub0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saida .extended_lut = "off";
defparam \gravar:detectorSub0|saida .lut_mask = 64'hFF00FF0000000000;
defparam \gravar:detectorSub0|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N0
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~1 (
// Equation(s):
// \CPU|incrementa_PC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementa_PC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~1_sumout ),
	.cout(\CPU|incrementa_PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementa_PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N54
cyclonev_lcell_comb \CPU|PC|DOUT[0]~feeder (
// Equation(s):
// \CPU|PC|DOUT[0]~feeder_combout  = \CPU|incrementa_PC|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementa_PC|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|PC|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N3
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~5 (
// Equation(s):
// \CPU|incrementa_PC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))
// \CPU|incrementa_PC|Add0~6  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~5_sumout ),
	.cout(\CPU|incrementa_PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N6
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~9 (
// Equation(s):
// \CPU|incrementa_PC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))
// \CPU|incrementa_PC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~9_sumout ),
	.cout(\CPU|incrementa_PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N30
cyclonev_lcell_comb \CPU|PC|DOUT[2]~feeder (
// Equation(s):
// \CPU|PC|DOUT[2]~feeder_combout  = \CPU|incrementa_PC|Add0~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|incrementa_PC|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|PC|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N9
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~13 (
// Equation(s):
// \CPU|incrementa_PC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))
// \CPU|incrementa_PC|Add0~14  = CARRY(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~13_sumout ),
	.cout(\CPU|incrementa_PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N9
cyclonev_lcell_comb \CPU|PC|DOUT[3]~feeder (
// Equation(s):
// \CPU|PC|DOUT[3]~feeder_combout  = \CPU|incrementa_PC|Add0~13_sumout 

	.dataa(!\CPU|incrementa_PC|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \CPU|PC|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N32
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N56
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~4_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N27
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \ROM1|memROM~1_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h0000000000300030;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N11
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N51
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0A000A0005000500;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N54
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [2]))) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT [2]) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h0FF00FF0F0C0F0C0;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N42
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [2]) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [2] $ (((!\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h30CF30CF000F000F;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N45
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal10~0 (
// Equation(s):
// \CPU|Dec_Instruction|Equal10~0_combout  = ( !\ROM1|memROM~7_combout  & ( (\ROM1|memROM~8_combout  & (\ROM1|memROM~1_combout  & !\ROM1|memROM~6_combout )) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal10~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal10~0 .lut_mask = 64'h0500050000000000;
defparam \CPU|Dec_Instruction|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N31
dffeas \CPU|PC|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N10
dffeas \CPU|PC|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N51
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q )) ) ) # ( 
// !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h000C000C300C300C;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N0
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N49
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N27
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [3])) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'hA000A00050FA50FA;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N51
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~3_combout  ) ) # ( !\ROM1|memROM~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N0
cyclonev_lcell_comb \ROM1|memROM~4_wirecell (
// Equation(s):
// \ROM1|memROM~4_wirecell_combout  = ( !\ROM1|memROM~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4_wirecell .extended_lut = "off";
defparam \ROM1|memROM~4_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ROM1|memROM~4_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N55
dffeas \CPU|PC|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~4_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N48
cyclonev_lcell_comb \CPU|PC|DOUT[1]~feeder (
// Equation(s):
// \CPU|PC|DOUT[1]~feeder_combout  = ( \CPU|incrementa_PC|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N50
dffeas \CPU|PC|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N21
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [1] & (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h0000000000100010;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N19
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[4]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N12
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~17 (
// Equation(s):
// \CPU|incrementa_PC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))
// \CPU|incrementa_PC|Add0~18  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~17_sumout ),
	.cout(\CPU|incrementa_PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N18
cyclonev_lcell_comb \CPU|PC|DOUT[4]~feeder (
// Equation(s):
// \CPU|PC|DOUT[4]~feeder_combout  = ( \CPU|incrementa_PC|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N20
dffeas \CPU|PC|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[4]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N15
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~21 (
// Equation(s):
// \CPU|incrementa_PC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))
// \CPU|incrementa_PC|Add0~22  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~21_sumout ),
	.cout(\CPU|incrementa_PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N6
cyclonev_lcell_comb \CPU|PC|DOUT[5]~feeder (
// Equation(s):
// \CPU|PC|DOUT[5]~feeder_combout  = ( \CPU|incrementa_PC|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N15
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( !\CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0100010000000000;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N8
dffeas \CPU|PC|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[5]~feeder_combout ),
	.asdata(\ROM1|memROM~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N18
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~25 (
// Equation(s):
// \CPU|incrementa_PC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))
// \CPU|incrementa_PC|Add0~26  = CARRY(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~25_sumout ),
	.cout(\CPU|incrementa_PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N57
cyclonev_lcell_comb \CPU|PC|DOUT[6]~feeder (
// Equation(s):
// \CPU|PC|DOUT[6]~feeder_combout  = ( \CPU|incrementa_PC|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N58
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[6]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N21
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~29 (
// Equation(s):
// \CPU|incrementa_PC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))
// \CPU|incrementa_PC|Add0~30  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~29_sumout ),
	.cout(\CPU|incrementa_PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementa_PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N33
cyclonev_lcell_comb \CPU|PC|DOUT[7]~feeder (
// Equation(s):
// \CPU|PC|DOUT[7]~feeder_combout  = \CPU|incrementa_PC|Add0~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|incrementa_PC|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|PC|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N35
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[7]~feeder_combout ),
	.asdata(\ROM1|memROM~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N59
dffeas \CPU|PC|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[6]~feeder_combout ),
	.asdata(\ROM1|memROM~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N24
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [6])) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hA000A00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N36
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[6]~0 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[6]~0_combout  = ( !\ROM1|memROM~7_combout  & ( (\ROM1|memROM~1_combout  & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~6_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[6]~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[6]~0 .lut_mask = 64'h3000300000000000;
defparam \CPU|Dec_Instruction|sinais_controle[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N33
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal10~1 (
// Equation(s):
// \CPU|Dec_Instruction|Equal10~1_combout  = ( \ROM1|memROM~7_combout  & ( (\ROM1|memROM~8_combout  & (\ROM1|memROM~1_combout  & !\ROM1|memROM~6_combout )) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal10~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal10~1 .lut_mask = 64'h0000000005000500;
defparam \CPU|Dec_Instruction|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N18
cyclonev_lcell_comb \RAM1|ram~555 (
// Equation(s):
// \RAM1|ram~555_combout  = ( \ROM1|memROM~1_combout  & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~555 .extended_lut = "off";
defparam \RAM1|ram~555 .lut_mask = 64'h0000000000400040;
defparam \RAM1|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N17
dffeas \RAM1|ram~23 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N15
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = ( \RAM1|ram~23_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0]) # ((!\ROM1|memROM~1_combout ) # (\CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( \RAM1|ram~23_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1]) # 
// (((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (!\ROM1|memROM~1_combout )) # (\CPU|PC|DOUT [0])) ) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\RAM1|ram~23_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h0000FFFB0000FFCF;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N30
cyclonev_lcell_comb \RAM1|ram~554 (
// Equation(s):
// \RAM1|ram~554_combout  = ( \ROM1|memROM~1_combout  & ( (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~554 .extended_lut = "off";
defparam \RAM1|ram~554 .lut_mask = 64'h0000000040004000;
defparam \RAM1|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N59
dffeas \RAM1|ram~15DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15DUPLICATE .is_wysiwyg = "true";
defparam \RAM1|ram~15DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N36
cyclonev_lcell_comb \RAM1|ram~553 (
// Equation(s):
// \RAM1|ram~553_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~553 .extended_lut = "off";
defparam \RAM1|ram~553 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N45
cyclonev_lcell_comb \RAM1|ram~550 (
// Equation(s):
// \RAM1|ram~550_combout  = ( \ROM1|memROM~0_combout  & ( (!\ROM1|memROM~1_combout  & (((\RAM1|ram~15DUPLICATE_q )))) # (\ROM1|memROM~1_combout  & (\CPU|PC|DOUT [0] & ((\RAM1|ram~553_combout )))) ) ) # ( !\ROM1|memROM~0_combout  & ( (\RAM1|ram~15DUPLICATE_q  
// & ((!\ROM1|memROM~1_combout ) # ((!\CPU|PC|DOUT [0]) # (!\RAM1|ram~553_combout )))) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\RAM1|ram~15DUPLICATE_q ),
	.datad(!\RAM1|ram~553_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~550 .extended_lut = "off";
defparam \RAM1|ram~550 .lut_mask = 64'h0F0E0F0E0A1B0A1B;
defparam \RAM1|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N12
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( \RAM1|ram~550_combout  & ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\RAM1|ram~550_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "off";
defparam \RAM1|ram~552 .lut_mask = 64'h0000F0F000000000;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N27
cyclonev_lcell_comb \RAM1|ram~542 (
// Equation(s):
// \RAM1|ram~542_combout  = ( \RAM1|ram~552_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~11_combout  & \RAM1|ram~556_combout )) # (\ROM1|memROM~4_combout ))) ) ) # ( !\RAM1|ram~552_combout  & ( (!\ROM1|memROM~11_combout  & 
// (!\ROM1|memROM~9_combout  & (\RAM1|ram~556_combout  & !\ROM1|memROM~4_combout ))) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM1|ram~556_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~542 .extended_lut = "off";
defparam \RAM1|ram~542 .lut_mask = 64'h0800080008CC08CC;
defparam \RAM1|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N30
cyclonev_lcell_comb \CPU|ULA|Add0~34 (
// Equation(s):
// \CPU|ULA|Add0~34_cout  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~34 .extended_lut = "off";
defparam \CPU|ULA|Add0~34 .lut_mask = 64'h000000000000F0F0;
defparam \CPU|ULA|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N33
cyclonev_lcell_comb \CPU|ULA|Add0~1 (
// Equation(s):
// \CPU|ULA|Add0~1_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (!\ROM1|memROM~4_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [0] ) + ( \CPU|ULA|Add0~34_cout  ))
// \CPU|ULA|Add0~2  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~542_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (!\ROM1|memROM~4_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [0] ) + ( \CPU|ULA|Add0~34_cout  ))

	.dataa(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datad(!\RAM1|ram~542_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [0]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~1_sumout ),
	.cout(\CPU|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~1 .extended_lut = "off";
defparam \CPU|ULA|Add0~1 .lut_mask = 64'h0000FF000000B41E;
defparam \CPU|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N0
cyclonev_lcell_comb \CPU|Reg_A|DOUT[0]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N58
dffeas \RAM1|ram~15 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15 .is_wysiwyg = "true";
defparam \RAM1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N42
cyclonev_lcell_comb \RAM1|ram~551 (
// Equation(s):
// \RAM1|ram~551_combout  = ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~10_combout  ) ) ) # ( \ROM1|memROM~4_combout  & ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~15_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( !\ROM1|memROM~4_combout 
//  & ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~23_q  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM1|ram~15_q ),
	.datab(!\RAM1|ram~23_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~551 .extended_lut = "off";
defparam \RAM1|ram~551 .lut_mask = 64'h303050500F0F0000;
defparam \RAM1|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N18
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( !\ROM1|memROM~10_combout  & ( \RAM1|ram~551_combout  & ( !\ROM1|memROM~11_combout  ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM1|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "off";
defparam \RAM1|ram~527 .lut_mask = 64'h00000000AAAA0000;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N3
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  = ( \RAM1|ram~527_combout  & ( (!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (!\ROM1|memROM~9_combout )) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((!\ROM1|memROM~4_combout ))) ) ) # ( 
// !\RAM1|ram~527_combout  & ( (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & !\ROM1|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .lut_mask = 64'h0F000F00CFC0CFC0;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N39
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[4]~1 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[4]~1_combout  = ( \ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~1_combout  & \ROM1|memROM~6_combout )) ) ) # ( !\ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~1_combout  & 
// !\ROM1|memROM~6_combout )) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[4]~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[4]~1 .lut_mask = 64'h2200220000220022;
defparam \CPU|Dec_Instruction|sinais_controle[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N30
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~2 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~2_combout  = ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~7_combout  $ (((\ROM1|memROM~6_combout ) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~2 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~2 .lut_mask = 64'h00000000A05FA05F;
defparam \CPU|Dec_Instruction|sinais_controle~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y21_N1
dffeas \CPU|Reg_A|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[0]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N51
cyclonev_lcell_comb \DECODER1|enableLedVector~1 (
// Equation(s):
// \DECODER1|enableLedVector~1_combout  = ( \ROM1|memROM~1_combout  & ( (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLedVector~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLedVector~1 .extended_lut = "off";
defparam \DECODER1|enableLedVector~1 .lut_mask = 64'h0000000050005000;
defparam \DECODER1|enableLedVector~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y21_N49
dffeas \RegisterVector|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N5
dffeas \RAM1|ram~16 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~16 .is_wysiwyg = "true";
defparam \RAM1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N3
cyclonev_lcell_comb \RAM1|ram~528 (
// Equation(s):
// \RAM1|ram~528_combout  = ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~0_combout  & (\RAM1|ram~16_q  & ((!\RAM1|ram~553_combout ) # (!\CPU|PC|DOUT [0])))) ) ) # ( !\ROM1|memROM~1_combout  & ( \RAM1|ram~16_q  ) )

	.dataa(!\ROM1|memROM~0_combout ),
	.datab(!\RAM1|ram~553_combout ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\RAM1|ram~16_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~528 .extended_lut = "off";
defparam \RAM1|ram~528 .lut_mask = 64'h00FF00FF00A800A8;
defparam \RAM1|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N14
dffeas \RAM1|ram~24 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N12
cyclonev_lcell_comb \RAM1|ram~584 (
// Equation(s):
// \RAM1|ram~584_combout  = ( \RAM1|ram~24_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0]) # ((!\ROM1|memROM~1_combout ) # (\CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( \RAM1|ram~24_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1]) # 
// (((!\ROM1|memROM~1_combout ) # (!\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [0])) ) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\RAM1|ram~24_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~584 .extended_lut = "off";
defparam \RAM1|ram~584 .lut_mask = 64'h0000FFFB0000FCFF;
defparam \RAM1|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N39
cyclonev_lcell_comb \RAM1|ram~529 (
// Equation(s):
// \RAM1|ram~529_combout  = ( \RAM1|ram~584_combout  & ( (!\ROM1|memROM~11_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~528_combout ))) ) ) # ( !\RAM1|ram~584_combout  & ( (\RAM1|ram~528_combout  & (!\ROM1|memROM~11_combout  & \ROM1|memROM~4_combout 
// )) ) )

	.dataa(!\RAM1|ram~528_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~529 .extended_lut = "off";
defparam \RAM1|ram~529 .lut_mask = 64'h04040404C4C4C4C4;
defparam \RAM1|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y22_N42
cyclonev_lcell_comb \RAM1|ram~543 (
// Equation(s):
// \RAM1|ram~543_combout  = ( \RAM1|ram~529_combout  & ( !\ROM1|memROM~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~543 .extended_lut = "off";
defparam \RAM1|ram~543 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM1|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N24
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \RAM1|ram~529_combout  & ( \ROM1|memROM~2_combout  ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \RAM1|ram~529_combout  & ( 
// !\ROM1|memROM~9_combout  ) ) ) # ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( !\RAM1|ram~529_combout  & ( \ROM1|memROM~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.dataf(!\RAM1|ram~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .lut_mask = 64'h00000F0FCCCC0F0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N17
dffeas \CPU|Reg_A|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[1]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N36
cyclonev_lcell_comb \CPU|ULA|Add0~5 (
// Equation(s):
// \CPU|ULA|Add0~5_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~543_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~2_combout )))) ) + ( 
// \CPU|Reg_A|DOUT[1]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~2  ))
// \CPU|ULA|Add0~6  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~543_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~2_combout )))) ) + ( 
// \CPU|Reg_A|DOUT[1]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~2  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~543_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~5_sumout ),
	.cout(\CPU|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~5 .extended_lut = "off";
defparam \CPU|ULA|Add0~5 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N15
cyclonev_lcell_comb \CPU|Reg_A|DOUT[1]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N16
dffeas \CPU|Reg_A|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[1]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N36
cyclonev_lcell_comb \RegisterVector|DOUT[1]~feeder (
// Equation(s):
// \RegisterVector|DOUT[1]~feeder_combout  = \CPU|Reg_A|DOUT [1]

	.dataa(gnd),
	.datab(!\CPU|Reg_A|DOUT [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterVector|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterVector|DOUT[1]~feeder .extended_lut = "off";
defparam \RegisterVector|DOUT[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \RegisterVector|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y21_N37
dffeas \RegisterVector|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RegisterVector|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N31
dffeas \RAM1|ram~17 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N57
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~17_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~17_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N2
dffeas \RAM1|ram~25 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N12
cyclonev_lcell_comb \RAM1|ram~530 (
// Equation(s):
// \RAM1|ram~530_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~25_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~25_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~530 .extended_lut = "off";
defparam \RAM1|ram~530 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N3
cyclonev_lcell_comb \RAM1|ram~580 (
// Equation(s):
// \RAM1|ram~580_combout  = ( \RAM1|ram~530_combout  & ( (!\ROM1|memROM~11_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~531_combout ))) ) ) # ( !\RAM1|ram~530_combout  & ( (\ROM1|memROM~4_combout  & (!\ROM1|memROM~11_combout  & \RAM1|ram~531_combout 
// )) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM1|ram~531_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~530_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~580 .extended_lut = "off";
defparam \RAM1|ram~580 .lut_mask = 64'h00500050A0F0A0F0;
defparam \RAM1|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N0
cyclonev_lcell_comb \RAM1|ram~544 (
// Equation(s):
// \RAM1|ram~544_combout  = ( \RAM1|ram~580_combout  & ( !\ROM1|memROM~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~580_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~544 .extended_lut = "off";
defparam \RAM1|ram~544 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N54
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \ROM1|memROM~9_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( (\RAM1|ram~580_combout  & !\ROM1|memROM~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~580_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .lut_mask = 64'h0F000F0000FF00FF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N20
dffeas \CPU|Reg_A|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[2]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N39
cyclonev_lcell_comb \CPU|ULA|Add0~9 (
// Equation(s):
// \CPU|ULA|Add0~9_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~544_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [2] ) + ( \CPU|ULA|Add0~6  ))
// \CPU|ULA|Add0~10  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~544_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [2] ) + ( \CPU|ULA|Add0~6  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~544_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~9_sumout ),
	.cout(\CPU|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~9 .extended_lut = "off";
defparam \CPU|ULA|Add0~9 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N18
cyclonev_lcell_comb \CPU|Reg_A|DOUT[2]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N19
dffeas \CPU|Reg_A|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[2]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N58
dffeas \RegisterVector|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N40
dffeas \RAM1|ram~26 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N39
cyclonev_lcell_comb \RAM1|ram~532 (
// Equation(s):
// \RAM1|ram~532_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~26_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(!\RAM1|ram~26_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~532 .extended_lut = "off";
defparam \RAM1|ram~532 .lut_mask = 64'h5500550000000000;
defparam \RAM1|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N35
dffeas \RAM1|ram~18 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N33
cyclonev_lcell_comb \RAM1|ram~533 (
// Equation(s):
// \RAM1|ram~533_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~18_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~18_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~533 .extended_lut = "off";
defparam \RAM1|ram~533 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N9
cyclonev_lcell_comb \RAM1|ram~576 (
// Equation(s):
// \RAM1|ram~576_combout  = ( \RAM1|ram~533_combout  & ( (!\ROM1|memROM~11_combout  & ((\RAM1|ram~532_combout ) # (\ROM1|memROM~4_combout ))) ) ) # ( !\RAM1|ram~533_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~11_combout  & \RAM1|ram~532_combout 
// )) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\RAM1|ram~532_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~576 .extended_lut = "off";
defparam \RAM1|ram~576 .lut_mask = 64'h080808084C4C4C4C;
defparam \RAM1|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N21
cyclonev_lcell_comb \RAM1|ram~545 (
// Equation(s):
// \RAM1|ram~545_combout  = ( \RAM1|ram~576_combout  & ( !\ROM1|memROM~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~545 .extended_lut = "off";
defparam \RAM1|ram~545 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N42
cyclonev_lcell_comb \CPU|ULA|Add0~13 (
// Equation(s):
// \CPU|ULA|Add0~13_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~545_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~10_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [3] ) + ( \CPU|ULA|Add0~10  ))
// \CPU|ULA|Add0~14  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~545_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~10_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [3] ) + ( \CPU|ULA|Add0~10  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~545_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [3]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~13_sumout ),
	.cout(\CPU|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~13 .extended_lut = "off";
defparam \CPU|ULA|Add0~13 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N3
cyclonev_lcell_comb \CPU|Reg_A|DOUT[3]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N36
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout  = ( \ROM1|memROM~10_combout  & ( ((\RAM1|ram~576_combout  & !\ROM1|memROM~9_combout )) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout ) ) ) # ( !\ROM1|memROM~10_combout  & ( (\RAM1|ram~576_combout  & 
// (!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & !\ROM1|memROM~9_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~576_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .lut_mask = 64'h300030003F0F3F0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N4
dffeas \CPU|Reg_A|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[3]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N55
dffeas \RegisterVector|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N38
dffeas \RAM1|ram~27 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N48
cyclonev_lcell_comb \RAM1|ram~534 (
// Equation(s):
// \RAM1|ram~534_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~27_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~27_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~534 .extended_lut = "off";
defparam \RAM1|ram~534 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y22_N43
dffeas \RAM1|ram~19 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N6
cyclonev_lcell_comb \RAM1|ram~535 (
// Equation(s):
// \RAM1|ram~535_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~19_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~19_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~535 .extended_lut = "off";
defparam \RAM1|ram~535 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N42
cyclonev_lcell_comb \RAM1|ram~572 (
// Equation(s):
// \RAM1|ram~572_combout  = ( \RAM1|ram~535_combout  & ( (!\ROM1|memROM~11_combout  & ((\RAM1|ram~534_combout ) # (\ROM1|memROM~4_combout ))) ) ) # ( !\RAM1|ram~535_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~11_combout  & \RAM1|ram~534_combout 
// )) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\RAM1|ram~534_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~535_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~572 .extended_lut = "off";
defparam \RAM1|ram~572 .lut_mask = 64'h080808084C4C4C4C;
defparam \RAM1|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N21
cyclonev_lcell_comb \RAM1|ram~546 (
// Equation(s):
// \RAM1|ram~546_combout  = ( \RAM1|ram~572_combout  & ( !\ROM1|memROM~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~546 .extended_lut = "off";
defparam \RAM1|ram~546 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N45
cyclonev_lcell_comb \CPU|ULA|Add0~17 (
// Equation(s):
// \CPU|ULA|Add0~17_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~546_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [4] ) + ( \CPU|ULA|Add0~14  ))
// \CPU|ULA|Add0~18  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~546_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [4] ) + ( \CPU|ULA|Add0~14  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~546_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~17_sumout ),
	.cout(\CPU|ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~17 .extended_lut = "off";
defparam \CPU|ULA|Add0~17 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N6
cyclonev_lcell_comb \CPU|Reg_A|DOUT[4]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N45
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \ROM1|memROM~9_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( (\RAM1|ram~572_combout  & !\ROM1|memROM~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~572_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .lut_mask = 64'h0F000F0000FF00FF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N8
dffeas \CPU|Reg_A|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[4]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N46
dffeas \RegisterVector|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[4] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N26
dffeas \RAM1|ram~28 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N24
cyclonev_lcell_comb \RAM1|ram~536 (
// Equation(s):
// \RAM1|ram~536_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~28_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~28_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~536 .extended_lut = "off";
defparam \RAM1|ram~536 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y21_N35
dffeas \RAM1|ram~20 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N33
cyclonev_lcell_comb \RAM1|ram~537 (
// Equation(s):
// \RAM1|ram~537_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~20_q ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~20_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~537 .extended_lut = "off";
defparam \RAM1|ram~537 .lut_mask = 64'h00AA00AA00000000;
defparam \RAM1|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N42
cyclonev_lcell_comb \RAM1|ram~568 (
// Equation(s):
// \RAM1|ram~568_combout  = ( \RAM1|ram~537_combout  & ( (!\ROM1|memROM~11_combout  & ((\ROM1|memROM~4_combout ) # (\RAM1|ram~536_combout ))) ) ) # ( !\RAM1|ram~537_combout  & ( (!\ROM1|memROM~11_combout  & (\RAM1|ram~536_combout  & !\ROM1|memROM~4_combout 
// )) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~536_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~568 .extended_lut = "off";
defparam \RAM1|ram~568 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \RAM1|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N21
cyclonev_lcell_comb \RAM1|ram~547 (
// Equation(s):
// \RAM1|ram~547_combout  = ( \RAM1|ram~568_combout  & ( !\ROM1|memROM~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~547 .extended_lut = "off";
defparam \RAM1|ram~547 .lut_mask = 64'h00000000FF00FF00;
defparam \RAM1|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N48
cyclonev_lcell_comb \CPU|ULA|Add0~21 (
// Equation(s):
// \CPU|ULA|Add0~21_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~547_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~11_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [5] ) + ( \CPU|ULA|Add0~18  ))
// \CPU|ULA|Add0~22  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~547_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~11_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [5] ) + ( \CPU|ULA|Add0~18  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM1|ram~547_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~21_sumout ),
	.cout(\CPU|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~21 .extended_lut = "off";
defparam \CPU|ULA|Add0~21 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N9
cyclonev_lcell_comb \CPU|Reg_A|DOUT[5]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N45
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \ROM1|memROM~11_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( (\RAM1|ram~568_combout  & !\ROM1|memROM~9_combout ) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~568_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .lut_mask = 64'h0F000F0055555555;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N11
dffeas \CPU|Reg_A|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[5]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N39
cyclonev_lcell_comb \RegisterVector|DOUT[5]~feeder (
// Equation(s):
// \RegisterVector|DOUT[5]~feeder_combout  = \CPU|Reg_A|DOUT [5]

	.dataa(!\CPU|Reg_A|DOUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterVector|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterVector|DOUT[5]~feeder .extended_lut = "off";
defparam \RegisterVector|DOUT[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \RegisterVector|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y21_N40
dffeas \RegisterVector|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RegisterVector|DOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[5] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N32
dffeas \RAM1|ram~21 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N30
cyclonev_lcell_comb \RAM1|ram~539 (
// Equation(s):
// \RAM1|ram~539_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~21_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~21_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~539 .extended_lut = "off";
defparam \RAM1|ram~539 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y21_N8
dffeas \RAM1|ram~29 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N6
cyclonev_lcell_comb \RAM1|ram~538 (
// Equation(s):
// \RAM1|ram~538_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~29_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~29_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~538 .extended_lut = "off";
defparam \RAM1|ram~538 .lut_mask = 64'h00F000F000000000;
defparam \RAM1|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N48
cyclonev_lcell_comb \RAM1|ram~564 (
// Equation(s):
// \RAM1|ram~564_combout  = ( \RAM1|ram~538_combout  & ( (!\ROM1|memROM~11_combout  & ((!\ROM1|memROM~4_combout ) # (\RAM1|ram~539_combout ))) ) ) # ( !\RAM1|ram~538_combout  & ( (\RAM1|ram~539_combout  & (!\ROM1|memROM~11_combout  & \ROM1|memROM~4_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~539_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~538_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~564 .extended_lut = "off";
defparam \RAM1|ram~564 .lut_mask = 64'h00300030F030F030;
defparam \RAM1|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N57
cyclonev_lcell_comb \RAM1|ram~548 (
// Equation(s):
// \RAM1|ram~548_combout  = ( !\ROM1|memROM~9_combout  & ( \RAM1|ram~564_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\RAM1|ram~564_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~548 .extended_lut = "off";
defparam \RAM1|ram~548 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N51
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \ROM1|memROM~9_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( (!\ROM1|memROM~9_combout  & \RAM1|ram~564_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~564_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .lut_mask = 64'h00F000F00F0F0F0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N14
dffeas \CPU|Reg_A|DOUT[6]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[6]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N51
cyclonev_lcell_comb \CPU|ULA|Add0~25 (
// Equation(s):
// \CPU|ULA|Add0~25_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~548_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT[6]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~22  ))
// \CPU|ULA|Add0~26  = CARRY(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~548_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~9_combout )))) ) + ( 
// \CPU|Reg_A|DOUT[6]~DUPLICATE_q  ) + ( \CPU|ULA|Add0~22  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~548_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~25_sumout ),
	.cout(\CPU|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~25 .extended_lut = "off";
defparam \CPU|ULA|Add0~25 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N12
cyclonev_lcell_comb \CPU|Reg_A|DOUT[6]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N13
dffeas \CPU|Reg_A|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[6]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N31
dffeas \RegisterVector|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[6] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N56
dffeas \RAM1|ram~22 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N27
cyclonev_lcell_comb \RAM1|ram~541 (
// Equation(s):
// \RAM1|ram~541_combout  = ( !\ROM1|memROM~2_combout  & ( (\RAM1|ram~22_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~22_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~541 .extended_lut = "off";
defparam \RAM1|ram~541 .lut_mask = 64'h0F000F0000000000;
defparam \RAM1|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \RAM1|ram~30 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N9
cyclonev_lcell_comb \RAM1|ram~540 (
// Equation(s):
// \RAM1|ram~540_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~30_q ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~30_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~540 .extended_lut = "off";
defparam \RAM1|ram~540 .lut_mask = 64'h00AA00AA00000000;
defparam \RAM1|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N39
cyclonev_lcell_comb \RAM1|ram~560 (
// Equation(s):
// \RAM1|ram~560_combout  = ( \RAM1|ram~541_combout  & ( \RAM1|ram~540_combout  & ( !\ROM1|memROM~11_combout  ) ) ) # ( !\RAM1|ram~541_combout  & ( \RAM1|ram~540_combout  & ( (!\ROM1|memROM~4_combout  & !\ROM1|memROM~11_combout ) ) ) ) # ( 
// \RAM1|ram~541_combout  & ( !\RAM1|ram~540_combout  & ( (\ROM1|memROM~4_combout  & !\ROM1|memROM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\RAM1|ram~541_combout ),
	.dataf(!\RAM1|ram~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~560 .extended_lut = "off";
defparam \RAM1|ram~560 .lut_mask = 64'h00000F00F000FF00;
defparam \RAM1|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N0
cyclonev_lcell_comb \RAM1|ram~549 (
// Equation(s):
// \RAM1|ram~549_combout  = ( !\ROM1|memROM~9_combout  & ( \RAM1|ram~560_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\RAM1|ram~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~549 .extended_lut = "off";
defparam \RAM1|ram~549 .lut_mask = 64'h00000000FFFF0000;
defparam \RAM1|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y21_N18
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout  = ( \CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( \ROM1|memROM~11_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ( (!\ROM1|memROM~9_combout  & \RAM1|ram~560_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM1|ram~560_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .lut_mask = 64'h00CC00CC0F0F0F0F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N26
dffeas \CPU|Reg_A|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[7]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N54
cyclonev_lcell_comb \CPU|ULA|Add0~29 (
// Equation(s):
// \CPU|ULA|Add0~29_sumout  = SUM(( !\CPU|Dec_Instruction|Equal10~1_combout  $ (((!\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & ((\RAM1|ram~549_combout ))) # (\CPU|Dec_Instruction|sinais_controle[6]~0_combout  & (\ROM1|memROM~11_combout )))) ) + ( 
// \CPU|Reg_A|DOUT [7] ) + ( \CPU|ULA|Add0~26  ))

	.dataa(!\CPU|Dec_Instruction|Equal10~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle[6]~0_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\RAM1|ram~549_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~29 .extended_lut = "off";
defparam \CPU|ULA|Add0~29 .lut_mask = 64'h0000FF000000A965;
defparam \CPU|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y21_N24
cyclonev_lcell_comb \CPU|Reg_A|DOUT[7]~feeder (
// Equation(s):
// \CPU|Reg_A|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_A|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Reg_A|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_A|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y21_N25
dffeas \CPU|Reg_A|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|Reg_A|DOUT[7]~feeder_combout ),
	.asdata(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~1_combout ),
	.ena(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Reg_A|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N22
dffeas \RegisterVector|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\CPU|Reg_A|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[7] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N39
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT [0] & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [3] & 
// (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [3] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h0000000055220088;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N58
dffeas \FlipFlop8|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\FlipFlop8|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop8|DOUT .is_wysiwyg = "true";
defparam \FlipFlop8|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N48
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~8_combout  & !\ROM1|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h00000000F000F000;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N24
cyclonev_lcell_comb \DECODER1|enableLed8~0 (
// Equation(s):
// \DECODER1|enableLed8~0_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~3_combout  & !\ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLed8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLed8~0 .extended_lut = "off";
defparam \DECODER1|enableLed8~0 .lut_mask = 64'h000000000F000F00;
defparam \DECODER1|enableLed8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N6
cyclonev_lcell_comb \RAM1|process_0~1 (
// Equation(s):
// \RAM1|process_0~1_combout  = ( \CPU|PC|DOUT [3] & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[0]~DUPLICATE_q )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~1 .extended_lut = "off";
defparam \RAM1|process_0~1 .lut_mask = 64'h000000005F5AA0A0;
defparam \RAM1|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N54
cyclonev_lcell_comb \FlipFlop8|DOUT~0 (
// Equation(s):
// \FlipFlop8|DOUT~0_combout  = ( \DECODER1|enableLed8~0_combout  & ( \RAM1|process_0~1_combout  & ( (!\ROM1|memROM~5_combout  & (((\FlipFlop8|DOUT~q )))) # (\ROM1|memROM~5_combout  & ((!\RAM1|process_0~0_combout  & ((\FlipFlop8|DOUT~q ))) # 
// (\RAM1|process_0~0_combout  & (\CPU|Reg_A|DOUT [0])))) ) ) ) # ( !\DECODER1|enableLed8~0_combout  & ( \RAM1|process_0~1_combout  & ( \FlipFlop8|DOUT~q  ) ) ) # ( \DECODER1|enableLed8~0_combout  & ( !\RAM1|process_0~1_combout  & ( \FlipFlop8|DOUT~q  ) ) ) 
// # ( !\DECODER1|enableLed8~0_combout  & ( !\RAM1|process_0~1_combout  & ( \FlipFlop8|DOUT~q  ) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(!\CPU|Reg_A|DOUT [0]),
	.datac(!\FlipFlop8|DOUT~q ),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(!\DECODER1|enableLed8~0_combout ),
	.dataf(!\RAM1|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop8|DOUT~0 .extended_lut = "off";
defparam \FlipFlop8|DOUT~0 .lut_mask = 64'h0F0F0F0F0F0F0F1B;
defparam \FlipFlop8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N59
dffeas \FlipFlop8|DOUT~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\FlipFlop8|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop8|DOUT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop8|DOUT~DUPLICATE .is_wysiwyg = "true";
defparam \FlipFlop8|DOUT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N21
cyclonev_lcell_comb \DECODER1|enableLedVector~0 (
// Equation(s):
// \DECODER1|enableLedVector~0_combout  = ( \RAM1|process_0~0_combout  & ( \ROM1|memROM~4_combout  & ( (\RAM1|process_0~1_combout  & \ROM1|memROM~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~1_combout ),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLedVector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLedVector~0 .extended_lut = "off";
defparam \DECODER1|enableLedVector~0 .lut_mask = 64'h0000000000000303;
defparam \DECODER1|enableLedVector~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N57
cyclonev_lcell_comb \FlipFlop9|DOUT~0 (
// Equation(s):
// \FlipFlop9|DOUT~0_combout  = ( \ROM1|memROM~2_combout  & ( (!\DECODER1|enableLedVector~0_combout  & ((\FlipFlop9|DOUT~q ))) # (\DECODER1|enableLedVector~0_combout  & (\CPU|Reg_A|DOUT [0])) ) ) # ( !\ROM1|memROM~2_combout  & ( \FlipFlop9|DOUT~q  ) )

	.dataa(!\CPU|Reg_A|DOUT [0]),
	.datab(gnd),
	.datac(!\FlipFlop9|DOUT~q ),
	.datad(!\DECODER1|enableLedVector~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop9|DOUT~0 .extended_lut = "off";
defparam \FlipFlop9|DOUT~0 .lut_mask = 64'h0F0F0F0F0F550F55;
defparam \FlipFlop9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N28
dffeas \FlipFlop9|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\FlipFlop9|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop9|DOUT .is_wysiwyg = "true";
defparam \FlipFlop9|DOUT .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y22_N34
dffeas \CPU|PC|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[7]~feeder_combout ),
	.asdata(\ROM1|memROM~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N24
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~33 (
// Equation(s):
// \CPU|incrementa_PC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N12
cyclonev_lcell_comb \CPU|PC|DOUT[8]~feeder (
// Equation(s):
// \CPU|PC|DOUT[8]~feeder_combout  = ( \CPU|incrementa_PC|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|DOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~feeder .extended_lut = "off";
defparam \CPU|PC|DOUT[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|PC|DOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N13
dffeas \CPU|PC|DOUT[8] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\CPU|PC|DOUT[8]~feeder_combout ),
	.asdata(\ROM1|memROM~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|Equal10~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
