##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUTTON_CLOCK
		4.2::Critical Path Report for NOTIFY_CLOCK
		4.3::Critical Path Report for PWM_CLOCK
		4.4::Critical Path Report for SPIM_EEPROM_IntClock
		4.5::Critical Path Report for SPIM_IMU_IntClock
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
		5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
		5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
		5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_DELSIG_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DELSIG_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: BUTTON_CLOCK                        | Frequency: 38.65 MHz  | Target: 0.00 MHz    | 
Clock: BUTTON_CLOCK(fixed-function)        | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz   | 
Clock: MAIN_CLOCK                          | N/A                   | Target: 0.00 MHz    | 
Clock: MAIN_CLOCK(fixed-function)          | N/A                   | Target: 0.00 MHz    | 
Clock: NOTIFY_CLOCK                        | Frequency: 62.12 MHz  | Target: 0.00 MHz    | 
Clock: PWM_CLOCK                           | Frequency: 65.43 MHz  | Target: 0.10 MHz    | 
Clock: SPIM_EEPROM_IntClock                | Frequency: 73.59 MHz  | Target: 2.00 MHz    | 
Clock: SPIM_IMU_IntClock                   | Frequency: 67.46 MHz  | Target: 2.00 MHz    | 
Clock: UART_IntClock                       | Frequency: 53.50 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_DELSIG:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUTTON_CLOCK          BUTTON_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
NOTIFY_CLOCK          NOTIFY_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
PWM_CLOCK             PWM_CLOCK             1e+007           9984716      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_EEPROM_IntClock  SPIM_EEPROM_IntClock  500000           486411       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IMU_IntClock     SPIM_IMU_IntClock     500000           485177       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         1.08333e+006     1064642      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase        
------------------  ------------  ----------------------  
BUTTON_PIN(0)_PAD   19626         BUTTON_CLOCK:R          
MISO_EEPROM(0)_PAD  18363         SPIM_EEPROM_IntClock:R  
MISO_IMU(0)_PAD     20622         SPIM_IMU_IntClock:R     
RX_PIN(0)_PAD       27970         UART_IntClock:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase        
------------------  ------------  ----------------------  
BLUE_PIN(0)_PAD     22496         PWM_CLOCK:R             
GREEN_PIN(0)_PAD    22791         PWM_CLOCK:R             
MOSI_EEPROM(0)_PAD  24442         SPIM_EEPROM_IntClock:R  
MOSI_IMU(0)_PAD     24081         SPIM_IMU_IntClock:R     
ONBOARD_LED(0)_PAD  25243         NOTIFY_CLOCK:R          
RED_PIN(0)_PAD      22672         PWM_CLOCK:R             
SCLK_EEPROM(0)_PAD  22795         SPIM_EEPROM_IntClock:R  
SCLK_IMU(0)_PAD     23472         SPIM_IMU_IntClock:R     
TX_PIN(0)_PAD       34383         UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUTTON_CLOCK
******************************************
Clock: BUTTON_CLOCK
Frequency: 38.65 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999974129p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19811
-------------------------------------   ----- 
End-of-path arrival time (ps)           19811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999974129  RISE       1
Net_24015/main_0                                 macrocell3      8319   9569  9999974129  RISE       1
Net_24015/q                                      macrocell3      3350  12919  9999974129  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6893  19811  9999974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NOTIFY_CLOCK
******************************************
Clock: NOTIFY_CLOCK
Frequency: 62.12 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999983902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9999983902  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   8788  10038  9999983902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_CLOCK
***************************************
Clock: PWM_CLOCK
Frequency: 65.43 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14784
-------------------------------------   ----- 
End-of-path arrival time (ps)           14784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3291   5581  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   8931  9984716  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5852  14784  9984716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_EEPROM_IntClock
**************************************************
Clock: SPIM_EEPROM_IntClock
Frequency: 73.59 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_4  macrocell12     3136   5076  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   8426  486411  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2313  10739  486411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_IMU_IntClock
***********************************************
Clock: SPIM_IMU_IntClock
Frequency: 67.46 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4   count7cell      1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_0  macrocell6      3545   5485  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350   8835  485177  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   3138  11973  485177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 53.50 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15221
-------------------------------------   ----- 
End-of-path arrival time (ps)           15221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q              macrocell76     1250   1250  1064642  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     6215   7465  1064642  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  10815  1064642  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4406  15221  1064642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4   count7cell      1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_0  macrocell6      3545   5485  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350   8835  485177  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   3138  11973  485177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_4  macrocell12     3136   5076  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   8426  486411  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2313  10739  486411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15221
-------------------------------------   ----- 
End-of-path arrival time (ps)           15221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q              macrocell76     1250   1250  1064642  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     6215   7465  1064642  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  10815  1064642  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4406  15221  1064642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14784
-------------------------------------   ----- 
End-of-path arrival time (ps)           14784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3291   5581  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   8931  9984716  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5852  14784  9984716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999983902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9999983902  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   8788  10038  9999983902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999974129p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19811
-------------------------------------   ----- 
End-of-path arrival time (ps)           19811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999974129  RISE       1
Net_24015/main_0                                 macrocell3      8319   9569  9999974129  RISE       1
Net_24015/q                                      macrocell3      3350  12919  9999974129  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6893  19811  9999974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4   count7cell      1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_0  macrocell6      3545   5485  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350   8835  485177  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   3138  11973  485177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485645p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell46     1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   4625   5875  485645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486240p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q            macrocell45     1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   4030   5280  486240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_IMU:BSPIM:RxStsReg\/clock
Path slack     : 486294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  486294  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/main_5          macrocell9      3403   6983  486294  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/q               macrocell9      3350  10333  486294  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/status_6           statusicell5    2873  13206  486294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486411p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_4  macrocell12     3136   5076  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   8426  486411  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2313  10739  486411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486569p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q            macrocell44     1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   3701   4951  486569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 486759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4   count7cell     1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_0  macrocell6     3545   5485  485177  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6     3350   8835  485177  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_3    statusicell4   3906  12741  486759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 487376p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q           macrocell58    1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/main_2  macrocell13    4627   5877  487376  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/q       macrocell13    3350   9227  487376  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_0   statusicell7   2897  12124  487376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 487952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  487952  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell15     2306   5886  487952  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell15     3350   9236  487952  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell8    2312  11548  487952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell8        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 488174p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0   count7cell     1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_4  macrocell12    3136   5076  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12    3350   8426  486411  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_3    statusicell7   2900  11326  488174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29024/main_4
Capture Clock  : Net_29024/clock_0
Path slack     : 488219p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  488219  RISE       1
Net_29024/main_4                    macrocell43     2911   8271  488219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 488600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488600  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_8              macrocell46     4310   7890  488600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29030/main_4
Capture Clock  : Net_29030/clock_0
Path slack     : 488804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell6   5360   5360  488804  RISE       1
Net_29030/main_4                       macrocell55     2326   7686  488804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 488857p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q           macrocell46    1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/main_2  macrocell7     3717   4967  488857  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/q       macrocell7     3350   8317  488857  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_0   statusicell4   2326  10643  488857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489016p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q            macrocell58     1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   3724   4974  489016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 489103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488600  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_8              macrocell44     3807   7387  489103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 489103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  488600  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_8              macrocell45     3807   7387  489103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489331p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_3   macrocell49   5219   7159  489331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489466p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q            macrocell56     1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   3274   4524  489466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489484p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485481  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_7   macrocell49   5066   7006  489484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489496p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485482  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_4   macrocell49   5054   6994  489496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q            macrocell57     1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   3235   4485  489505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485488  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_6   macrocell49   4898   6838  489652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_IMU:BSPIM:BitCounter\/clock
Path slack     : 489801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell49   1250   1250  489801  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/enable  count7cell    4889   6139  489801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489819p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485821  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_5   macrocell49   4731   6671  489819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490056p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q         macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_2  macrocell60   5184   6434  490056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 490056p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q        macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_2  macrocell61   5184   6434  490056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29027/main_2
Capture Clock  : Net_29027/clock_0
Path slack     : 490101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  487376  RISE       1
Net_29027/main_2               macrocell59   5139   6389  490101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29029/main_2
Capture Clock  : Net_29029/clock_0
Path slack     : 490101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  487376  RISE       1
Net_29029/main_2               macrocell63   5139   6389  490101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_EEPROM:BSPIM:BitCounter\/clock
Path slack     : 490172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell62   1250   1250  490172  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/enable  count7cell    4518   5768  490172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490245p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_3      macrocell46   4305   6245  490245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490245p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_3    macrocell48   4305   6245  490245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485481  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_7      macrocell46   4151   6091  490399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485481  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_7    macrocell48   4151   6091  490399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490413p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485482  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_4      macrocell46   4137   6077  490413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490413p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485482  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_4    macrocell48   4137   6077  490413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_28604/main_1
Capture Clock  : Net_28604/clock_0
Path slack     : 490467p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  486240  RISE       1
Net_28604/main_1            macrocell47   4773   6023  490467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490467p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q          macrocell45   1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_1  macrocell49   4773   6023  490467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 490550p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q          macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_2  macrocell62   4690   5940  490550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490567p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485488  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_6      macrocell46   3983   5923  490567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490567p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485488  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_6    macrocell48   3983   5923  490567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29030/main_3
Capture Clock  : Net_29030/clock_0
Path slack     : 490613p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell58   1250   1250  487376  RISE       1
Net_29030/main_3               macrocell55   4627   5877  490613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  490622  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_8              macrocell56     2288   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  490622  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_8              macrocell57     2288   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  490622  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_3              macrocell58     2288   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_28604/main_0
Capture Clock  : Net_28604/clock_0
Path slack     : 490627p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  486569  RISE       1
Net_28604/main_0            macrocell47   4613   5863  490627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490627p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q          macrocell44   1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_0  macrocell49   4613   5863  490627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485821  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_5      macrocell46   3814   5754  490736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485821  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_5    macrocell48   3814   5754  490736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29027/main_1
Capture Clock  : Net_29027/clock_0
Path slack     : 490916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  488777  RISE       1
Net_29027/main_1               macrocell59   4324   5574  490916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29029/main_1
Capture Clock  : Net_29029/clock_0
Path slack     : 490916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  488777  RISE       1
Net_29029/main_1               macrocell63   4324   5574  490916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 490927p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q          macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_1  macrocell62   4313   5563  490927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_3      macrocell44   3551   5491  490999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 490999p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485177  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_3      macrocell45   3551   5491  490999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29027/main_0
Capture Clock  : Net_29027/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  488728  RISE       1
Net_29027/main_0               macrocell59   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29029/main_0
Capture Clock  : Net_29029/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  488728  RISE       1
Net_29029/main_0               macrocell63   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 491066p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q          macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_0  macrocell62   4174   5424  491066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485481  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_7      macrocell44   3227   5167  491323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485481  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_7      macrocell45   3227   5167  491323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491333p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485488  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_6      macrocell44   3217   5157  491333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491333p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485488  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_6      macrocell45   3217   5157  491333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491338p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_1  macrocell46   3902   5152  491338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491338p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q         macrocell45   1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_1  macrocell48   3902   5152  491338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485482  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_4      macrocell44   3209   5149  491341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491341p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485482  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_4      macrocell45   3209   5149  491341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_28604/main_2
Capture Clock  : Net_28604/clock_0
Path slack     : 491381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  485645  RISE       1
Net_28604/main_2            macrocell47   3859   5109  491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491381p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q          macrocell46   1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_2  macrocell49   3859   5109  491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : Net_29030/main_9
Capture Clock  : Net_29030/clock_0
Path slack     : 491414p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486411  RISE       1
Net_29030/main_9                        macrocell55   3136   5076  491414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : Net_29030/main_5
Capture Clock  : Net_29030/clock_0
Path slack     : 491428p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  486425  RISE       1
Net_29030/main_5                        macrocell55   3122   5062  491428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_7    macrocell60   3120   5060  491430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491430p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_7     macrocell61   3120   5060  491430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  486425  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_3    macrocell60   3111   5051  491439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  486425  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_3     macrocell61   3111   5051  491439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_2  macrocell56   3784   5034  491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_2  macrocell57   3784   5034  491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 491456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell58   1250   1250  487376  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_2  macrocell58   3784   5034  491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486598  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_5    macrocell60   3091   5031  491459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491459p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486598  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_5     macrocell61   3091   5031  491459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  486584  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_4    macrocell60   3087   5027  491463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  486584  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_4     macrocell61   3087   5027  491463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486598  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_5      macrocell56   3087   5027  491463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486598  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_5      macrocell57   3087   5027  491463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29030/q
Path End       : Net_29030/main_0
Capture Clock  : Net_29030/clock_0
Path slack     : 491467p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29030/q       macrocell55   1250   1250  491467  RISE       1
Net_29030/main_0  macrocell55   3773   5023  491467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491468p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  486584  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_4      macrocell56   3082   5022  491468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491468p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  486584  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_4      macrocell57   3082   5022  491468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_2  macrocell44   3717   4967  491523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_2  macrocell45   3717   4967  491523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 491540p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  485645  RISE       1
Net_25/main_2               macrocell42   3700   4950  491540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_29024/main_3
Capture Clock  : Net_29024/clock_0
Path slack     : 491540p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell46   1250   1250  485645  RISE       1
Net_29024/main_3            macrocell43   3700   4950  491540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_0  macrocell46   3698   4948  491542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q         macrocell44   1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_0  macrocell48   3698   4948  491542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  486425  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_3      macrocell56   2975   4915  491575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  486425  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_3      macrocell57   2975   4915  491575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : Net_29030/main_6
Capture Clock  : Net_29030/clock_0
Path slack     : 491587p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  486584  RISE       1
Net_29030/main_6                        macrocell55   2963   4903  491587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : Net_29030/main_7
Capture Clock  : Net_29030/clock_0
Path slack     : 491601p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486598  RISE       1
Net_29030/main_7                        macrocell55   2949   4889  491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491602p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_7      macrocell56   2948   4888  491602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491602p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486411  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_7      macrocell57   2948   4888  491602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : Net_29030/main_8
Capture Clock  : Net_29030/clock_0
Path slack     : 491629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486627  RISE       1
Net_29030/main_8                        macrocell55   2921   4861  491629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486627  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_6    macrocell60   2914   4854  491636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486627  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_6     macrocell61   2914   4854  491636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491639p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486627  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_6      macrocell56   2911   4851  491639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491639p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486627  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_6      macrocell57   2911   4851  491639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485821  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_5      macrocell44   2888   4828  491662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485821  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_5      macrocell45   2888   4828  491662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29029/q
Path End       : Net_29029/main_3
Capture Clock  : Net_29029/clock_0
Path slack     : 491767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29029/q       macrocell63   1250   1250  491767  RISE       1
Net_29029/main_3  macrocell63   3473   4723  491767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q       macrocell61   1250   1250  491950  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_8  macrocell61   3290   4540  491950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell61   1250   1250  491950  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_9  macrocell56   3290   4540  491950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell61   1250   1250  491950  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_9  macrocell57   3290   4540  491950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29030/main_1
Capture Clock  : Net_29030/clock_0
Path slack     : 491965p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell56   1250   1250  488728  RISE       1
Net_29030/main_1               macrocell55   3275   4525  491965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : Net_29030/main_10
Capture Clock  : Net_29030/clock_0
Path slack     : 491966p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q  macrocell61   1250   1250  491950  RISE       1
Net_29030/main_10               macrocell55   3274   4524  491966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_0  macrocell56   3272   4522  491968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_0  macrocell57   3272   4522  491968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 491968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_0  macrocell58   3272   4522  491968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q         macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_0  macrocell60   3272   4522  491968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491968p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q        macrocell56   1250   1250  488728  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_0  macrocell61   3272   4522  491968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 492006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q         macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_1  macrocell60   3234   4484  492006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 492006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q        macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_1  macrocell61   3234   4484  492006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 492007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_1  macrocell56   3233   4483  492007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 492007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_1  macrocell57   3233   4483  492007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 492007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell57   1250   1250  488777  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_1  macrocell58   3233   4483  492007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29030/main_2
Capture Clock  : Net_29030/clock_0
Path slack     : 492014p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell57   1250   1250  488777  RISE       1
Net_29030/main_2               macrocell55   3226   4476  492014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 492121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_1  macrocell44   3119   4369  492121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 492121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell45   1250   1250  486240  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_1  macrocell45   3119   4369  492121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 492126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  486240  RISE       1
Net_25/main_1               macrocell42   3114   4364  492126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_29024/main_2
Capture Clock  : Net_29024/clock_0
Path slack     : 492126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell45   1250   1250  486240  RISE       1
Net_29024/main_2            macrocell43   3114   4364  492126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 492297p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell46   1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_2  macrocell46   2943   4193  492297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492297p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q         macrocell46   1250   1250  485645  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_2  macrocell48   2943   4193  492297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 492449p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_0  macrocell44   2791   4041  492449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 492449p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell44   1250   1250  486569  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_0  macrocell45   2791   4041  492449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 492456p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  486569  RISE       1
Net_25/main_0               macrocell42   2784   4034  492456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_29024/main_1
Capture Clock  : Net_29024/clock_0
Path slack     : 492456p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell44   1250   1250  486569  RISE       1
Net_29024/main_1            macrocell43   2784   4034  492456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell49   1250   1250  489801  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_8  macrocell49   2623   3873  492617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28604/q
Path End       : Net_28604/main_3
Capture Clock  : Net_28604/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28604/q       macrocell47   1250   1250  492936  RISE       1
Net_28604/main_3  macrocell47   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell47         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:load_cond\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:load_cond\/q       macrocell48   1250   1250  492936  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_8  macrocell48   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:load_cond\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:load_cond\/q       macrocell60   1250   1250  492936  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_8  macrocell60   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29024/q
Path End       : Net_29024/main_0
Capture Clock  : Net_29024/clock_0
Path slack     : 492943p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29024/q       macrocell43   1250   1250  492943  RISE       1
Net_29024/main_0  macrocell43   2297   3547  492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29027/q
Path End       : Net_29027/main_3
Capture Clock  : Net_29027/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29027/q       macrocell59   1250   1250  492945  RISE       1
Net_29027/main_3  macrocell59   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 492958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell62   1250   1250  490172  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_3  macrocell62   2282   3532  492958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15221
-------------------------------------   ----- 
End-of-path arrival time (ps)           15221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q              macrocell76     1250   1250  1064642  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     6215   7465  1064642  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  10815  1064642  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4406  15221  1064642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12143
-------------------------------------   ----- 
End-of-path arrival time (ps)           12143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell20   4624   5874  1065830  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350   9224  1065830  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2919  12143  1065830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066552p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell66     1250   1250  1066552  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell17     3675   4925  1066552  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   8275  1066552  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2317  10592  1066552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1069919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12914
-------------------------------------   ----- 
End-of-path arrival time (ps)           12914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1069919  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell22     2303   5883  1069919  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell22     3350   9233  1069919  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell10   3681  12914  1069919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1069942  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     3648   7228  1069942  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  10578  1069942  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell9    2313  12892  1069942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell69     1250   1250  1065830  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   5175   6425  1070898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell70     1250   1250  1065969  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   5054   6304  1071020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell66     1250   1250  1066552  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3974   5224  1072099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1072565  RISE       1
\UART:BUART:txn\/main_3                macrocell64     2888   7258  1072565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1069942  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell66     3648   7228  1072595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067356  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4506   4696  1072628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell76   1250   1250  1064642  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell70   5557   6807  1073016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell76   1250   1250  1064642  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell78   5557   6807  1073016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073119p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell65     1250   1250  1067165  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   2955   4205  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell66   1250   1250  1066552  RISE       1
\UART:BUART:txn\/main_2    macrocell64   5288   6538  1073286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell74     1250   1250  1073422  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2651   3901  1073422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1073422  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell70   4843   6093  1073730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1073422  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell72   4843   6093  1073730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1073422  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell78   4843   6093  1073730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell75   4624   5874  1073949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell76   3825   5765  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell77   3825   5765  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell76   3824   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell77   3824   5764  1074059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell75   4485   5735  1074088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell74   1250   1250  1073422  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell71   4283   5533  1074291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  1073422  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell73   4283   5533  1074291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065132  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell70   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065132  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell78   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell71     1250   1250  1070675  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4454   5704  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell65   1250   1250  1067165  RISE       1
\UART:BUART:txn\/main_1    macrocell64   3965   5215  1074608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell75   3904   5154  1074669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074713p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell68   1250   1250  1074713  RISE       1
\UART:BUART:txn\/main_6   macrocell64   3860   5110  1074713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1066552  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell66   3675   4925  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell79   1250   1250  1074899  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell73   3674   4924  1074899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074949  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell74   2934   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell74   2932   4872  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074059  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell74   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075023p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell67   1250   1250  1067318  RISE       1
\UART:BUART:txn\/main_4    macrocell64   3550   4800  1075023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell75   3549   4799  1075025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075066  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell70   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075066  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell72   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075066  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell71   2800   4740  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075066  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell73   2800   4740  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell71   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell73   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell70   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell72   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell71   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell73   2649   4589  1075234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell70   2641   4581  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075234  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell72   2641   4581  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1066552  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell65   3240   4490  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell66   1250   1250  1066552  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell67   3240   4490  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell66   1250   1250  1066552  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell68   3240   4490  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell71   3132   4382  1075442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell73   3132   4382  1075442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell70   3116   4366  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell72   3116   4366  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell72   1250   1250  1066550  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell78   3116   4366  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074713  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell66   3102   4352  1075471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074713  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell65   3093   4343  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell68   1250   1250  1074713  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell67   3093   4343  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1067165  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell66   3061   4311  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1067165  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell65   3058   4308  1075515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell65   1250   1250  1067165  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell67   3058   4308  1075515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075515p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell65   1250   1250  1067165  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell68   3058   4308  1075515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell70   2918   4168  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell72   2918   4168  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell78   2918   4168  1075656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1067318  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell65   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1067318  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell67   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell67   1250   1250  1067318  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell68   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell71   2912   4162  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell73   1250   1250  1066906  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell73   2912   4162  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell67   1250   1250  1067318  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell66   2909   4159  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell71   2908   4158  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell73   2908   4158  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell70   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell72   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell70   1250   1250  1065969  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell78   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell78     1250   1250  1075675  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell10   5908   7158  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075703p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067356  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell66     3931   4121  1075703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell71   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell73   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell70   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell72   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  1065830  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell78   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065132  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell76   2550   3800  1076024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell77   1250   1250  1065132  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell77   2550   3800  1076024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell76   1250   1250  1064642  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell76   2527   3777  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067356  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell65     3484   3674  1076149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067356  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell67     3484   3674  1076149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1067356  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell68     3484   3674  1076149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell68         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell64   1250   1250  1076286  RISE       1
\UART:BUART:txn\/main_0  macrocell64   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3376
-------------------------------------   ---- 
End-of-path arrival time (ps)           3376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076447  RISE       1
\UART:BUART:txn\/main_5                      macrocell64     3186   3376  1076447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076447  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell65     2297   2487  1077336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076447  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell67     2297   2487  1077336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14784
-------------------------------------   ----- 
End-of-path arrival time (ps)           14784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3291   5581  9984716  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   8931  9984716  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5852  14784  9984716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q        macrocell25     1250   1250  9988228  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4462   5712  9988228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q         macrocell25    1250   1250  9988228  RISE       1
\PWM_RG:PWMUDB:status_2\/main_0          macrocell1     3940   5190  9988716  RISE       1
\PWM_RG:PWMUDB:status_2\/q               macrocell1     3350   8540  9988716  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2243  10784  9988716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988968p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988937  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2682   4972  9988968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989122p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9984716  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2528   4818  9989122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989994p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell32     1250   1250  9985434  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2696   3946  9989994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18163/main_0
Capture Clock  : Net_18163/clock_0
Path slack     : 9991300p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  9988228  RISE       1
Net_18163/main_0                  macrocell31   3940   5190  9991300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18163/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18731/main_0
Capture Clock  : Net_18731/clock_0
Path slack     : 9991683p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  9988228  RISE       1
Net_18731/main_0                  macrocell30   3557   4807  9991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991739p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991739  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/main_0    macrocell26     2241   4751  9991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9991739p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991739  RISE       1
\PWM_RG:PWMUDB:status_0\/main_1        macrocell28     2241   4751  9991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18731/main_1
Capture Clock  : Net_18731/clock_0
Path slack     : 9991739p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991739  RISE       1
Net_18731/main_1                       macrocell30     2241   4751  9991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991746p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991746  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell33     2234   4744  9991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9991746p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991746  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell34     2234   4744  9991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18727/main_1
Capture Clock  : Net_18727/clock_0
Path slack     : 9991746p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991746  RISE       1
Net_18727/main_1                      macrocell35     2234   4744  9991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_1\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992350p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_1\/q               macrocell29    1250   1250  9992350  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   5900   7150  9992350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RG:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992461p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992461  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/main_0      macrocell25    2819   4029  9992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_18727/main_0
Capture Clock  : Net_18727/clock_0
Path slack     : 9992541p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell32   1250   1250  9985434  RISE       1
Net_18727/main_0                 macrocell35   2699   3949  9992541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell35         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9992992p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  9992992  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell34   2248   3498  9992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare1\/q
Path End       : \PWM_RG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9993005p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  9993005  RISE       1
\PWM_RG:PWMUDB:status_0\/main_0  macrocell28   2235   3485  9993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare2\/q
Path End       : \PWM_RG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_1\/clock_0
Path slack     : 9993016p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare2\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare2\/q   macrocell27   1250   1250  9993016  RISE       1
\PWM_RG:PWMUDB:status_1\/main_0  macrocell29   2224   3474  9993016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993040p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3450
-------------------------------------   ---- 
End-of-path arrival time (ps)           3450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9993040  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell32    2240   3450  9993040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_0\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995981p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3519
-------------------------------------   ---- 
End-of-path arrival time (ps)           3519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_0\/q               macrocell28    1250   1250  9995981  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2269   3519  9995981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995987p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell34    1250   1250  9995987  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2263   3513  9995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999974129p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19811
-------------------------------------   ----- 
End-of-path arrival time (ps)           19811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell54     1250   1250  9999974129  RISE       1
Net_24015/main_0                                 macrocell3      8319   9569  9999974129  RISE       1
Net_24015/q                                      macrocell3      3350  12919  9999974129  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   6893  19811  9999974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999980030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT       slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  9999980030  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_1                     macrocell4      7060   8270  9999980030  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                          macrocell4      3350  11620  9999980030  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2290  13910  9999980030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999981707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17793
-------------------------------------   ----- 
End-of-path arrival time (ps)           17793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT       slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  9999980030  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/main_1                    macrocell5     7035   8245  9999981707  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/q                         macrocell5     3350  11595  9999981707  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0              statusicell3   6198  17793  9999981707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999983902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9999983902  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   8788  10038  9999983902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999984358p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15142
-------------------------------------   ----- 
End-of-path arrival time (ps)           15142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q         macrocell50    1250   1250  9999983902  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_0          macrocell10    8239   9489  9999984358  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell10    3350  12839  9999984358  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell6   2303  15142  9999984358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_0/main_1
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999985403p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell39   1250   1250  9999985403  RISE       1
Net_27404_0/main_1  macrocell40   9837  11087  9999985403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_1/main_1
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999985972p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell39   1250   1250  9999985403  RISE       1
Net_27404_1/main_1  macrocell36   9268  10518  9999985972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999986623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999986623  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_1    macrocell51     7357   9867  9999986623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_19647/main_2
Capture Clock  : Net_19647/clock_0
Path slack     : 9999986623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999986623  RISE       1
Net_19647/main_2                           macrocell53     7357   9867  9999986623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999986731p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999986731  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_0    macrocell51     7459   9759  9999986731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_19647/main_1
Capture Clock  : Net_19647/clock_0
Path slack     : 9999986731p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999986731  RISE       1
Net_19647/main_1                           macrocell53     7459   9759  9999986731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:prevCompare1\/q
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999988318p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:prevCompare1\/q   macrocell51   1250   1250  9999988318  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_0  macrocell52   6922   8172  9999988318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_24140/main_1
Capture Clock  : Net_24140/clock_0
Path slack     : 9999988369p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT       slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  9999980030  RISE       1
Net_24140/main_1                                           macrocell41    6911   8121  9999988369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999988540p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   2290   2290  9999984682  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3110   5400  9999988540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_NOTIFY:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0
Path slack     : 9999988572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9999988572  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/main_0      macrocell50    6708   7918  9999988572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999989074p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  9999988975  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2576   4866  9999989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : Net_19647/main_0
Capture Clock  : Net_19647/clock_0
Path slack     : 9999990448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q  macrocell50   1250   1250  9999983902  RISE       1
Net_19647/main_0                      macrocell53   4792   6042  9999990448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_23914/main_0
Capture Clock  : Net_23914/clock_0
Path slack     : 9999990463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q     macrocell36   1250   1250  9999990463  RISE       1
Net_23914/main_0  macrocell54   4777   6027  9999990463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999990516p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999986623  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_2        macrocell52     3464   5974  9999990516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999990733p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  9999986731  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_1        macrocell52     3457   5757  9999990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_24140/main_2
Capture Clock  : Net_24140/clock_0
Path slack     : 9999991084p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   2290   2290  9999984682  RISE       1
Net_24140/main_2                               macrocell41     3116   5406  9999991084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_0/main_0
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999991176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell36   1250   1250  9999990463  RISE       1
Net_27404_0/main_0  macrocell40   4064   5314  9999991176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_1/main_0
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991199p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell36   1250   1250  9999990463  RISE       1
Net_27404_1/main_0  macrocell36   4041   5291  9999991199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999991310p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Recovery time                                                    0
------------------------------------------------------   ----------- 
End-of-path required time (ps)                           10000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8690
-------------------------------------   ---- 
End-of-path arrival time (ps)           8690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name                                    model name    delay     AT       slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                 macrocell54    1250   1250  9999974129  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   7440   8690  9999991310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991426p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q                               macrocell37   1250   1250  9999991426  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0  macrocell38   3814   5064  9999991426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : Net_27392/main_1
Capture Clock  : Net_27392/clock_0
Path slack     : 9999991426p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell37         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q       macrocell37   1250   1250  9999991426  RISE       1
Net_27392/main_1  macrocell39   3814   5064  9999991426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_24140/main_0
Capture Clock  : Net_24140/clock_0
Path slack     : 9999991485p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell54   1250   1250  9999974129  RISE       1
Net_24140/main_0  macrocell41   3755   5005  9999991485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_23914/main_1
Capture Clock  : Net_23914/clock_0
Path slack     : 9999991485p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell54   1250   1250  9999974129  RISE       1
Net_23914/main_1  macrocell54   3755   5005  9999991485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_0/main_3
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992165p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell41   1250   1250  9999992165  RISE       1
Net_27404_0/main_3  macrocell40   3075   4325  9999992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_1/main_3
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992167p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell41   1250   1250  9999992165  RISE       1
Net_27404_1/main_3  macrocell36   3073   4323  9999992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:status_0\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999992180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:status_0\/q               macrocell52    1250   1250  9999992180  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0  statusicell6   6070   7320  9999992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_23914/main_3
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q       macrocell41   1250   1250  9999992165  RISE       1
Net_23914/main_3  macrocell54   2936   4186  9999992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_23914/main_2
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q     macrocell40   1250   1250  9999992355  RISE       1
Net_23914/main_2  macrocell54   2885   4135  9999992355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_0/main_2
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992360p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell40   1250   1250  9999992355  RISE       1
Net_27404_0/main_2  macrocell40   2880   4130  9999992360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_1/main_2
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992366p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell40   1250   1250  9999992355  RISE       1
Net_27404_1/main_2  macrocell36   2874   4124  9999992366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_27392/main_0
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992952p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q  macrocell38   1250   1250  9999992952  RISE       1
Net_27392/main_0                     macrocell39   2288   3538  9999992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell39         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

