<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CONTROL_PWM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PWM_TOP.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="PWM_TOP.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PWM_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PWM_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="PWM_TOP.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PWM_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PWM_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PWM_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PWM_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PWM_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PWM_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PWM_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWM_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PWM_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PWM_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PWM_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PWM_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PWM_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PWM_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PWM_TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PWM_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PWM_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PWM_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PWM_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PWM_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PWM_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PWM_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PWM_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PWM_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PWM_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PWM_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PWM_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-664038385866276591" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-169747957157505039" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3856167102720527853" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611301543" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="636292946002880187" xil_pn:start_ts="1611301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611366226" xil_pn:in_ck="-2081986444076274673" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7767351560841905526" xil_pn:start_ts="1611366209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PWM_TOP.lso"/>
      <outfile xil_pn:name="PWM_TOP.ngc"/>
      <outfile xil_pn:name="PWM_TOP.ngr"/>
      <outfile xil_pn:name="PWM_TOP.prj"/>
      <outfile xil_pn:name="PWM_TOP.stx"/>
      <outfile xil_pn:name="PWM_TOP.syr"/>
      <outfile xil_pn:name="PWM_TOP.xst"/>
      <outfile xil_pn:name="PWM_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1611366641" xil_pn:in_ck="106815316512" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981236762174184" xil_pn:start_ts="1611366641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611366652" xil_pn:in_ck="104630288242245068" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7391463305146181084" xil_pn:start_ts="1611366641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_TOP.bld"/>
      <outfile xil_pn:name="PWM_TOP.ngd"/>
      <outfile xil_pn:name="PWM_TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611366674" xil_pn:in_ck="104630288242245069" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3038358747526061968" xil_pn:start_ts="1611366652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_TOP.pcf"/>
      <outfile xil_pn:name="PWM_TOP_map.map"/>
      <outfile xil_pn:name="PWM_TOP_map.mrp"/>
      <outfile xil_pn:name="PWM_TOP_map.ncd"/>
      <outfile xil_pn:name="PWM_TOP_map.ngm"/>
      <outfile xil_pn:name="PWM_TOP_map.xrpt"/>
      <outfile xil_pn:name="PWM_TOP_summary.xml"/>
      <outfile xil_pn:name="PWM_TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611366698" xil_pn:in_ck="-7991319225845814426" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1611366674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_TOP.ncd"/>
      <outfile xil_pn:name="PWM_TOP.pad"/>
      <outfile xil_pn:name="PWM_TOP.par"/>
      <outfile xil_pn:name="PWM_TOP.ptwx"/>
      <outfile xil_pn:name="PWM_TOP.unroutes"/>
      <outfile xil_pn:name="PWM_TOP.xpi"/>
      <outfile xil_pn:name="PWM_TOP_pad.csv"/>
      <outfile xil_pn:name="PWM_TOP_pad.txt"/>
      <outfile xil_pn:name="PWM_TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611366713" xil_pn:in_ck="126676571851468585" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1611366698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_TOP.bgn"/>
      <outfile xil_pn:name="PWM_TOP.bit"/>
      <outfile xil_pn:name="PWM_TOP.drc"/>
      <outfile xil_pn:name="PWM_TOP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1611366698" xil_pn:in_ck="104630288242244937" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1611366688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PWM_TOP.twr"/>
      <outfile xil_pn:name="PWM_TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
