/*

Xilinx Vivado v2022.2 (64-bit) [Major: 2022, Minor: 2]
SW Build: 3671981 on Fri Oct 14 05:00:03 MDT 2022
IP Build: 3669848 on Fri Oct 14 08:30:02 MDT 2022

Process ID (PID): 14132
License: Customer
Mode: GUI Mode

Current time: 	Fri Mar 10 16:59:50 CET 2023
Time zone: 	Central European Standard Time (Europe/Berlin)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 2880x1800
Screen resolution (DPI): 175
Available screens: 1
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=21
Scale size: 37

Java version: 	11.0.11 64-bit
Java home: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
Java executable: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	franc
User home directory: C:/Users/franc
User working directory: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti
User country: 	IT
User language: 	it
User locale: 	it_IT

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin

Vivado preferences file: C:/Users/franc/AppData/Roaming/Xilinx/Vivado/2022.2/vivado.xml
Vivado preferences directory: C:/Users/franc/AppData/Roaming/Xilinx/Vivado/2022.2/
Vivado layouts directory: C:/Users/franc/AppData/Roaming/Xilinx/Vivado/2022.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2022.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/vivado.log
Vivado journal file: 	C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/vivado.jou
Engine tmp dir: 	C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/.Xil/Vivado-14132-DESKTOP-5831C5J

Xilinx Environment Variables
----------------------------
RDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent10484 "C:\Users\franc\OneDrive - Politecnico di Milano\AA 202223\Reti Logiche\Progetto_Reti_Logiche\Project_code_2023\Progetto_reti\10680462_10670892.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2022.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2022.2
RDI_INSTALLVERSION: 2022.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2022.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2022.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT: C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
RDI_JAVA_VERSION: 11.0.11_9
RDI_LIBDIR: C:/Xilinx/Vivado/2022.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vivado/2022.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2022.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib
RDI_TPS_ROOT: C:/Xilinx/Vivado/2022.2/tps/win64
RDI_USE_JDK11: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINXD_LICENSE_FILE: C:\Xilinx
XILINX_DSP: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2022.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2022.2
_RDI_BINROOT: C:\Xilinx\Vivado\2022.2\bin
_RDI_CWD: C:\Users\franc\OneDrive - Politecnico di Milano\AA 202223\Reti Logiche\Progetto_Reti_Logiche\Project_code_2023\Progetto_reti


GUI allocated memory:	256 MB
GUI max memory:		3,072 MB
Engine allocated memory: 861 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: PROJECT_OPEN_DIALOG
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\franc\OneDrive - Politecnico di Milano\AA 202223\Reti Logiche\Progetto_Reti_Logiche\Project_code_2023\Progetto_reti\10680462_10670892.xpr. Version: Vivado v2022.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.xpr} 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti' 
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 76 MB. Current time: 3/10/23, 4:59:51 PM CET
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 127 MB (+130398kb) [00:00:12]
// [Engine Memory]: 936 MB (+830106kb) [00:00:12]
// WARNING: HEventQueue.dispatchEvent() is taking  2520 ms.
// Tcl Message: open_project {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.xpr} 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti' 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/Desktop/10680462_10670892/Progetto_reti' since last save. INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// [Engine Memory]: 1,008 MB (+25781kb) [00:00:15]
// Tcl Message: open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.516 ; gain = 292.852 
// Project name: 10680462_10670892; location: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti; part: xc7a200tfbg484-1
dismissDialog("Open Project"); // bq
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 77 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_ch_out(Behavioral) (test_bench_ch_out.vhd)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, "Run Simulation"); // al
selectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, "Reset Simulation"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ao
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "test_bench_mem_addr"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd}} 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // p
// [GUI Memory]: 140 MB (+7719kb) [00:01:59]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_mem_addr(Behavioral) (test_bench_mem_addr.vhd)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_mem_addr(Behavioral) (test_bench_mem_addr.vhd)]", 6, false, false, false, false, false, true); // D - Double Click
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_ch_out(Behavioral) (test_bench_ch_out.vhd)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_ch_out(Behavioral) (test_bench_ch_out.vhd)]", 5, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_ch_out.vhd", 2); // o
selectMenuItem((HResource) null, "New Vertical Group"); // JMenuItem
// HMemoryUtils.trashcanNow. Engine heap size: 1,033 MB. GUI used memory: 85 MB. Current time: 3/10/23, 5:02:01 PM CET
selectButton(PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV, (String) null); // B
// Run Command: PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV
// Elapsed time: 53 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 385, 304); // ac
selectCodeEditor("test_bench_ch_out.vhd", 106, 211); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 216, 304); // ac
selectCodeEditor("test_bench_ch_out.vhd", 109, 203); // ac
selectCodeEditor("test_bench_ch_out.vhd", 570, 206, true, false, false, false, false); // ac - Shift Key
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 104, 316); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
// Elapsed time: 19 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 104, 571); // ac
selectCodeEditor("test_bench_ch_out.vhd", 97, 535); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 109, 594); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 298, 590); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 482, 595); // ac
// Elapsed time: 27 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 102, 335); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 103, 392); // ac
selectCodeEditor("test_bench_ch_out.vhd", 108, 680); // ac
selectCodeEditor("test_bench_ch_out.vhd", 108, 680, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_bench_ch_out.vhd", 546, 680); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 126, 425); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 95, 657); // ac
typeControlKey(null, null, 'z');
// Elapsed time: 144 seconds
selectCodeEditor("test_bench_ch_out.vhd", 107, 566); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 125, 626); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 311, 624); // ac
// Elapsed time: 37 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 429, 458); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 653, 447); // ac
// Elapsed time: 36 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 488, 250); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 409, 363); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 424, 357); // ac
// Elapsed time: 23 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 82, 513); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 96, 274); // ac
// Elapsed time: 12 seconds
selectCodeEditor("test_bench_ch_out.vhd", 91, 509); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 119, 395); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 96 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 100, 660); // ac
selectCodeEditor("test_bench_ch_out.vhd", 103, 400); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 111, 683); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
// Elapsed time: 27 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 271, 684); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 398, 679); // ac
// Elapsed time: 54 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 383, 101); // ac
// Elapsed time: 26 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 399, 278); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 600, 277); // ac
selectCodeEditor("test_bench_ch_out.vhd", 276, 590); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 127, 304); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test_bench_mem_addr.vhd", 104, 385); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test_bench_mem_addr.vhd", 117, 452); // ac
// Elapsed time: 22 seconds
selectCodeEditor("test_bench_ch_out.vhd", 105, 67); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 146, 441); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 98, 530); // ac
selectCodeEditor("test_bench_ch_out.vhd", 105, 301); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 140, 579); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 140, 579, false, false, false, false, true); // ac - Double Click
selectCodeEditor("test_bench_mem_addr.vhd", 109, 575); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 331, 564); // ac
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 29 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 426, 416); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 651, 413); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 99, 507); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 27 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 502, 453); // ac
// Elapsed time: 20 seconds
selectCodeEditor("test_bench_ch_out.vhd", 494, 427, false, false, false, true, false); // ac - Popup Trigger
selectCodeEditor("test_bench_mem_addr.vhd", 985, 568); // ac
// Elapsed time: 31 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 508, 448); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test_bench_mem_addr.vhd", 101, 155); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
// Elapsed time: 12 seconds
selectCodeEditor("test_bench_mem_addr.vhd", 103, 705); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'v'); // ac
selectCodeEditor("test_bench_mem_addr.vhd", 104, 540); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
selectButton(PAResourceOtoP.PlanAheadTab_SHOW_FLOW_NAVIGATOR, "Flow Navigator"); // A
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_mem_addr(Behavioral) (test_bench_mem_addr.vhd)]", 8, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top test_bench_mem_addr [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem_addr' 
// Tcl Message: INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7a200tfbg484-1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,245 MB. GUI used memory: 85 MB. Current time: 3/10/23, 5:17:32 PM CET
// [Engine Memory]: 1,468 MB (+430064kb) [00:17:54]
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,564 MB. GUI used memory: 85 MB. Current time: 3/10/23, 5:17:36 PM CET
// [Engine Memory]: 1,564 MB (+23557kb) [00:17:55]
// [Engine Memory]: 1,678 MB (+38055kb) [00:17:56]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [GUI Memory]: 157 MB (+10173kb) [00:17:57]
// [GUI Memory]: 171 MB (+5919kb) [00:17:57]
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  1443 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7a200tfbg484-1 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.527 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2022.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/constrs_1/new/clock.xdc] Finished Parsing XDC File [C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/constrs_1/new/clock.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.695 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Device view-level: 0,0
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.922 ; gain = 664.770 
// Tcl Message: INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'... INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" INFO: [SIM-utils-36] Netlist generated:C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_mem_addr' in fileset 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_mem_addr_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'test_bench_mem_addr' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mem_addr_func_synth xil_defaultlib.test_bench_mem_addr -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// [Engine Memory]: 1,788 MB (+27074kb) [00:18:06]
// TclEventType: LOAD_FEATURE
// Tcl Message: Built simulation snapshot test_bench_mem_addr_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_mem_addr_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_mem_addr} -tclbatch {test_bench_mem_addr.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// RouteApi::initDelayMediator elapsed time: 10.4s
// [Engine Memory]: 2,164 MB (+299823kb) [00:18:08]
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 21 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,232 MB. GUI used memory: 128 MB. Current time: 3/10/23, 5:17:50 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_mem_addr.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mem_addr_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.969 ; gain = 1184.816 
// 'd' command handler elapsed time: 21 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "mem_addr[15:0] ; 0000 ; Array", 0, "mem_addr[15:0]", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_SELECTED_WAVE_OBJECT_NAMES
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "mem_addr[15:0] ; 0000 ; Array", 0, "mem_addr[15:0]", 0, true); // c - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "tb_z0[7:0] ; 00 ; Array", 5, "tb_z0[7:0]", 0, true); // c - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: WAVEFORM_UPDATE_TITLE
selectButton("OptionPane.button", "Save"); // JButton
// Tcl Message: save_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: FILE_SET_CHANGE
dismissDialog("Close"); // bq
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem_addr' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_mem_addr_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mem_addr_func_synth xil_defaultlib.test_bench_mem_addr -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_mem_addr_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_mem_addr_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_mem_addr} -tclbatch {test_bench_mem_addr.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,256 MB. GUI used memory: 132 MB. Current time: 3/10/23, 5:18:21 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source test_bench_mem_addr.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mem_addr_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.320 ; gain = 16.090 
// 'd' command handler elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: FILE_SET_CHANGE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,257 MB. GUI used memory: 134 MB. Current time: 3/10/23, 5:18:27 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 5000 us 
// Tcl Message: Failure: Simulation Ended! TEST PASSED) Time: 22550100 ps  Iteration: 0  Process: /test_bench_mem_addr/RUNTEST  File: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd $finish called at time : 22550100 ps : File "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd" Line 237 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_ch_out.vhd", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "behav_with_regs.wcfg", 2); // o
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_ch_out(Behavioral) (test_bench_ch_out.vhd)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_ch_out(Behavioral) (test_bench_ch_out.vhd)]", 6, true, false, false, false, true, false); // D - Popup Trigger - Node
// [GUI Memory]: 187 MB (+8094kb) [00:18:57]
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top test_bench_ch_out [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_ch_out' 
// Tcl Message: boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/ 10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" (Run Simulation)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Post-Synthesis Simulation - Functional - sim_1 - test_bench_mem_addr", "DesignTask.SIMULATION");
selectCheckBox(RDIResource.MessageWithOptionDialog_DONT_SHOW_THIS_DIALOG_AGAIN, "Don't show this dialog again", false); // f: FALSE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // u
// TclEventType: SIMULATION_CLOSE_SIMULATION
// HMemoryUtils.trashcanNow. Engine heap size: 2,261 MB. GUI used memory: 184 MB. Current time: 3/10/23, 5:18:55 PM CET
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_ch_out' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_ch_out_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_ch_out_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'test_bench_ch_out' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_ch_out_func_synth xil_defaultlib.test_bench_ch_out -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_ch_out_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_ch_out_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_ch_out} -tclbatch {test_bench_ch_out.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_ch_out.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_ch_out_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.320 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 38 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "mem_addr[15:0] ; 0001 ; Array", 0, "mem_addr[15:0]", 0, true); // c - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "tb_z3[7:0] ; 00 ; Array", 8, "tb_z3[7:0]", 0, true); // c - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: WAVEFORM_UPDATE_TITLE
selectButton("OptionPane.button", "Save"); // JButton
// Tcl Message: save_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: FILE_SET_CHANGE
dismissDialog("Close"); // bq
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_ch_out' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_ch_out_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_ch_out_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_ch_out_func_synth xil_defaultlib.test_bench_ch_out -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_ch_out_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_ch_out_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_ch_out} -tclbatch {test_bench_ch_out.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,270 MB. GUI used memory: 141 MB. Current time: 3/10/23, 5:20:11 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source test_bench_ch_out.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_ch_out_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2361.570 ; gain = 5.250 
// 'd' command handler elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// Tcl Message: run 5000 us 
// Tcl Message: Failure: Simulation Ended! TEST PASSED  Time: 38050100 ps  Iteration: 0  Process: /test_bench_ch_out/RUNTEST  File: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd $finish called at time : 38050100 ps : File "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" Line 254 
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_mem_addr.vhd", 0); // o
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "behav_with_regs.wcfg", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_ch_out.vhd", 1); // o
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "behav_with_regs.wcfg", 2); // o
// [Engine Memory]: 2,276 MB (+4862kb) [00:20:48]
// HMemoryUtils.trashcanNow. Engine heap size: 2,277 MB. GUI used memory: 144 MB. Current time: 3/10/23, 5:20:32 PM CET
// Elapsed time: 122 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_mem_addr.vhd", 0); // o
selectCodeEditor("test_bench_mem_addr.vhd", 598, 566); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
typeControlKey((HResource) null, "test_bench_mem_addr.vhd", 'c'); // ac
// Elapsed time: 16 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1922, 63); // cD
selectCodeEditor("test_bench_mem_addr.vhd", 1244, 508); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_ch_out.vhd", 1); // o
selectCodeEditor("test_bench_ch_out.vhd", 97, 718); // ac
selectCodeEditor("test_bench_ch_out.vhd", 131, 728); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 103, 511); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
typeControlKey(null, null, 'z');
selectCodeEditor("test_bench_ch_out.vhd", 99, 697); // ac
selectCodeEditor("test_bench_ch_out.vhd", 99, 697, false, true, false, false, false); // ac - Control Key
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 112, 495); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 206, 505); // ac
selectCodeEditor("test_bench_ch_out.vhd", 102, 507, true, false, false, false, false); // ac - Shift Key
selectCodeEditor("test_bench_ch_out.vhd", 112, 384); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 201, 393); // ac
selectCodeEditor("test_bench_ch_out.vhd", 108, 395, true, false, false, false, false); // ac - Shift Key
selectCodeEditor("test_bench_ch_out.vhd", 101, 659); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 98, 716); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 106, 444); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 205, 445); // ac
selectCodeEditor("test_bench_ch_out.vhd", 10, 445, true, false, false, false, false); // ac - Shift Key
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test_bench_ch_out.vhd", 100, 605); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 116, 383); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 107, 336); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 126, 620); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 101, 364); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 7, 638); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 93, 392); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
// TclEventType: SIMULATION_ADD_BREAKPOINT
// Tcl Message: add_bp {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd} 175 
// TclEventType: SIMULATION_DELETE_BREAKPOINT
// Tcl Message: remove_bps -file {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd} -line 175 
selectCodeEditor("test_bench_ch_out.vhd", 3, 675); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("test_bench_ch_out.vhd", 98, 514); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 108, 361); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 201, 358); // ac
selectCodeEditor("test_bench_ch_out.vhd", 5, 361, true, false, false, false, false); // ac - Shift Key
selectCodeEditor("test_bench_ch_out.vhd", 105, 571); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 107, 386); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 100, 629); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'c'); // ac
selectCodeEditor("test_bench_ch_out.vhd", 8, 411); // ac
typeControlKey((HResource) null, "test_bench_ch_out.vhd", 'v'); // ac
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_ch_out' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_ch_out_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_ch_out_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'test_bench_ch_out' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_ch_out_func_synth xil_defaultlib.test_bench_ch_out -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_ch_out_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_ch_out_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_ch_out} -tclbatch {test_bench_ch_out.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,282 MB. GUI used memory: 146 MB. Current time: 3/10/23, 5:25:11 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_ch_out.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_ch_out_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.750 ; gain = 2.773 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 5000 us 
// Tcl Message: Failure: Simulation Ended! TEST PASSED  Time: 38050100 ps  Iteration: 0  Process: /test_bench_ch_out/RUNTEST  File: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd $finish called at time : 38050100 ps : File "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" Line 265 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "test_bench_mem_addr.vhd", 0); // o
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_ch_out' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_ch_out_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_ch_out_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_ch_out_func_synth xil_defaultlib.test_bench_ch_out -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_ch_out_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_ch_out_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_ch_out} -tclbatch {test_bench_ch_out.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,283 MB. GUI used memory: 149 MB. Current time: 3/10/23, 5:25:33 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_ch_out.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_ch_out_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2365.551 ; gain = 0.801 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 5000 us 
// Tcl Message: Failure: Simulation Ended! TEST PASSED  Time: 38050100 ps  Iteration: 0  Process: /test_bench_ch_out/RUNTEST  File: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd $finish called at time : 38050100 ps : File "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" Line 265 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_mem_addr(Behavioral) (test_bench_mem_addr.vhd)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, test_bench_mem_addr(Behavioral) (test_bench_mem_addr.vhd)]", 8, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top test_bench_mem_addr [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// [GUI Memory]: 202 MB (+5767kb) [00:26:03]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // f - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // f - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem_addr' 
// Tcl Message: boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" 
// CommandFailedException: ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" 
// HOptionPane Error: 'boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/ 10680462_10670892.sim/sim_1/synth/func/xsim/simulate.log" (Run Simulation)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Post-Synthesis Simulation - Functional - sim_1 - test_bench_ch_out", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // u
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bq
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem_addr' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_mem_addr_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mem_addr_func_synth xil_defaultlib.test_bench_mem_addr -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_mem_addr_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_mem_addr_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_mem_addr} -tclbatch {test_bench_mem_addr.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_mem_addr.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mem_addr_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2365.551 ; gain = 0.000 
// 'd' command handler elapsed time: 10 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "mem_addr[15:0] ; 0000 ; Array", 0, "mem_addr[15:0]", 0, true); // c - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "mem_we ; 0 ; Logic", 13, "mem_we", 0, false, true, false, false, false, false); // c - Shift Key
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "tb_w ; 0 ; Logic", 9, "tb_w", 0, false); // c
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab((HResource) null, (HResource) null, "Sources", 1); // aa
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: WAVEFORM_UPDATE_TITLE
selectButton("OptionPane.button", "Save"); // JButton
// Tcl Message: save_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// HMemoryUtils.trashcanNow. Engine heap size: 2,288 MB. GUI used memory: 150 MB. Current time: 3/10/23, 5:26:37 PM CET
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: FILE_SET_CHANGE
dismissDialog("Close"); // bq
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation  -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem_addr' 
// Tcl Message: "xvhdl --incr --relax -prj test_bench_mem_addr_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" into library xil_defaultlib INFO: [VRFC 10-3107] analyzing entity 'datapath' INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mem_addr_func_synth xil_defaultlib.test_bench_mem_addr -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot test_bench_mem_addr_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "test_bench_mem_addr_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench_mem_addr} -tclbatch {test_bench_mem_addr.tcl} -view {{C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg}} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 2,293 MB. GUI used memory: 156 MB. Current time: 3/10/23, 5:26:46 PM CET
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: open_wave_config {C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/behav_with_regs.wcfg} 
// Tcl Message: source test_bench_mem_addr.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 3600ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mem_addr_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 3600ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.309 ; gain = 8.758 
// 'd' command handler elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: FILE_SET_CHANGE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 5000 us 
// Tcl Message: Failure: Simulation Ended! TEST PASSED) Time: 22550100 ps  Iteration: 0  Process: /test_bench_mem_addr/RUNTEST  File: C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd $finish called at time : 22550100 ps : File "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_mem_addr.vhd" Line 237 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
