{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 10:50:09 2021 " "Info: Processing started: Thu Oct 28 10:50:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sevenLedPattern -c sevenLedPattern " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sevenLedPattern -c sevenLedPattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt_scan\[15\] " "Info: Detected ripple clock \"cnt_scan\[15\]\" as buffer" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 29 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt_scan\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register q\[1\]\[5\] register q\[2\]\[0\] 60.96 MHz 16.404 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.96 MHz between source register \"q\[1\]\[5\]\" and destination register \"q\[2\]\[0\]\" (period= 16.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.695 ns + Longest register register " "Info: + Longest register to register delay is 15.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[1\]\[5\] 1 REG LC_X4_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'q\[1\]\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1][5] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.511 ns) 2.655 ns Equal34~56 2 COMB LC_X5_Y5_N0 2 " "Info: 2: + IC(2.144 ns) + CELL(0.511 ns) = 2.655 ns; Loc. = LC_X5_Y5_N0; Fanout = 2; COMB Node = 'Equal34~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { q[1][5] Equal34~56 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.200 ns) 5.218 ns Equal34~57 3 COMB LC_X9_Y4_N6 6 " "Info: 3: + IC(2.363 ns) + CELL(0.200 ns) = 5.218 ns; Loc. = LC_X9_Y4_N6; Fanout = 6; COMB Node = 'Equal34~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Equal34~56 Equal34~57 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.200 ns) 8.501 ns q\[2\]\[2\]~18931 4 COMB LC_X4_Y5_N8 4 " "Info: 4: + IC(3.083 ns) + CELL(0.200 ns) = 8.501 ns; Loc. = LC_X4_Y5_N8; Fanout = 4; COMB Node = 'q\[2\]\[2\]~18931'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.283 ns" { Equal34~57 q[2][2]~18931 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.914 ns) 11.323 ns q\[2\]\[2\]~18814 5 COMB LC_X6_Y5_N4 1 " "Info: 5: + IC(1.908 ns) + CELL(0.914 ns) = 11.323 ns; Loc. = LC_X6_Y5_N4; Fanout = 1; COMB Node = 'q\[2\]\[2\]~18814'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { q[2][2]~18931 q[2][2]~18814 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 12.600 ns q\[2\]\[2\]~18815 6 COMB LC_X6_Y5_N2 6 " "Info: 6: + IC(0.766 ns) + CELL(0.511 ns) = 12.600 ns; Loc. = LC_X6_Y5_N2; Fanout = 6; COMB Node = 'q\[2\]\[2\]~18815'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { q[2][2]~18814 q[2][2]~18815 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(1.243 ns) 15.695 ns q\[2\]\[0\] 7 REG LC_X5_Y6_N1 3 " "Info: 7: + IC(1.852 ns) + CELL(1.243 ns) = 15.695 ns; Loc. = LC_X5_Y6_N1; Fanout = 3; REG Node = 'q\[2\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { q[2][2]~18815 q[2][0] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.579 ns ( 22.80 % ) " "Info: Total cell delay = 3.579 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.116 ns ( 77.20 % ) " "Info: Total interconnect delay = 12.116 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.695 ns" { q[1][5] Equal34~56 Equal34~57 q[2][2]~18931 q[2][2]~18814 q[2][2]~18815 q[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.695 ns" { q[1][5] {} Equal34~56 {} Equal34~57 {} q[2][2]~18931 {} q[2][2]~18814 {} q[2][2]~18815 {} q[2][0] {} } { 0.000ns 2.144ns 2.363ns 3.083ns 1.908ns 0.766ns 1.852ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.914ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.387 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y3_N8 65 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 65; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(0.918 ns) 8.387 ns q\[2\]\[0\] 3 REG LC_X5_Y6_N1 3 " "Info: 3: + IC(3.412 ns) + CELL(0.918 ns) = 8.387 ns; Loc. = LC_X5_Y6_N1; Fanout = 3; REG Node = 'q\[2\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { clk1 q[2][0] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.24 % ) " "Info: Total cell delay = 3.375 ns ( 40.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 59.76 % ) " "Info: Total interconnect delay = 5.012 ns ( 59.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[2][0] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.387 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y3_N8 65 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 65; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(0.918 ns) 8.387 ns q\[1\]\[5\] 3 REG LC_X4_Y4_N5 3 " "Info: 3: + IC(3.412 ns) + CELL(0.918 ns) = 8.387 ns; Loc. = LC_X4_Y4_N5; Fanout = 3; REG Node = 'q\[1\]\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { clk1 q[1][5] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.24 % ) " "Info: Total cell delay = 3.375 ns ( 40.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 59.76 % ) " "Info: Total interconnect delay = 5.012 ns ( 59.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[1][5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[1][5] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[2][0] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[1][5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[1][5] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.695 ns" { q[1][5] Equal34~56 Equal34~57 q[2][2]~18931 q[2][2]~18814 q[2][2]~18815 q[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.695 ns" { q[1][5] {} Equal34~56 {} Equal34~57 {} q[2][2]~18931 {} q[2][2]~18814 {} q[2][2]~18815 {} q[2][0] {} } { 0.000ns 2.144ns 2.363ns 3.083ns 1.908ns 0.766ns 1.852ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.914ns 0.511ns 1.243ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[2][0] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 q[1][5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} q[1][5] {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk1 reset clk 1.887 ns register " "Info: tsu for register \"clk1\" (data pin = \"reset\", clock pin = \"clk\") is 1.887 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.235 ns + Longest pin register " "Info: + Longest pin to register delay is 5.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 91 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 91; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(1.061 ns) 5.235 ns clk1 2 REG LC_X12_Y3_N8 65 " "Info: 2: + IC(3.011 ns) + CELL(1.061 ns) = 5.235 ns; Loc. = LC_X12_Y3_N8; Fanout = 65; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.072 ns" { reset clk1 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 42.48 % ) " "Info: Total cell delay = 2.224 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.011 ns ( 57.52 % ) " "Info: Total interconnect delay = 3.011 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 3.011ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk1 2 REG LC_X12_Y3_N8 65 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N8; Fanout = 65; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk1 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 3.011ns } { 0.000ns 1.163ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[5\] scanout\[0\]~reg0 20.861 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[5\]\" through register \"scanout\[0\]~reg0\" is 20.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.336 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cnt_scan\[15\] 2 REG LC_X11_Y3_N7 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y3_N7; Fanout = 7; REG Node = 'cnt_scan\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.361 ns) + CELL(0.918 ns) 8.336 ns scanout\[0\]~reg0 3 REG LC_X8_Y7_N1 15 " "Info: 3: + IC(3.361 ns) + CELL(0.918 ns) = 8.336 ns; Loc. = LC_X8_Y7_N1; Fanout = 15; REG Node = 'scanout\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { cnt_scan[15] scanout[0]~reg0 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 192 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.49 % ) " "Info: Total cell delay = 3.375 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.961 ns ( 59.51 % ) " "Info: Total interconnect delay = 4.961 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { clk cnt_scan[15] scanout[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { clk {} clk~combout {} cnt_scan[15] {} scanout[0]~reg0 {} } { 0.000ns 0.000ns 1.600ns 3.361ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 192 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.149 ns + Longest register pin " "Info: + Longest register to pin delay is 12.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scanout\[0\]~reg0 1 REG LC_X8_Y7_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N1; Fanout = 15; REG Node = 'scanout\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanout[0]~reg0 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 192 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(0.740 ns) 5.169 ns Mux1~27 2 COMB LC_X7_Y7_N4 1 " "Info: 2: + IC(4.429 ns) + CELL(0.740 ns) = 5.169 ns; Loc. = LC_X7_Y7_N4; Fanout = 1; COMB Node = 'Mux1~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { scanout[0]~reg0 Mux1~27 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.914 ns) 6.824 ns Mux1~28 3 COMB LC_X7_Y7_N7 1 " "Info: 3: + IC(0.741 ns) + CELL(0.914 ns) = 6.824 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'Mux1~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { Mux1~27 Mux1~28 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 8.128 ns Mux1~29 4 COMB LC_X7_Y7_N8 1 " "Info: 4: + IC(0.793 ns) + CELL(0.511 ns) = 8.128 ns; Loc. = LC_X7_Y7_N8; Fanout = 1; COMB Node = 'Mux1~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Mux1~28 Mux1~29 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(2.322 ns) 12.149 ns segout\[5\] 5 PIN PIN_127 0 " "Info: 5: + IC(1.699 ns) + CELL(2.322 ns) = 12.149 ns; Loc. = PIN_127; Fanout = 0; PIN Node = 'segout\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { Mux1~29 segout[5] } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.487 ns ( 36.93 % ) " "Info: Total cell delay = 4.487 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.662 ns ( 63.07 % ) " "Info: Total interconnect delay = 7.662 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.149 ns" { scanout[0]~reg0 Mux1~27 Mux1~28 Mux1~29 segout[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.149 ns" { scanout[0]~reg0 {} Mux1~27 {} Mux1~28 {} Mux1~29 {} segout[5] {} } { 0.000ns 4.429ns 0.741ns 0.793ns 1.699ns } { 0.000ns 0.740ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { clk cnt_scan[15] scanout[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { clk {} clk~combout {} cnt_scan[15] {} scanout[0]~reg0 {} } { 0.000ns 0.000ns 1.600ns 3.361ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.149 ns" { scanout[0]~reg0 Mux1~27 Mux1~28 Mux1~29 segout[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.149 ns" { scanout[0]~reg0 {} Mux1~27 {} Mux1~28 {} Mux1~29 {} segout[5] {} } { 0.000ns 4.429ns 0.741ns 0.793ns 1.699ns } { 0.000ns 0.740ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "OuOmode reset clk 3.047 ns register " "Info: th for register \"OuOmode\" (data pin = \"reset\", clock pin = \"clk\") is 3.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.387 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y3_N8 65 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 65; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(0.918 ns) 8.387 ns OuOmode 3 REG LC_X11_Y6_N9 3 " "Info: 3: + IC(3.412 ns) + CELL(0.918 ns) = 8.387 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'OuOmode'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { clk1 OuOmode } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.24 % ) " "Info: Total cell delay = 3.375 ns ( 40.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 59.76 % ) " "Info: Total interconnect delay = 5.012 ns ( 59.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 OuOmode } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} OuOmode {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 91 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 91; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.740 ns) 4.160 ns OuOmode~233 2 COMB LC_X11_Y6_N7 1 " "Info: 2: + IC(2.257 ns) + CELL(0.740 ns) = 4.160 ns; Loc. = LC_X11_Y6_N7; Fanout = 1; COMB Node = 'OuOmode~233'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { reset OuOmode~233 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.665 ns OuOmode~234 3 COMB LC_X11_Y6_N8 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.665 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'OuOmode~234'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { OuOmode~233 OuOmode~234 } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.561 ns OuOmode 4 REG LC_X11_Y6_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 5.561 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'OuOmode'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { OuOmode~234 OuOmode } "NODE_NAME" } } { "sevenLedPattern.v" "" { Text "D:/shapaOuO/sevenLedPattern/sevenLedPattern.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 48.44 % ) " "Info: Total cell delay = 2.694 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 51.56 % ) " "Info: Total interconnect delay = 2.867 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { reset OuOmode~233 OuOmode~234 OuOmode } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { reset {} reset~combout {} OuOmode~233 {} OuOmode~234 {} OuOmode {} } { 0.000ns 0.000ns 2.257ns 0.305ns 0.305ns } { 0.000ns 1.163ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk clk1 OuOmode } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} clk1 {} OuOmode {} } { 0.000ns 0.000ns 1.600ns 3.412ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { reset OuOmode~233 OuOmode~234 OuOmode } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { reset {} reset~combout {} OuOmode~233 {} OuOmode~234 {} OuOmode {} } { 0.000ns 0.000ns 2.257ns 0.305ns 0.305ns } { 0.000ns 1.163ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 10:50:09 2021 " "Info: Processing ended: Thu Oct 28 10:50:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
